Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: fsm_sequence_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fsm_sequence_checker.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fsm_sequence_checker"
Output Format                      : NGC
Target Device                      : xc3s500e-5-vq100

---- Source Options
Top Module Name                    : fsm_sequence_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ascii_type_detector.v" in library work
Compiling verilog file "fsm_sequence_checker.v" in library work
Module <ascii_type_detector> compiled
Module <fsm_sequence_checker> compiled
No errors in compilation
Analysis of file <"fsm_sequence_checker.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fsm_sequence_checker> in library <work> with parameters.
	ACCEPT = "101"
	ERROR = "100"
	FIRST_HEX = "001"
	FULL_RX = 4
	FULL_TX = 8
	HEX = "011"
	IDLE = "000"
	MATH_SYMBOL = "010"
	MID_RX = 2
	MID_TX = 4

Analyzing hierarchy for module <ascii_type_detector> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fsm_sequence_checker>.
	ACCEPT = 3'b101
	ERROR = 3'b100
	FIRST_HEX = 3'b001
	FULL_RX = 4
	FULL_TX = 8
	HEX = 3'b011
	IDLE = 3'b000
	MATH_SYMBOL = 3'b010
	MID_RX = 2
	MID_TX = 4
Module <fsm_sequence_checker> is correct for synthesis.
 
Analyzing module <ascii_type_detector> in library <work>.
Module <ascii_type_detector> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ascii_type_detector>.
    Related source file is "ascii_type_detector.v".
    Found 8-bit comparator greatequal for signal <old_capital_letter_12$cmp_ge0000> created at line 34.
    Found 8-bit comparator lessequal for signal <old_capital_letter_12$cmp_le0000> created at line 34.
    Found 8-bit comparator lessequal for signal <old_hex_digit_14$cmp_le0000> created at line 37.
    Found 8-bit comparator lessequal for signal <old_hex_digit_14$cmp_le0001> created at line 36.
    Found 8-bit comparator greatequal for signal <old_number_13$cmp_ge0000> created at line 35.
    Found 8-bit comparator lessequal for signal <old_number_13$cmp_le0000> created at line 35.
    Found 8-bit comparator greatequal for signal <old_small_letter_11$cmp_ge0000> created at line 33.
    Found 8-bit comparator lessequal for signal <old_small_letter_11$cmp_le0000> created at line 33.
    Summary:
	inferred   8 Comparator(s).
Unit <ascii_type_detector> synthesized.


Synthesizing Unit <fsm_sequence_checker>.
    Related source file is "fsm_sequence_checker.v".
WARNING:Xst:646 - Signal <midf_tx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fullf_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <div_rst_tx> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <div_rst_rx> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <clr_conters> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bc_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 000000000011 is never reached in FSM <clk_div_rx>.
INFO:Xst:1799 - State 000000000010 is never reached in FSM <clk_div_rx>.
    Found finite state machine <FSM_0> for signal <clk_div_rx>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | clk_div_rx$or0000         (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 6-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 76 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <output_strobe>.
    Found 1-bit register for signal <sequence_valid>.
    Found 12-bit up counter for signal <clk_div_tx>.
    Found 1-bit register for signal <fullf_tx>.
    Found 1-bit register for signal <midf_rx>.
    Found 3-bit up counter for signal <seq_count>.
    Found 6-bit register for signal <state>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <fsm_sequence_checker> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 12-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 4
 6-bit register                                        : 1
# Latches                                              : 1
 6-bit latch                                           : 1
# Comparators                                          : 8
 8-bit comparator greatequal                           : 3
 8-bit comparator lessequal                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <clk_div_rx/FSM> on signal <clk_div_rx[1:0]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 000000000000 | 
 000000000010 | unreached
 000000000011 | unreached
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 12-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Latches                                              : 1
 6-bit latch                                           : 1
# Comparators                                          : 8
 8-bit comparator greatequal                           : 3
 8-bit comparator lessequal                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm_sequence_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm_sequence_checker, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fsm_sequence_checker.ngr
Top Level Output File Name         : fsm_sequence_checker
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 66
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 11
#      LUT2                        : 3
#      LUT3                        : 7
#      LUT4                        : 17
#      LUT4_L                      : 1
#      MUXCY                       : 11
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 31
#      FDR                         : 21
#      FDRE                        : 3
#      FDS                         : 1
#      LDE                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 10
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-5 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             31  out of   9312     0%  
 Number of 4 input LUTs:                 41  out of   9312     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     66    19%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
char_valid                         | IBUF+BUFG              | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.782ns (Maximum Frequency: 264.414MHz)
   Minimum input arrival time before clock: 5.874ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.782ns (frequency: 264.414MHz)
  Total number of paths / destination ports: 116 / 24
-------------------------------------------------------------------------
Delay:               3.782ns (Levels of Logic = 2)
  Source:            clk_div_tx_9 (FF)
  Destination:       fullf_tx (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div_tx_9 to fullf_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  clk_div_tx_9 (clk_div_tx_9)
     LUT4:I0->O            1   0.612   0.360  fullf_tx_or000020 (fullf_tx_or000020)
     LUT4:I3->O            1   0.612   0.357  fullf_tx_or000030 (fullf_tx_or0000)
     FDR:R                     0.795          fullf_tx
    ----------------------------------------
    Total                      3.782ns (2.533ns logic, 1.249ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 48 / 27
-------------------------------------------------------------------------
Offset:              5.538ns (Levels of Logic = 4)
  Source:            ascii_char<2> (PAD)
  Destination:       seq_count_0 (FF)
  Destination Clock: clk rising

  Data Path: ascii_char<2> to seq_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  ascii_char_2_IBUF (ascii_char_2_IBUF)
     LUT4:I0->O            1   0.612   0.360  ascii_type_inst/_old_hex_digit_14_SW0 (N9)
     LUT4:I3->O            4   0.612   0.651  ascii_type_inst/_old_hex_digit_14 (hex_digit)
     LUT4:I0->O            3   0.612   0.451  seq_count_not00011 (seq_count_not0001)
     FDRE:CE                   0.483          seq_count_0
    ----------------------------------------
    Total                      5.538ns (3.425ns logic, 2.113ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'char_valid'
  Total number of paths / destination ports: 81 / 6
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 5)
  Source:            ascii_char<2> (PAD)
  Destination:       next_state_4 (LATCH)
  Destination Clock: char_valid falling

  Data Path: ascii_char<2> to next_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  ascii_char_2_IBUF (ascii_char_2_IBUF)
     LUT4:I0->O            1   0.612   0.509  ascii_type_inst/old_math_symbol_19_or000042 (ascii_type_inst/old_math_symbol_19_or000042)
     LUT3:I0->O            1   0.612   0.360  ascii_type_inst/old_math_symbol_19_or000099_SW0 (N17)
     LUT4:I3->O            2   0.612   0.532  ascii_type_inst/old_math_symbol_19_or000099 (math_symbol)
     LUT4:I0->O            1   0.612   0.000  next_state_mux0000<1> (next_state_mux0000<1>)
     LDE:D                     0.268          next_state_4
    ----------------------------------------
    Total                      5.874ns (3.822ns logic, 2.052ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            output_strobe (FF)
  Destination:       output_strobe (PAD)
  Source Clock:      clk rising

  Data Path: output_strobe to output_strobe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  output_strobe (output_strobe_OBUF)
     OBUF:I->O                 3.169          output_strobe_OBUF (output_strobe)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.32 secs
 
--> 


Total memory usage is 504572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

