0.6
2017.4
Dec 15 2017
21:07:18
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/sim.v,1606529340,verilog,,,,sim,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/imports/new/digit.v,1606376378,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/imports/new/divclk.v,,digit,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/imports/new/divclk.v,1606376433,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/sim.v,,divclk,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ALU.v,1606536090,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/CU.v,,ALU,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/CU.v,1606534333,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ID.v,,CU,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ID.v,1606395309,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/IOMapping.v,,ID,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/IOMapping.v,1606534721,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/PC.v,,IOMapping,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/PC.v,1606533699,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RAM.v,,PC,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RAM.v,1606536069,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ROM.v,,RAM,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ROM.v,1606545766,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RegStack.v,,ROM,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/RegStack.v,1606531240,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/Screen.v,,RegStack,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/Screen.v,1606376959,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/TOP.v,,Screen,,,,,,,,
Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/TOP.v,1606530897,verilog,,Y:/Vivado_Projects/RISCV_CPU/RISCV_CPU.srcs/sources_1/imports/new/digit.v,,TOP,,,,,,,,
