I 000051 55 917           1455033679295 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455033679304 2016.02.09 11:01:19)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 683b3e68613e3e7f6d687933396e696f6a6f6c6b69)
	(_ent
		(_time 1455033679275)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000044 55 14522         1455034292193 SYN
(_unit VHDL (pll1 0 43(syn 0 52))
	(_version vc6)
	(_time 1455034292194 2016.02.09 11:11:32)
	(_source (\./../../pll1.vhd\))
	(_parameters tan)
	(_code 797d7078232e7e6a297e69237b7f2a7a787e797f2a)
	(_ent
		(_time 1455034292093)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 1)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 2)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 2)))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000044 55 14522         1455034329524 SYN
(_unit VHDL (pll1 0 43(syn 0 52))
	(_version vc6)
	(_time 1455034329525 2016.02.09 11:12:09)
	(_source (\./../../pll1.vhd\))
	(_parameters tan)
	(_code 4d191f4f4a1a4a5e1d4a5d174f4b1e4e4c4a4d4b1e)
	(_ent
		(_time 1455034292092)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 1)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 2)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 2)))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000051 55 1229          1455034348935 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455034348936 2016.02.09 11:12:28)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 2b2d2c2f787d7d3c2d283a707a2d2a2c292c2f282a)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 29(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000044 55 14522         1455034349125 SYN
(_unit VHDL (pll1 0 43(syn 0 52))
	(_version vc6)
	(_time 1455034349126 2016.02.09 11:12:29)
	(_source (\./../../pll1.vhd\))
	(_parameters tan)
	(_code e6e0e1b5b3b1e1f5b6e1f6bce4e0b5e5e7e1e6e0b5)
	(_ent
		(_time 1455034292092)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 1)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 2)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 2)))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000051 55 1229          1455034349334 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455034349335 2016.02.09 11:12:29)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code b1b7b9e5b1e7e7a6b7b2a0eae0b7b0b6b3b6b5b2b0)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 29(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000051 55 1229          1455034439831 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455034439832 2016.02.09 11:13:59)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 31316034316767263732206a603730363336353230)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 29(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000044 55 14522         1455035048333 SYN
(_unit VHDL (pll1 0 43(syn 0 52))
	(_version vc6)
	(_time 1455035048334 2016.02.09 11:24:08)
	(_source (\./../../pll1.vhd\))
	(_parameters tan)
	(_code 227621267375253172253278202471212325222471)
	(_ent
		(_time 1455034292092)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 1)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 2)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 2)))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
V 000044 55 14522         1455035064333 SYN
(_unit VHDL (pll1 0 43(syn 0 52))
	(_version vc6)
	(_time 1455035064334 2016.02.09 11:24:24)
	(_source (\./../../pll1.vhd\))
	(_parameters tan)
	(_code a8afa9fff3ffafbbf8afb8f2aaaefbaba9afa8aefb)
	(_ent
		(_time 1455034292092)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 1)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 2)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=pll1"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 2)))
				((clk0_divide_by)((i 1)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000051 55 1817          1455035092583 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455035092584 2016.02.09 11:24:52)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 04040402015252130356155f550205030603000705)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_prcs (_simple)(_trgt(7))(_sens(1(1))(6))(_read(7)))))
			(line__57(_arch 2 0 57(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_part (1(1))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1835          1455035276751 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455035276752 2016.02.09 11:27:56)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 636735636135357464317238326562646164676062)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_prcs (_simple)(_trgt(7))(_sens(1(1))(6))(_read(7)))))
			(line__57(_arch 2 0 57(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_part (1(1))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1853          1455035819669 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455035819670 2016.02.09 11:36:59)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 26292e22217070312620377d772027212421222527)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_prcs (_simple)(_trgt(3(4))(7))(_sens(1(1))(6))(_read(2(0))(2(1))(7)))))
			(line__68(_arch 2 0 68(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_part (1(1))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1825          1455035903659 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455035903660 2016.02.09 11:38:23)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 3d6e3d38686b6b2a3d3b2c666c3b3c3a3f3a393e3c)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_prcs (_simple)(_trgt(3(4))(7))(_sens(1(1))(6))(_read(2(0))(2(1))(7)))))
			(line__68(_arch 2 0 68(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1795          1455036258709 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455036258710 2016.02.09 11:44:18)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 1f1b4d18484949081f190e444e191e181d181b1c1e)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_prcs (_simple)(_trgt(3(4))(7))(_sens(1(1))(6))(_read(2(0))(2(1))(7)))))
			(line__68(_arch 2 0 68(_assignment (_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1828          1455036355848 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455036355849 2016.02.09 11:45:55)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 95c0939a91c3c382959e84cec49394929792919694)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__44(_arch 1 0 44(_prcs (_trgt(3(4))(7))(_sens(1(1))(6)(2(0))(2(1))(7))(_dssslsensitivity 2))))
			(line__71(_arch 2 0 71(_assignment (_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_part (1(1))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1765          1455037372979 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455037372980 2016.02.09 12:02:52)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code bcb8eee8eeeaeaabbdbeade7edbabdbbbebbb8bfbd)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__43(_arch 1 0 43(_prcs (_simple)(_trgt(7))(_sens(6))(_read(7)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1771          1455037667351 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455037667352 2016.02.09 12:07:47)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 92c79b9d91c4c485939483c9c39493959095969193)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__43(_arch 1 0 43(_prcs (_simple)(_trgt(7))(_sens(6))(_read(2(0))(7)))))
			(line__84(_arch 2 0 84(_assignment (_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 1890          1455038198128 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455038198129 2016.02.09 12:16:38)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code ecbfeebfbebabafbeebefdb7bdeaedebeeebe8efed)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__43(_arch 1 0 43(_prcs (_trgt(7))(_sens(6)(2(0))(7))(_dssslsensitivity 1)(_mon))))
			(line__92(_arch 2 0 92(_prcs (_simple)(_trgt(3(4)))(_sens(2)(7))(_mon))))
			(line__105(_arch 3 0 105(_assignment (_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275)
		(33686018)
		(50463234)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 2023          1455038879451 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455038879452 2016.02.09 12:27:59)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 43474b414115155440405218124542444144474042)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__43(_arch 1 0 43(_prcs (_simple)(_trgt(7))(_sens(1)(6))(_mon)(_read(2(0))(2(d_5_2))(7)))))
			(line__98(_arch 2 0 98(_prcs (_simple)(_trgt(3(4)))(_sens(2)(7))(_mon))))
			(line__111(_arch 3 0 111(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_part (1(1))(1(2))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(33686275)
		(50463234)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 1994          1455038968950 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455038968951 2016.02.09 12:29:28)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 8f818a81d8d9d9988c8c9ed4de898e888d888b8c8e)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__43(_arch 1 0 43(_prcs (_trgt(7))(_sens(1)(6)(2(0))(2(d_5_2))(7))(_dssslsensitivity 2)(_mon))))
			(line__98(_arch 2 0 98(_prcs (_simple)(_trgt(3(4)))(_sens(2)(7))(_mon))))
			(line__111(_arch 3 0 111(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(33686275)
		(50463234)
	)
	(_model . behavioral 4 -1)
)
V 000051 55 1996          1455039252712 behavioral
(_unit VHDL (part1 0 6(behavioral 0 15))
	(_version vc6)
	(_time 1455039252713 2016.02.09 12:34:12)
	(_source (\./../src/part1.vhd\))
	(_parameters tan)
	(_code 590b505a510f0f4e5a584802085f585e5b5e5d5a58)
	(_ent
		(_time 1455033679274)
	)
	(_comp
		(pll1
			(_object
				(_port (_int inclk0 -1 0 20(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst mypll 0 31(_comp pll1)
		(_port
			((inclk0)(clk_50))
			((c0)(clk_100))
		)
		(_use (_ent . pll1)
		)
	)
	(_object
		(_port (_int clk_50 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1 ((_dto i 2 i 0)))))
		(_port (_int KEY 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 10(_array -1 ((_dto i 17 i 0)))))
		(_port (_int SW 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{17~downto~0}~122 0 11(_array -1 ((_dto i 17 i 0)))))
		(_port (_int LEDR 2 0 11(_ent(_out))))
		(_sig (_int clk_100 -1 0 25(_arch(_uni)(_event))))
		(_sig (_int sample_1 -1 0 26(_arch(_uni))))
		(_sig (_int sample_2 -1 0 26(_arch(_uni)(_event))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_trgt(5)(6))(_sens(4)(1(0))(5))(_dssslsensitivity 1))))
			(line__43(_arch 1 0 43(_prcs (_trgt(7))(_sens(1)(6)(2(0))(2(d_5_2))(7))(_dssslsensitivity 2)(_mon))))
			(line__100(_arch 2 0 100(_prcs (_simple)(_trgt(3(4)))(_sens(2)(7))(_mon))))
			(line__113(_arch 3 0 113(_assignment (_alias((LEDR(d_3_0))(count)))(_trgt(3(d_3_0)))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(33686275)
		(50463234)
	)
	(_model . behavioral 4 -1)
)
