

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s'
================================================================
* Date:           Wed Jul 27 22:58:14 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.800 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   101400|  4123600| 0.690 ms | 28.040 ms |  101400|  4123600|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554                 |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        4|        4| 27.200 ns | 27.200 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1      |   101399|  4123599|  6 ~ 244 |          -|          -|  16900|    no    |
        | + ReuseLoop  |      230|      230|        16|          1|          1|    216|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   4498|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    4339|   4074|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    526|    -|
|Register         |        0|      -|    3974|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|    8313|   9194|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       7|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_fu_560  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config2_s  |        0|      0|   385|   768|    0|
    |myproject_axi_lshr_864ns_10ns_864_6_1_U21                             |myproject_axi_lshr_864ns_10ns_864_6_1                 |        0|      0|  3692|  3216|    0|
    |myproject_axi_mux_83_32_1_1_U22                                       |myproject_axi_mux_83_32_1_1                           |        0|      0|     0|    89|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_554                 |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      2|   262|     1|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                 |                                                      |        0|      2|  4339|  4074|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V  |        1|  0|   0|    0|   216|   15|     1|         3240|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                            |        1|  0|   0|    0|   216|   15|     1|         3240|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_867_p2          |     +    |      0|  0|    39|          32|          32|
    |add_ln245_fu_926_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln247_fu_937_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln250_fu_886_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln252_fu_897_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln521_fu_826_p2        |     +    |      0|  0|    23|           9|          16|
    |add_ln544_fu_774_p2        |     +    |      0|  0|    15|           8|           1|
    |i_fu_675_p2                |     +    |      0|  0|    21|          15|           1|
    |ir_fu_768_p2               |     +    |      0|  0|    15|           1|           8|
    |sub_ln532_19_fu_721_p2     |     -    |      0|  0|    14|           9|          10|
    |sub_ln532_20_fu_727_p2     |     -    |      0|  0|    14|          10|          10|
    |sub_ln532_21_fu_757_p2     |     -    |      0|  0|    14|           9|          10|
    |sub_ln532_fu_715_p2        |     -    |      0|  0|    14|          10|          10|
    |and_ln215_13_fu_663_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_14_fu_669_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_fu_657_p2        |    and   |      0|  0|     2|           1|           1|
    |and_ln532_fu_817_p2        |    and   |      0|  0|   864|         864|         864|
    |ap_block_state29           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_326           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_335           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_966_p2       |   icmp   |      0|  0|    13|          15|          15|
    |icmp_ln215_19_fu_611_p2    |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln215_20_fu_631_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_21_fu_651_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_fu_601_p2       |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln237_fu_881_p2       |   icmp   |      0|  0|    18|          32|           8|
    |icmp_ln241_fu_921_p2       |   icmp   |      0|  0|    18|          32|           8|
    |icmp_ln514_fu_794_p2       |   icmp   |      0|  0|    11|           8|           7|
    |icmp_ln532_fu_699_p2       |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln544_fu_780_p2       |   icmp   |      0|  0|    11|           8|           5|
    |lshr_ln532_7_fu_811_p2     |   lshr   |      0|  0|  2171|           2|         864|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_224_fu_693_p2        |    or    |      0|  0|    10|          10|           5|
    |select_ln247_fu_942_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln252_fu_902_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln532_13_fu_741_p3  |  select  |      0|  0|   864|           1|         864|
    |select_ln532_14_fu_749_p3  |  select  |      0|  0|    10|           1|          10|
    |select_ln532_fu_733_p3     |  select  |      0|  0|    10|           1|          10|
    |select_ln544_fu_786_p3     |  select  |      0|  0|     8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  4498|        1352|        2799|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                |   9|          2|    1|          2|
    |ap_phi_mux_in_index_phi_fu_189_p4       |   9|          2|    8|         16|
    |ap_phi_mux_ir1_0_i_i_i21_phi_fu_178_p4  |   9|          2|    8|         16|
    |ap_phi_mux_phi_mul_phi_fu_288_p4        |   9|          2|   16|         32|
    |ap_phi_mux_storemerge_i_phi_fu_547_p4   |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20620_phi_fu_200_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20718_phi_fu_211_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20816_phi_fu_222_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_20914_phi_fu_233_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_21012_phi_fu_244_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_21110_phi_fu_255_p4    |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_2128_phi_fu_266_p4     |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_2136_phi_fu_277_p4     |   9|          2|   32|         64|
    |data_V_V_blk_n                          |   9|          2|    1|          2|
    |i_0_i22_reg_162                         |   9|          2|   15|         30|
    |in_index_reg_185                        |   9|          2|    8|         16|
    |ir1_0_i_i_i21_reg_174                   |   9|          2|    8|         16|
    |pX_3                                    |   9|          2|   32|         64|
    |pY_3                                    |   9|          2|   32|         64|
    |phi_mul_reg_284                         |   9|          2|   16|         32|
    |real_start                              |   9|          2|    1|          2|
    |res_V_V_blk_n                           |   9|          2|    1|          2|
    |res_V_V_din                             |  44|          9|   32|        288|
    |sX_3                                    |   9|          2|   32|         64|
    |storemerge_i_reg_543                    |   9|          2|   32|         64|
    |tmp_V_20620_reg_196                     |   9|          2|   32|         64|
    |tmp_V_20718_reg_207                     |   9|          2|   32|         64|
    |tmp_V_207_reg_512                       |  15|          3|   32|         96|
    |tmp_V_20816_reg_218                     |   9|          2|   32|         64|
    |tmp_V_208_reg_481                       |  15|          3|   32|         96|
    |tmp_V_20914_reg_229                     |   9|          2|   32|         64|
    |tmp_V_209_reg_450                       |  15|          3|   32|         96|
    |tmp_V_21012_reg_240                     |   9|          2|   32|         64|
    |tmp_V_210_reg_419                       |  15|          3|   32|         96|
    |tmp_V_21110_reg_251                     |   9|          2|   32|         64|
    |tmp_V_211_reg_388                       |  15|          3|   32|         96|
    |tmp_V_2128_reg_262                      |   9|          2|   32|         64|
    |tmp_V_212_reg_357                       |  15|          3|   32|         96|
    |tmp_V_2136_reg_273                      |   9|          2|   32|         64|
    |tmp_V_213_reg_326                       |  15|          3|   32|         96|
    |tmp_V_214_reg_295                       |  15|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 526|        115| 1045|       2584|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln521_reg_1087        |   16|   0|   16|          0|
    |and_ln215_14_reg_1019     |    1|   0|    1|          0|
    |ap_CS_fsm                 |   15|   0|   15|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |i_0_i22_reg_162           |   15|   0|   15|          0|
    |i_reg_1023                |   15|   0|   15|          0|
    |icmp_ln215_19_reg_1002    |    1|   0|    1|          0|
    |icmp_ln215_reg_992        |    1|   0|    1|          0|
    |icmp_ln237_reg_1096       |    1|   0|    1|          0|
    |icmp_ln241_reg_1105       |    1|   0|    1|          0|
    |icmp_ln514_reg_1058       |    1|   0|    1|          0|
    |in_index_reg_185          |    8|   0|    8|          0|
    |ir1_0_i_i_i21_reg_174     |    8|   0|    8|          0|
    |ir_reg_1048               |    8|   0|    8|          0|
    |layer_in_V_12             |  864|   0|  864|          0|
    |lshr_ln532_reg_1072       |  864|   0|  864|          0|
    |pX_3                      |   32|   0|   32|          0|
    |pX_3_load_reg_1013        |   32|   0|   32|          0|
    |pY_3                      |   32|   0|   32|          0|
    |pY_3_load_reg_1007        |   32|   0|   32|          0|
    |p_0_reg_1082              |   31|   0|   31|          0|
    |phi_mul_reg_284           |   16|   0|   16|          0|
    |sX_3                      |   32|   0|   32|          0|
    |sX_3_load_reg_987         |   32|   0|   32|          0|
    |sY_3                      |   32|   0|   32|          0|
    |sY_3_load_reg_997         |   32|   0|   32|          0|
    |select_ln247_reg_1109     |   32|   0|   32|          0|
    |select_ln252_reg_1100     |   32|   0|   32|          0|
    |select_ln532_13_reg_1028  |  864|   0|  864|          0|
    |select_ln532_14_reg_1033  |   10|   0|   10|          0|
    |select_ln544_reg_1053     |    8|   0|    8|          0|
    |start_once_reg            |    1|   0|    1|          0|
    |storemerge_i_reg_543      |   32|   0|   32|          0|
    |sub_ln532_21_reg_1038     |    9|   0|   10|          1|
    |tmp_V_205_reg_977         |   32|   0|   32|          0|
    |tmp_V_20620_reg_196       |   32|   0|   32|          0|
    |tmp_V_206_reg_982         |   32|   0|   32|          0|
    |tmp_V_20718_reg_207       |   32|   0|   32|          0|
    |tmp_V_207_reg_512         |   32|   0|   32|          0|
    |tmp_V_20816_reg_218       |   32|   0|   32|          0|
    |tmp_V_208_reg_481         |   32|   0|   32|          0|
    |tmp_V_20914_reg_229       |   32|   0|   32|          0|
    |tmp_V_209_reg_450         |   32|   0|   32|          0|
    |tmp_V_21012_reg_240       |   32|   0|   32|          0|
    |tmp_V_210_reg_419         |   32|   0|   32|          0|
    |tmp_V_21110_reg_251       |   32|   0|   32|          0|
    |tmp_V_211_reg_388         |   32|   0|   32|          0|
    |tmp_V_2128_reg_262        |   32|   0|   32|          0|
    |tmp_V_212_reg_357         |   32|   0|   32|          0|
    |tmp_V_2136_reg_273        |   32|   0|   32|          0|
    |tmp_V_213_reg_326         |   32|   0|   32|          0|
    |tmp_V_214_reg_295         |   32|   0|   32|          0|
    |tmp_V_reg_972             |   32|   0|   32|          0|
    |trunc_ln532_reg_1077      |   32|   0|   32|          0|
    |w2_V_load_reg_1067        |   15|   0|   15|          0|
    |icmp_ln514_reg_1058       |   64|  32|    1|          0|
    |sub_ln532_21_reg_1038     |   64|  32|   10|          1|
    |w2_V_load_reg_1067        |   64|  32|   15|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 3974|  96| 3809|          2|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

