// Seed: 2472288235
module module_0 (
    output tri id_0,
    output wor id_1
);
  wire id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    output logic id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  tri   id_7
);
  tri0 id_9;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.type_1 = 0;
  assign id_6 = id_7;
  always_ff @(1'b0) begin : LABEL_0
    if (id_9 == 1) id_2 <= 1;
  end
endmodule
module module_2 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2
    , id_16,
    input tri id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    output wor id_12,
    output supply1 id_13,
    input tri1 id_14
    , id_17
);
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_12
  );
  always @(posedge id_8) id_16 <= id_17;
endmodule
