/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  reg [2:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  reg [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_34z ? celloutsig_0_13z[1] : celloutsig_0_12z[5];
  assign celloutsig_1_12z = celloutsig_1_11z[3] ? celloutsig_1_3z : celloutsig_1_5z[3];
  assign celloutsig_0_7z = in_data[58] ? celloutsig_0_4z : celloutsig_0_1z;
  assign celloutsig_0_9z = in_data[16] ? celloutsig_0_2z[1] : celloutsig_0_3z;
  assign celloutsig_0_25z = celloutsig_0_10z ? celloutsig_0_24z : celloutsig_0_9z;
  assign celloutsig_0_34z = !(celloutsig_0_12z[8] ? celloutsig_0_28z : celloutsig_0_30z[9]);
  assign celloutsig_0_42z = !(celloutsig_0_19z[6] ? celloutsig_0_41z : in_data[86]);
  assign celloutsig_0_15z = !(celloutsig_0_1z ? celloutsig_0_13z[11] : celloutsig_0_4z);
  assign celloutsig_0_11z = ~celloutsig_0_6z[1];
  assign celloutsig_0_21z = ~celloutsig_0_9z;
  assign celloutsig_1_19z = ~((celloutsig_1_16z | celloutsig_1_15z) & (celloutsig_1_8z[14] | celloutsig_1_2z[1]));
  assign celloutsig_0_5z = in_data[86] | celloutsig_0_3z;
  assign celloutsig_1_14z = celloutsig_1_10z[1] | celloutsig_1_5z[0];
  assign celloutsig_0_28z = celloutsig_0_25z | celloutsig_0_8z;
  assign celloutsig_1_10z = celloutsig_1_7z[8:6] + { celloutsig_1_5z[2:1], celloutsig_1_3z };
  assign celloutsig_0_29z = celloutsig_0_17z[11:7] + { celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } & { in_data[21:19], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } & { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[36:11], celloutsig_0_2z } == { in_data[86:62], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_19z[3:0] >= { celloutsig_0_19z[11:10], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_11z[6:1] > { celloutsig_1_1z[31:30], celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[74:46] < in_data[75:47];
  assign celloutsig_0_3z = in_data[89:72] < in_data[89:72];
  assign celloutsig_1_16z = { celloutsig_1_6z[8:7], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_12z } < { celloutsig_1_1z[18:2], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_30z = { celloutsig_0_17z[10:3], celloutsig_0_8z, celloutsig_0_1z } % { 1'h1, in_data[6:4], celloutsig_0_0z, celloutsig_0_29z };
  assign celloutsig_0_39z = { in_data[88:85], celloutsig_0_28z } % { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[8:3], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[13:6], celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_6z = in_data[142:133] % { 1'h1, in_data[142:141], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_5z[0], celloutsig_1_4z } % { 1'h1, celloutsig_1_4z[8:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_43z = { in_data[83:82], celloutsig_0_4z, celloutsig_0_21z } * { celloutsig_0_39z[3:1], celloutsig_0_18z };
  assign celloutsig_1_8z = { celloutsig_1_7z[4:0], celloutsig_1_2z, celloutsig_1_6z } * { in_data[104], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_3z = in_data[142:140] != in_data[170:168];
  assign celloutsig_0_1z = in_data[68:61] != { in_data[27:21], celloutsig_0_0z };
  assign celloutsig_1_1z = - in_data[182:151];
  assign celloutsig_0_19z = - { celloutsig_0_16z[10:0], celloutsig_0_3z };
  assign celloutsig_1_0z = ~ in_data[112:110];
  assign celloutsig_1_5z = ~ celloutsig_1_4z[4:1];
  assign celloutsig_0_13z = { in_data[64:62], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z } >> { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_13z[2:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_15z } >> { in_data[17:0], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_6z[5:1], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z } >> celloutsig_0_13z[8:1];
  assign celloutsig_1_2z = in_data[185:179] - in_data[150:144];
  assign celloutsig_1_11z = { celloutsig_1_6z[7:5], celloutsig_1_0z, celloutsig_1_2z } ~^ { celloutsig_1_4z[11:3], celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z } ~^ { celloutsig_0_16z[17:5], celloutsig_0_11z };
  assign celloutsig_1_15z = ~((celloutsig_1_10z[1] & celloutsig_1_9z[0]) | celloutsig_1_2z[2]);
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_14z[2]) | celloutsig_0_11z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_9z = celloutsig_1_4z[11:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = ~((in_data[73] & celloutsig_0_0z) | (celloutsig_0_2z[1] & celloutsig_0_2z[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_8z & celloutsig_0_2z[1]) | (celloutsig_0_9z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
