
---------- Begin Simulation Statistics ----------
final_tick                                 1288494800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152035                       # Simulator instruction rate (inst/s)
host_mem_usage                                4422492                       # Number of bytes of host memory used
host_op_rate                                   274245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.81                       # Real time elapsed on the host
host_tick_rate                               81507467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2403396                       # Number of instructions simulated
sim_ops                                       4335339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001288                       # Number of seconds simulated
sim_ticks                                  1288494800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               524513                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26031                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            535318                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             293341                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          524513                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           231172                       # Number of indirect misses.
system.cpu.branchPred.lookups                  592687                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   23040                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14453                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2841223                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2083477                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26134                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     447425                       # Number of branches committed
system.cpu.commit.bw_lim_events                718864                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             761                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884539                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2403396                       # Number of instructions committed
system.cpu.commit.committedOps                4335339                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2808233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1396168     49.72%     49.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       198167      7.06%     56.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       223386      7.95%     64.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       271648      9.67%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       718864     25.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2808233                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     116721                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                21143                       # Number of function calls committed.
system.cpu.commit.int_insts                   4244651                       # Number of committed integer instructions.
system.cpu.commit.loads                        566593                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        25948      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3397865     78.38%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36064      0.83%     79.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2872      0.07%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.14%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           35258      0.81%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              42      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           18486      0.43%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          12860      0.30%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1082      0.02%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          540967     12.48%     94.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218561      5.04%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25626      0.59%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12195      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4335339                       # Class of committed instruction
system.cpu.commit.refs                         797349                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2403396                       # Number of Instructions Simulated
system.cpu.committedOps                       4335339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.340286                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.340286                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        11745                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        38585                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        59743                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5029                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1203135                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5443185                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   379465                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1346956                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26198                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93903                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      649072                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2115                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      249048                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           219                       # TLB misses on write requests
system.cpu.fetch.Branches                      592687                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    324252                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2598616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6460                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3170327                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           705                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52396                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.183994                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             423999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             316381                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.984195                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3049657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.875045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.920637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1486582     48.75%     48.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93030      3.05%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71348      2.34%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   112271      3.68%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1286426     42.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3049657                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    193838                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   102934                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    255527600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    255527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    255527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    255527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    255527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    255527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      7935600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      7935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       559200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       559200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       558400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      8271200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      8132000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      8101600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      8232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     91236000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     91257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     91232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     91268400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1949001600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          171581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30801                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   477525                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.510645                       # Inst execution rate
system.cpu.iew.exec_refs                       898904                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     249039                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  715920                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                678841                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                958                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               629                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               261978                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5219803                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                649865                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             38178                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4866147                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3484                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8259                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26198                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14728                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           720                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            65604                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112246                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31221                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7987                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6576795                       # num instructions consuming a value
system.cpu.iew.wb_count                       4844341                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570365                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3751175                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.503876                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4850944                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7445453                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4082638                       # number of integer regfile writes
system.cpu.ipc                               0.746109                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.746109                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             31821      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3832910     78.15%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39627      0.81%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4298      0.09%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1290      0.03%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6903      0.14%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                38989      0.79%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20314      0.41%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               13476      0.27%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2114      0.04%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               627895     12.80%     94.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              239256      4.88%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           31962      0.65%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13375      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4904328                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  133753                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              268746                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       130073                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             175465                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4738754                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12610028                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4714268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5928864                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5218656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4904328                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1147                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20464                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            386                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1285113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3049657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.608157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1374549     45.07%     45.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              221959      7.28%     52.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              364776     11.96%     64.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              400675     13.14%     77.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              687698     22.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3049657                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522498                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      324375                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           390                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11546                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3641                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               678841                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              261978                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1871754                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3221238                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     58                       # Number of system calls
system.cpu.rename.BlockCycles                  867277                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5648409                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               38                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46637                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   433115                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17856                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6019                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13954257                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5363906                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7017992                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1378698                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 220544                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26198                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                324405                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1369560                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            229737                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8374913                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19964                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                895                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    226569                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            948                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7309247                       # The number of ROB reads
system.cpu.rob.rob_writes                    10682096                       # The number of ROB writes
system.cpu.timesIdled                            1688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        25300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          51878                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              601                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued         2044                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified           2045                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              231                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15125                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1808                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11996                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15125                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        49676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        49676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1263616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1263616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1263616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17936                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17936    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17936                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15707584                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           38946416                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               22970                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          9544                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             29715                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               2679                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3609                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3609                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          22970                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11021                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        67433                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   78454                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       240448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1955520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2195968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             16642                       # Total snoops (count)
system.l2bus.snoopTraffic                      115904                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              43218                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014253                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118730                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    42603     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      614      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                43218                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            27383598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             29325582                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4513596                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       318629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           318629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       318629                       # number of overall hits
system.cpu.icache.overall_hits::total          318629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5622                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5622                       # number of overall misses
system.cpu.icache.overall_misses::total          5622                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    273603600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    273603600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    273603600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    273603600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       324251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       324251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       324251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       324251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017338                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017338                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017338                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017338                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48666.595518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48666.595518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48666.595518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48666.595518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         1862                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1862                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1862                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1862                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    207568800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    207568800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    207568800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    207568800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55204.468085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55204.468085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55204.468085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55204.468085                       # average overall mshr miss latency
system.cpu.icache.replacements                   3504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       318629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          318629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5622                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5622                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    273603600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    273603600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       324251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       324251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017338                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017338                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48666.595518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48666.595518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1862                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1862                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    207568800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    207568800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55204.468085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55204.468085                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.841468                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              285051                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3504                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.350171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.841468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            652262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           652262                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       771339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           771339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       771339                       # number of overall hits
system.cpu.dcache.overall_hits::total          771339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41680                       # number of overall misses
system.cpu.dcache.overall_misses::total         41680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1893125198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1893125198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1893125198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1893125198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45420.470202                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45420.470202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45420.470202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45420.470202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               875                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.723429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          125                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1880                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         7736                       # number of writebacks
system.cpu.dcache.writebacks::total              7736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        15541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         7278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22819                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    722593998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    722593998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    722593998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    316111303                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1038705301                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019115                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019115                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028067                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46495.978251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46495.978251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46495.978251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43433.814647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45519.317279                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       544306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          544306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37951                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37951                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1678731200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1678731200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       582257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       582257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44234.175648                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44234.175648                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        26018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11933                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11933                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    515282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    515282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43181.262046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43181.262046                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       227033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         227033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    214393998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    214393998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       230762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       230762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57493.697506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57493.697506                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    207311998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    207311998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57458.979490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57458.979490                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         7278                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         7278                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    316111303                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    316111303                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43433.814647                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 43433.814647                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.190821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              790312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.261161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   729.821215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   254.369606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.712716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.248408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          614                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.599609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.400391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1648857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1648857                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             870                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            6078                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         3148                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               10096                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            870                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           6078                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         3148                       # number of overall hits
system.l2cache.overall_hits::total              10096                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2887                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          9463                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         4130                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             16480                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2887                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         9463                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         4130                       # number of overall misses
system.l2cache.overall_misses::total            16480                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    195711600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    652350400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    284438658                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1132500658                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    195711600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    652350400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    284438658                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1132500658                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3757                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        15541                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         7278                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           26576                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3757                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        15541                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         7278                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          26576                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.768432                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608905                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.567464                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.620108                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.768432                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608905                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.567464                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.620108                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67790.647731                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68936.954454                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68871.345763                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68719.700121                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67790.647731                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68936.954454                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68871.345763                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68719.700121                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1808                       # number of writebacks
system.l2cache.writebacks::total                 1808                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher          123                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total            133                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher          123                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total           133                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2887                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         9453                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         4007                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        16347                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2887                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         9453                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         4007                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher         1589                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        17936                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    172615600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    576271600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    246598386                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    995485586                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    172615600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    576271600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    246598386                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     97575869                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1093061455                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.768432                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608262                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.550563                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.615104                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.768432                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608262                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.550563                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.674895                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59790.647731                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60961.768751                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61541.898178                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60897.142350                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59790.647731                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60961.768751                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61541.898178                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61407.091882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60942.320194                       # average overall mshr miss latency
system.l2cache.replacements                     13960                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         7736                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         7736                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         7736                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         7736                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          444                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          444                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher         1589                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total         1589                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     97575869                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     97575869                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61407.091882                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61407.091882                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          796                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              796                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2813                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2813                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    196167600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    196167600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3609                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3609                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.779440                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.779440                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69736.082474                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69736.082474                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2811                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    173637600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    173637600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.778886                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.778886                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61770.757737                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61770.757737                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          870                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5282                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         3148                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         9300                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2887                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6650                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         4130                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13667                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    195711600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    456182800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    284438658                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    936333058                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3757                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11932                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         7278                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        22967                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.768432                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.557325                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.567464                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.595071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67790.647731                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68598.917293                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68871.345763                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68510.503988                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          123                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total          131                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2887                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6642                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         4007                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13536                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    172615600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    402634000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    246598386                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    821847986                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.768432                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.556654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.550563                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.589367                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59790.647731                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60619.391749                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61541.898178                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60715.720006                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3770.270678                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  39221                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13960                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.809527                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    20.886898                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   395.693919                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2304.968999                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   817.310478                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   231.410384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005099                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.096605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.562737                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.199539                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.056497                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1621                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2475                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          734                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          880                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1365                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.395752                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.604248                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               432968                       # Number of tag accesses
system.l2cache.tags.data_accesses              432968                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1288494800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          184768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          604992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       256448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       101696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1147904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       184768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         184768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       115712                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           115712                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2887                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             9453                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         4007                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher         1589                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                17936                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1808                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1808                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          143398328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          469533909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199029131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     78926201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              890887569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     143398328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         143398328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        89804010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              89804010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        89804010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         143398328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         469533909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199029131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     78926201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             980691579                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4100882000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97599                       # Simulator instruction rate (inst/s)
host_mem_usage                                4426588                       # Number of bytes of host memory used
host_op_rate                                   181357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.34                       # Real time elapsed on the host
host_tick_rate                               32574460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8426406                       # Number of instructions simulated
sim_ops                                      15657811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002812                       # Number of seconds simulated
sim_ticks                                  2812387200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1486204                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 30                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            154407                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1488040                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             558788                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1486204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           927416                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1773035                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118988                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       110494                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7213530                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4116227                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            154407                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1237707                       # Number of branches committed
system.cpu.commit.bw_lim_events               1825746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2403189                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6023010                       # Number of instructions committed
system.cpu.commit.committedOps               11322472                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6214993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.821800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.707269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2355541     37.90%     37.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       817700     13.16%     51.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       446230      7.18%     58.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       769776     12.39%     70.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1825746     29.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6214993                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     210983                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               103159                       # Number of function calls committed.
system.cpu.commit.int_insts                  11270099                       # Number of committed integer instructions.
system.cpu.commit.loads                       1708929                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        16395      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8682712     76.69%     76.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7000      0.06%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              235      0.00%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4140      0.04%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6158      0.05%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             241      0.00%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             348      0.00%     76.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25190      0.22%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           152      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1627003     14.37%     91.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         782160      6.91%     98.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        81926      0.72%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        88572      0.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11322472                       # Class of committed instruction
system.cpu.commit.refs                        2579661                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6023010                       # Number of Instructions Simulated
system.cpu.committedOps                      11322472                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.167351                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.167351                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          107                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           91                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          237                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            51                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                571606                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14941863                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2114437                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3932159                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 154440                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                127250                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1854546                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1550                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      947837                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           262                       # TLB misses on write requests
system.cpu.fetch.Branches                     1773035                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1135887                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4425520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 36039                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8310088                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  308880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.252175                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2319928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             677776                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.181927                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6899892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.272959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.863884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2557726     37.07%     37.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   219001      3.17%     40.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   313816      4.55%     44.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   400854      5.81%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3408495     49.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6899892                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    164752                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   122055                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    667133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    667133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    667133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    667133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    667133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    667133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1476400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1476400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       452000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       451600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      3264800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      3265200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      3265200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      3264800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    286748800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    286680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    288095200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    287590400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5169735600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          131076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               193868                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1369252                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.811994                       # Inst execution rate
system.cpu.iew.exec_refs                      2788377                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     942831                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  541523                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2065751                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6006                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2306                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1042325                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13725657                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1845546                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            223800                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12740073                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    103                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   228                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 154440                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   388                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            74813                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       356822                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       171594                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       168531                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          25337                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13450028                       # num instructions consuming a value
system.cpu.iew.wb_count                      12647831                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.650150                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8744537                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.798875                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12680732                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 19513353                       # number of integer regfile reads
system.cpu.int_regfile_writes                10212626                       # number of integer regfile writes
system.cpu.ipc                               0.856640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.856640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             39534      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10006999     77.19%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7085      0.05%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   297      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4223      0.03%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 298      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6190      0.05%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  418      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  456      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25309      0.20%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                277      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1815126     14.00%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              878054      6.77%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           89716      0.69%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          89891      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12963873                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  220807                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              441933                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       213532                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             233687                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12703532                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32512054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12434299                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15895191                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13710332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12963873                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               15325                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2403185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            126349                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3088451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6899892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.660715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2482045     35.97%     35.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              694588     10.07%     46.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              743219     10.77%     56.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1137313     16.48%     73.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1842727     26.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6899892                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.843825                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1135887                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            16                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             62261                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            23074                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2065751                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1042325                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5689445                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                          7030968                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                   1000                       # Number of system calls
system.cpu.rename.BlockCycles                  542474                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12860682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3904                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2219143                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3534                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   283                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37389242                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14540447                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16431383                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3935353                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4860                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 154440                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29933                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3570700                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            171454                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22415779                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18549                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2271                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     81412                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2850                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18114908                       # The number of ROB reads
system.cpu.rob.rob_writes                    28153395                       # The number of ROB writes
system.cpu.timesIdled                           33687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        66579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           30                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         133159                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               30                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          248                       # Transaction distribution
system.membus.trans_dist::CleanEvict              294                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           513                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        49600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        49600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 528                       # Request fanout histogram
system.membus.reqLayer2.occupancy              824854                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1138746                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               66548                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           579                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             66531                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 31                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                31                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          66549                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       198392                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1317                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  199709                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      4231104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  4280384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               560                       # Total snoops (count)
system.l2bus.snoopTraffic                       17728                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              67111                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000879                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.029637                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    67052     99.91%     99.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                       59      0.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                67111                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              526800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             53556722                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            79368000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1068264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1068264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1068264                       # number of overall hits
system.cpu.icache.overall_hits::total         1068264                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67623                       # number of overall misses
system.cpu.icache.overall_misses::total         67623                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    708960800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    708960800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    708960800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    708960800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1135887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1135887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1135887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1135887                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059533                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059533                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059533                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059533                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10484.018751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10484.018751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10484.018751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10484.018751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         1482                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1482                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1482                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1482                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        66141                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66141                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66141                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66141                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    647623600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    647623600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    647623600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    647623600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.058229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.058229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9791.560454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9791.560454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9791.560454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9791.560454                       # average overall mshr miss latency
system.cpu.icache.replacements                  66140                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1068264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1068264                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67623                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    708960800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    708960800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1135887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1135887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059533                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059533                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10484.018751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10484.018751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1482                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1482                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    647623600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    647623600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.058229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9791.560454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9791.560454                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              608308                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66140                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.197279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2337914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2337914                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2653360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2653360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2653360                       # number of overall hits
system.cpu.dcache.overall_hits::total         2653360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          624                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            624                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          624                       # number of overall misses
system.cpu.dcache.overall_misses::total           624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     35574800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35574800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     35574800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35574800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2653984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2653984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2653984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2653984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000235                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57010.897436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57010.897436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57010.897436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57010.897436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               154                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.dcache.writebacks::total               331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          284                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          340                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           99                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18848000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      5285914                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24133914                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55435.294118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55435.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55435.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53393.070707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54974.747153                       # average overall mshr miss latency
system.cpu.dcache.replacements                    439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1777653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1777653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34335600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34335600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1778246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1778246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57901.517707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57901.517707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17633600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17633600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57066.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57066.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       875707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         875707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1239200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1239200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       875738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       875738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39974.193548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39974.193548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1214400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1214400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39174.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39174.193548                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           99                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           99                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      5285914                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      5285914                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53393.070707                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53393.070707                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               81098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            184.733485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   544.436533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   479.563467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.531676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.468324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          478                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          546                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          543                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.466797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.533203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5308407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5308407                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           65897                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              94                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           32                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               66023                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          65897                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             94                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           32                       # number of overall hits
system.l2cache.overall_hits::total              66023                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           215                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           246                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               528                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          215                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          246                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           67                       # number of overall misses
system.l2cache.overall_misses::total              528                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     14669200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     17642000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4956343                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     37267543                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     14669200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     17642000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4956343                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     37267543                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        66112                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          340                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           99                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66551                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        66112                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          340                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           99                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66551                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.003252                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.723529                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.676768                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.007934                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.003252                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.723529                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.676768                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.007934                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68228.837209                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71715.447154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 73975.268657                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70582.467803                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68228.837209                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71715.447154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 73975.268657                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70582.467803                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks            248                       # number of writebacks
system.l2cache.writebacks::total                  248                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          215                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          246                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          215                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          246                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           67                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     12957200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     15674000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4420343                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     33051543                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     12957200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     15674000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4420343                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     33051543                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.003252                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.723529                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.676768                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.007934                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.003252                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.723529                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.676768                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.007934                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60266.046512                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63715.447154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65975.268657                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62597.619318                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60266.046512                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63715.447154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65975.268657                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62597.619318                       # average overall mshr miss latency
system.l2cache.replacements                       531                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          331                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          331                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          331                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          331                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           42                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           42                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1042800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1042800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           31                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.483871                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.483871                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        69520                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        69520                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       922800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       922800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.483871                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.483871                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        61520                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        61520                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        65897                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           78                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        66007                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          513                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     14669200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     16599200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4956343                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     36224743                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        66112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          309                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        66520                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.003252                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.747573                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.676768                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.007712                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68228.837209                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71858.008658                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 73975.268657                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70613.534113                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          513                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     12957200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14751200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4420343                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     32128743                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.003252                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.747573                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.676768                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.007712                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60266.046512                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63858.008658                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65975.268657                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62629.128655                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1296                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  531                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.440678                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.874451                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   637.464653                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1882.110419                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   663.849570                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   867.700906                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.155631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.459500                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.162073                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.211841                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1534                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2562                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1534                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2560                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.374512                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.625488                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1065339                       # Number of tag accesses
system.l2cache.tags.data_accesses             1065339                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2812387200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           13696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               33728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        13696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          13696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        15872                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            15872                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              214                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              246                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           67                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  527                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           248                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 248                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4869884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5598091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1524683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11992659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4869884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4869884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5643604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5643604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5643604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4869884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5598091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1524683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              17636263                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4130999200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               29659444                       # Simulator instruction rate (inst/s)
host_mem_usage                                4428636                       # Number of bytes of host memory used
host_op_rate                                 55093228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.29                       # Real time elapsed on the host
host_tick_rate                              105610297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8455717                       # Number of instructions simulated
sim_ops                                      15710314                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30117200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10252                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               713                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9941                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10252                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3372                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10663                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     260                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          622                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     41175                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25515                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1021                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7747                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9869                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14524                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29311                       # Number of instructions committed
system.cpu.commit.committedOps                  52503                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        54878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.956722                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.594507                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        38832     70.76%     70.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1888      3.44%     74.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1728      3.15%     77.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2561      4.67%     82.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9869     17.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        54878                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        725                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  116                       # Number of function calls committed.
system.cpu.commit.int_insts                     52237                       # Number of committed integer instructions.
system.cpu.commit.loads                          5664                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           76      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            45036     85.78%     85.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.02%     85.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               78      0.15%     86.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             52      0.10%     86.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.15%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.04%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              36      0.07%     86.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              40      0.08%     86.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.13%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            13      0.02%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5444     10.37%     97.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1142      2.18%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          220      0.42%     99.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          188      0.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52503                       # Class of committed instruction
system.cpu.commit.refs                           6994                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29311                       # Number of Instructions Simulated
system.cpu.committedOps                         52503                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.568763                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.568763                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          433                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit         6445                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         9646                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           442                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 23850                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  72528                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    13629                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19779                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1032                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1206                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        6890                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            88                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1883                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       10663                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8665                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         41405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   249                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          41880                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1879                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2064                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.141620                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7140                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.556227                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              59496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.302995                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.734019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    36197     60.84%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      591      0.99%     61.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6642     11.16%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      616      1.04%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15450     25.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                59496                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       927                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      579                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3489600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3489600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3489200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        20000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        20400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        27600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1110000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1106800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1108800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1111200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       25580800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1180                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8349                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.843186                       # Inst execution rate
system.cpu.iew.exec_refs                        10788                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1879                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5935                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7693                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                14                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2322                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               67017                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8909                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1049                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 63486                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    43                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1032                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    90                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              181                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2031                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          992                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1110                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             70                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     61659                       # num instructions consuming a value
system.cpu.iew.wb_count                         60647                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.722555                       # average fanout of values written-back
system.cpu.iew.wb_producers                     44552                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.805480                       # insts written-back per cycle
system.cpu.iew.wb_sent                          61153                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    84023                       # number of integer regfile reads
system.cpu.int_regfile_writes                   49874                       # number of integer regfile writes
system.cpu.ipc                               0.389292                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.389292                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               583      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 52338     81.10%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.02%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    90      0.14%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  65      0.10%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  80      0.12%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.05%     82.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.11%     82.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   62      0.10%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  77      0.12%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.05%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8812     13.66%     96.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1754      2.72%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             293      0.45%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            232      0.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  64532                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     954                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1915                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          919                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1463                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  62995                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             186878                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        59728                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             80089                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      66729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     64532                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 288                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               230                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            211                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         59496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.403882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               32916     55.32%     55.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6252     10.51%     65.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8488     14.27%     80.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6056     10.18%     90.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5784      9.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           59496                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.857078                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8979                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               143                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              143                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7693                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2322                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28626                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                            75293                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   20135                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 67231                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    389                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    14327                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    200                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   295                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                175593                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  70617                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               86978                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19973                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1052                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1032                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2188                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19771                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1278                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            95104                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1841                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 63                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2316                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             68                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       112036                       # The number of ROB reads
system.cpu.rob.rob_writes                      138705                       # The number of ROB writes
system.cpu.timesIdled                             162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3985                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               43                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          381                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            381                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               31                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          464                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           699                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        74944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        74944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 707                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1327982                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1526718                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1963                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1634                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1078                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                165                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 29                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                29                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1963                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5174                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5978                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       185216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   202368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               885                       # Total snoops (count)
system.l2bus.snoopTraffic                       29696                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2878                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015983                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.125433                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2832     98.40%     98.40% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      1.60%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2878                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             2069599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               6.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2631243                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                8.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              321999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8332                       # number of overall hits
system.cpu.icache.overall_hits::total            8332                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          333                       # number of overall misses
system.cpu.icache.overall_misses::total           333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16787200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16787200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16787200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16787200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50412.012012                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50412.012012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50412.012012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50412.012012                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           65                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           65                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13237600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13237600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13237600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13237600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.030929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.030929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030929                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49394.029851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49394.029851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49394.029851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49394.029851                       # average overall mshr miss latency
system.cpu.icache.replacements                    268                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8332                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16787200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16787200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50412.012012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50412.012012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13237600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13237600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.030929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49394.029851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49394.029851                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              572034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1091.667939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             17598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            17598                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5059                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5059                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5059                       # number of overall hits
system.cpu.dcache.overall_hits::total            5059                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2934                       # number of overall misses
system.cpu.dcache.overall_misses::total          2934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73318399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73318399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73318399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73318399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7993                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7993                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.367071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.367071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.367071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.367071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24989.229380                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24989.229380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24989.229380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24989.229380                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11891                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.979667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               406                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         1170                       # number of writebacks
system.cpu.dcache.writebacks::total              1170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          298                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1725                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39081199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39081199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39081199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6829200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     45910399                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.178531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.178531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.178531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.215814                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27386.964961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27386.964961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27386.964961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22916.778523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26614.724058                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1724                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     72526800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     72526800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.435840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.435840                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24974.793388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24974.793388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38313600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38313600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.209665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.209665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27425.626342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27425.626342                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       791599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       791599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26386.633333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26386.633333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       767599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       767599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022556                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25586.633333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25586.633333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          298                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          298                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      6829200                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      6829200                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22916.778523                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 22916.778523                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2583331                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            940.076783                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   784.966467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.033533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.766569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.141602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             17710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            17710                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              89                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             992                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          236                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1317                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             89                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            992                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          236                       # number of overall hits
system.l2cache.overall_hits::total               1317                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           179                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           434                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               675                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          179                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          434                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           62                       # number of overall misses
system.l2cache.overall_misses::total              675                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     12165600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     28856800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4545932                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45568332                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     12165600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     28856800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4545932                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45568332                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          268                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1426                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          298                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1992                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          268                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1426                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          298                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1992                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.667910                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.304348                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.208054                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.338855                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.667910                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.304348                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.208054                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.338855                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67964.245810                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66490.322581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 73321.483871                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67508.640000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67964.245810                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66490.322581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 73321.483871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67508.640000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            464                       # number of writebacks
system.l2cache.writebacks::total                  464                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             80                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            80                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          179                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          354                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          179                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          354                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           62                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          112                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          707                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     10733600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     22375600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4049932                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37159132                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     10733600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     22375600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4049932                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      8119834                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     45278966                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.667910                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.248247                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.208054                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.298695                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.667910                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.248247                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.208054                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.354920                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59964.245810                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63207.909605                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65321.483871                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62452.322689                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59964.245810                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63207.909605                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65321.483871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 72498.517857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64043.799151                       # average overall mshr miss latency
system.l2cache.replacements                       720                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         1170                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1170                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         1170                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1170                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           33                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          112                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          112                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      8119834                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      8119834                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 72498.517857                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 72498.517857                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        19600                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        19600                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        19600                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        19600                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        11600                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        11600                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           22                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               22                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       523200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       523200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           29                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.241379                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.241379                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 74742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74742.857143                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       467200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       467200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.241379                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.241379                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66742.857143                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           89                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          970                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          236                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          179                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          427                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          668                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     12165600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     28333600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4545932                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     45045132                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          298                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1963                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.667910                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.305655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.208054                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.340295                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67964.245810                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66355.035129                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 73321.483871                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67432.832335                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           80                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           80                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          179                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          347                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          588                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     10733600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     21908400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4049932                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36691932                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.667910                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.248389                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.208054                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.299542                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59964.245810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63136.599424                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65321.483871                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62401.244898                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 149400                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4816                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                31.021595                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    51.737293                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   643.965350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1904.666876                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   628.772780                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   866.857701                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.012631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.157218                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465007                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.153509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.211635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1455                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2641                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1273                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2101                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.355225                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.644775                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                32592                       # Number of tag accesses
system.l2cache.tags.data_accesses               32592                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30117200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           11456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           22656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         7168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               45248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          11456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        29696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            29696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              179                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              354                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           62                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          112                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  707                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           464                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 464                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          380380646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          752261166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    131751956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    238003533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1502397301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     380380646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         380380646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       986014636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             986014636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       986014636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         380380646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         752261166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    131751956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    238003533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2488411937                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
