{
  "module_name": "ariadne.h",
  "hash_id": "a75f8f000f532367d1de40ecc03dc90c7332612fe692365599a5c15f5fabd275",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/amd/ariadne.h",
  "human_readable_source": " \n\n\n     \n\nstruct Am79C960 {\n    volatile u_short AddressPROM[8];\n\t\t\t\t \n    volatile u_short RDP;\t \n    volatile u_short RAP;\t \n    volatile u_short Reset;\t \n    volatile u_short IDP;\t \n};\n\n\n     \n\n#define CSR0\t\t0x0000\t \n#define CSR1\t\t0x0100\t \n#define CSR2\t\t0x0200\t \n#define CSR3\t\t0x0300\t \n#define CSR4\t\t0x0400\t \n#define CSR6\t\t0x0600\t \n#define CSR8\t\t0x0800\t \n#define CSR9\t\t0x0900\t \n#define CSR10\t\t0x0a00\t \n#define CSR11\t\t0x0b00\t \n#define CSR12\t\t0x0c00\t \n#define CSR13\t\t0x0d00\t \n#define CSR14\t\t0x0e00\t \n#define CSR15\t\t0x0f00\t \n#define CSR16\t\t0x1000\t \n#define CSR17\t\t0x1100\t \n#define CSR18\t\t0x1200\t \n#define CSR19\t\t0x1300\t \n#define CSR20\t\t0x1400\t \n#define CSR21\t\t0x1500\t \n#define CSR22\t\t0x1600\t \n#define CSR23\t\t0x1700\t \n#define CSR24\t\t0x1800\t \n#define CSR25\t\t0x1900\t \n#define CSR26\t\t0x1a00\t \n#define CSR27\t\t0x1b00\t \n#define CSR28\t\t0x1c00\t \n#define CSR29\t\t0x1d00\t \n#define CSR30\t\t0x1e00\t \n#define CSR31\t\t0x1f00\t \n#define CSR32\t\t0x2000\t \n#define CSR33\t\t0x2100\t \n#define CSR34\t\t0x2200\t \n#define CSR35\t\t0x2300\t \n#define CSR36\t\t0x2400\t \n#define CSR37\t\t0x2500\t \n#define CSR38\t\t0x2600\t \n#define CSR39\t\t0x2700\t \n#define CSR40\t\t0x2800\t \n#define CSR41\t\t0x2900\t \n#define CSR42\t\t0x2a00\t \n#define CSR43\t\t0x2b00\t \n#define CSR44\t\t0x2c00\t \n#define CSR45\t\t0x2d00\t \n#define CSR46\t\t0x2e00\t \n#define CSR47\t\t0x2f00\t \n#define CSR48\t\t0x3000\t \n#define CSR49\t\t0x3100\t \n#define CSR50\t\t0x3200\t \n#define CSR51\t\t0x3300\t \n#define CSR52\t\t0x3400\t \n#define CSR53\t\t0x3500\t \n#define CSR54\t\t0x3600\t \n#define CSR55\t\t0x3700\t \n#define CSR56\t\t0x3800\t \n#define CSR57\t\t0x3900\t \n#define CSR58\t\t0x3a00\t \n#define CSR59\t\t0x3b00\t \n#define CSR60\t\t0x3c00\t \n#define CSR61\t\t0x3d00\t \n#define CSR62\t\t0x3e00\t \n#define CSR63\t\t0x3f00\t \n#define CSR64\t\t0x4000\t \n#define CSR65\t\t0x4100\t \n#define CSR66\t\t0x4200\t \n#define CSR67\t\t0x4300\t \n#define CSR68\t\t0x4400\t \n#define CSR69\t\t0x4500\t \n#define CSR70\t\t0x4600\t \n#define CSR71\t\t0x4700\t \n#define CSR72\t\t0x4800\t \n#define CSR74\t\t0x4a00\t \n#define CSR76\t\t0x4c00\t \n#define CSR78\t\t0x4e00\t \n#define CSR80\t\t0x5000\t \n#define CSR82\t\t0x5200\t \n#define CSR84\t\t0x5400\t \n#define CSR85\t\t0x5500\t \n#define CSR86\t\t0x5600\t \n#define CSR88\t\t0x5800\t \n#define CSR89\t\t0x5900\t \n#define CSR92\t\t0x5c00\t \n#define CSR94\t\t0x5e00\t \n#define CSR96\t\t0x6000\t \n#define CSR97\t\t0x6100\t \n#define CSR98\t\t0x6200\t \n#define CSR99\t\t0x6300\t \n#define CSR104\t\t0x6800\t \n#define CSR105\t\t0x6900\t \n#define CSR108\t\t0x6c00\t \n#define CSR109\t\t0x6d00\t \n#define CSR112\t\t0x7000\t \n#define CSR114\t\t0x7200\t \n#define CSR124\t\t0x7c00\t \n\n\n     \n\n#define ISACSR0\t\t0x0000\t \n#define ISACSR1\t\t0x0100\t \n#define ISACSR2\t\t0x0200\t \n#define ISACSR4\t\t0x0400\t \n#define ISACSR5\t\t0x0500\t \n#define ISACSR6\t\t0x0600\t \n#define ISACSR7\t\t0x0700\t \n\n\n     \n\n#define ERR\t\t0x0080\t \n#define BABL\t\t0x0040\t \n#define CERR\t\t0x0020\t \n#define MISS\t\t0x0010\t \n#define MERR\t\t0x0008\t \n#define RINT\t\t0x0004\t \n#define TINT\t\t0x0002\t \n#define IDON\t\t0x0001\t \n#define INTR\t\t0x8000\t \n#define INEA\t\t0x4000\t \n#define RXON\t\t0x2000\t \n#define TXON\t\t0x1000\t \n#define TDMD\t\t0x0800\t \n#define STOP\t\t0x0400\t \n#define STRT\t\t0x0200\t \n#define INIT\t\t0x0100\t \n\n\n     \n\n#define BABLM\t\t0x0040\t \n#define MISSM\t\t0x0010\t \n#define MERRM\t\t0x0008\t \n#define RINTM\t\t0x0004\t \n#define TINTM\t\t0x0002\t \n#define IDONM\t\t0x0001\t \n#define DXMT2PD\t\t0x1000\t \n#define EMBA\t\t0x0800\t \n\n\n     \n\n#define ENTST\t\t0x0080\t \n#define DMAPLUS\t\t0x0040\t \n#define TIMER\t\t0x0020\t \n#define DPOLL\t\t0x0010\t \n#define APAD_XMT\t0x0008\t \n#define ASTRP_RCV\t0x0004\t \n#define MFCO\t\t0x0002\t \n#define MFCOM\t\t0x0001\t \n#define RCVCCO\t\t0x2000\t \n#define RCVCCOM\t\t0x1000\t \n#define TXSTRT\t\t0x0800\t \n#define TXSTRTM\t\t0x0400\t \n#define JAB\t\t0x0200\t \n#define JABM\t\t0x0100\t \n\n\n     \n\n#define PROM\t\t0x0080\t \n#define DRCVBC\t\t0x0040\t \n#define DRCVPA\t\t0x0020\t \n#define DLNKTST\t\t0x0010\t \n#define DAPC\t\t0x0008\t \n#define MENDECL\t\t0x0004\t \n#define LRTTSEL\t\t0x0002\t \n#define PORTSEL1\t0x0001\t \n#define PORTSEL2\t0x8000\t \n#define INTL\t\t0x4000\t \n#define DRTY\t\t0x2000\t \n#define FCOLL\t\t0x1000\t \n#define DXMTFCS\t\t0x0800\t \n#define LOOP\t\t0x0400\t \n#define DTX\t\t0x0200\t \n#define DRX\t\t0x0100\t \n\n\n     \n\n#define ASEL\t\t0x0200\t \n\n\n     \n\n#define LEDOUT\t\t0x0080\t \n#define PSE\t\t0x8000\t \n#define XMTE\t\t0x1000\t \n#define RVPOLE\t\t0x0800\t \n#define RCVE\t\t0x0400\t \n#define JABE\t\t0x0200\t \n#define COLE\t\t0x0100\t \n\n\n     \n\nstruct RDRE {\n    volatile u_short RMD0;\t \n    volatile u_short RMD1;\t \n    volatile u_short RMD2;\t \n    volatile u_short RMD3;\t \n};\n\n\n     \n\nstruct TDRE {\n    volatile u_short TMD0;\t \n    volatile u_short TMD1;\t \n    volatile u_short TMD2;\t \n    volatile u_short TMD3;\t \n};\n\n\n     \n\n#define RF_OWN\t\t0x0080\t \n#define RF_ERR\t\t0x0040\t \n#define RF_FRAM\t\t0x0020\t \n#define RF_OFLO\t\t0x0010\t \n#define RF_CRC\t\t0x0008\t \n#define RF_BUFF\t\t0x0004\t \n#define RF_STP\t\t0x0002\t \n#define RF_ENP\t\t0x0001\t \n\n\n     \n\n#define TF_OWN\t\t0x0080\t \n#define TF_ERR\t\t0x0040\t \n#define TF_ADD_FCS\t0x0020\t \n#define TF_MORE\t\t0x0010\t \n#define TF_ONE\t\t0x0008\t \n#define TF_DEF\t\t0x0004\t \n#define TF_STP\t\t0x0002\t \n#define TF_ENP\t\t0x0001\t \n\n\n     \n\n#define EF_BUFF\t\t0x0080\t \n#define EF_UFLO\t\t0x0040\t \n#define EF_LCOL\t\t0x0010\t \n#define EF_LCAR\t\t0x0008\t \n#define EF_RTRY\t\t0x0004\t \n#define EF_TDR\t\t0xff03\t \n\n\n\n     \n\nstruct MC68230 {\n    volatile u_char PGCR;\t \n    u_char Pad1[1];\n    volatile u_char PSRR;\t \n    u_char Pad2[1];\n    volatile u_char PADDR;\t \n    u_char Pad3[1];\n    volatile u_char PBDDR;\t \n    u_char Pad4[1];\n    volatile u_char PCDDR;\t \n    u_char Pad5[1];\n    volatile u_char PIVR;\t \n    u_char Pad6[1];\n    volatile u_char PACR;\t \n    u_char Pad7[1];\n    volatile u_char PBCR;\t \n    u_char Pad8[1];\n    volatile u_char PADR;\t \n    u_char Pad9[1];\n    volatile u_char PBDR;\t \n    u_char Pad10[1];\n    volatile u_char PAAR;\t \n    u_char Pad11[1];\n    volatile u_char PBAR;\t \n    u_char Pad12[1];\n    volatile u_char PCDR;\t \n    u_char Pad13[1];\n    volatile u_char PSR;\t \n    u_char Pad14[5];\n    volatile u_char TCR;\t \n    u_char Pad15[1];\n    volatile u_char TIVR;\t \n    u_char Pad16[3];\n    volatile u_char CPRH;\t \n    u_char Pad17[1];\n    volatile u_char CPRM;\t \n    u_char Pad18[1];\n    volatile u_char CPRL;\t \n    u_char Pad19[3];\n    volatile u_char CNTRH;\t \n    u_char Pad20[1];\n    volatile u_char CNTRM;\t \n    u_char Pad21[1];\n    volatile u_char CNTRL;\t \n    u_char Pad22[1];\n    volatile u_char TSR;\t \n    u_char Pad23[11];\n};\n\n\n     \n\n#define ARIADNE_LANCE\t\t0x360\n\n#define ARIADNE_PIT\t\t0x1000\n\n#define ARIADNE_BOOTPROM\t0x4000\t \n#define ARIADNE_BOOTPROM_SIZE\t0x4000\n\n#define ARIADNE_RAM\t\t0x8000\t \n#define ARIADNE_RAM_SIZE\t0x8000\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}