Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 12:25:50 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.177        0.000                      0                  420        0.139        0.000                      0                  420        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.177        0.000                      0                  221        0.150        0.000                      0                  221        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  7.961        0.000                      0                    1        0.139        0.000                      0                    1  
clk            virtual_clock        0.399        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.816        0.000                      0                  168        0.667        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.874ns  (logic 5.898ns (59.732%)  route 3.976ns (40.268%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___18_i_8/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___18_i_8_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.714 r  fir_filter_i4/RESIZE0_inferred__2/i___18/CO[3]
                         net (fo=1, routed)           0.000     6.714    fir_filter_i4/RESIZE0_inferred__2/i___18_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  fir_filter_i4/RESIZE0_inferred__2/i___19/O[1]
                         net (fo=2, routed)           0.652     7.690    fir_filter_i4/RESIZE0_inferred__2/i___19_n_6
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.306     7.996 r  fir_filter_i4/i___31_i_3__0/O
                         net (fo=1, routed)           0.000     7.996    fir_filter_i4/i___31_i_3__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.529 r  fir_filter_i4/RESIZE0_inferred__2/i___31/CO[3]
                         net (fo=1, routed)           0.000     8.529    fir_filter_i4/RESIZE0_inferred__2/i___31_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.748 r  fir_filter_i4/RESIZE0_inferred__2/i___32/O[0]
                         net (fo=1, routed)           0.874     9.621    fir_filter_i4/RESIZE0_inferred__2/i___32_n_7
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.295     9.916 r  fir_filter_i4/i___23_i_4__0/O
                         net (fo=1, routed)           0.000     9.916    fir_filter_i4/i___23_i_4__0_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.448 r  fir_filter_i4/RESIZE0_inferred__4/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.448    fir_filter_i4/RESIZE0_inferred__4/i___23_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.782 r  fir_filter_i4/RESIZE0_inferred__4/i___24/O[1]
                         net (fo=2, routed)           0.765    11.547    fir_filter_i4/P0_out[17]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.303    11.850 r  fir_filter_i4/i___25_i_3__1/O
                         net (fo=1, routed)           0.000    11.850    fir_filter_i4/i___25_i_3__1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.400 r  fir_filter_i4/RESIZE0_inferred__5/i___25/CO[3]
                         net (fo=1, routed)           0.000    12.400    fir_filter_i4/RESIZE0_inferred__5/i___25_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.734 r  fir_filter_i4/RESIZE0_inferred__5/i___26/O[1]
                         net (fo=1, routed)           0.638    13.372    fir_filter_i4/RESIZE0_inferred__5/i___26_n_6
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.303    13.675 r  fir_filter_i4/r_add_st2__27_i_4/O
                         net (fo=1, routed)           0.000    13.675    fir_filter_i4/r_add_st2__27_i_4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.225 r  fir_filter_i4/r_add_st2__27/CO[3]
                         net (fo=1, routed)           0.000    14.225    fir_filter_i4/r_add_st2__27_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.448 r  fir_filter_i4/r_add_st2__28/O[0]
                         net (fo=1, routed)           0.000    14.448    fir_filter_i4/p_0_in[15]
    SLICE_X4Y14          FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.598    
                         clock uncertainty           -0.035    14.563    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)        0.062    14.625    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -14.448    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 5.872ns (59.786%)  route 3.950ns (40.214%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___17_i_3_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.577 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.577    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.900 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.626     7.526    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.306     7.832 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     7.832    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.365 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.365    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.584 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[0]
                         net (fo=1, routed)           0.874     9.458    fir_filter_i4/RESIZE0_inferred__2/i___31_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.295     9.753 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.753    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.285 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.285    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.619 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.765    11.384    fir_filter_i4/P0_out[13]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.303    11.687 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.687    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.237 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.237    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.571 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.638    13.209    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.512 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.512    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.062 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.062    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.396 r  fir_filter_i4/r_add_st2__27/O[1]
                         net (fo=1, routed)           0.000    14.396    fir_filter_i4/p_0_in[12]
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.598    
                         clock uncertainty           -0.035    14.563    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    14.625    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 5.851ns (59.700%)  route 3.950ns (40.300%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___17_i_3_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.577 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.577    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.900 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.626     7.526    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.306     7.832 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     7.832    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.365 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.365    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.584 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[0]
                         net (fo=1, routed)           0.874     9.458    fir_filter_i4/RESIZE0_inferred__2/i___31_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.295     9.753 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.753    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.285 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.285    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.619 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.765    11.384    fir_filter_i4/P0_out[13]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.303    11.687 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.687    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.237 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.237    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.571 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.638    13.209    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.512 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.512    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.062 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.062    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.375 r  fir_filter_i4/r_add_st2__27/O[3]
                         net (fo=1, routed)           0.000    14.375    fir_filter_i4/p_0_in[14]
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.598    
                         clock uncertainty           -0.035    14.563    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    14.625    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 5.777ns (59.393%)  route 3.950ns (40.607%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___17_i_3_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.577 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.577    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.900 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.626     7.526    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.306     7.832 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     7.832    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.365 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.365    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.584 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[0]
                         net (fo=1, routed)           0.874     9.458    fir_filter_i4/RESIZE0_inferred__2/i___31_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.295     9.753 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.753    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.285 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.285    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.619 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.765    11.384    fir_filter_i4/P0_out[13]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.303    11.687 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.687    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.237 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.237    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.571 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.638    13.209    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.512 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.512    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.062 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.062    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  fir_filter_i4/r_add_st2__27/O[2]
                         net (fo=1, routed)           0.000    14.301    fir_filter_i4/p_0_in[13]
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.598    
                         clock uncertainty           -0.035    14.563    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    14.625    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 5.761ns (59.326%)  route 3.950ns (40.674%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___17_i_3_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.577 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.577    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.900 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.626     7.526    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.306     7.832 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     7.832    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.365 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.365    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.584 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[0]
                         net (fo=1, routed)           0.874     9.458    fir_filter_i4/RESIZE0_inferred__2/i___31_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.295     9.753 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.753    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.285 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.285    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.619 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.765    11.384    fir_filter_i4/P0_out[13]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.303    11.687 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.687    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.237 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.237    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.571 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.638    13.209    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.512 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.512    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.062 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    14.062    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.285 r  fir_filter_i4/r_add_st2__27/O[0]
                         net (fo=1, routed)           0.000    14.285    fir_filter_i4/p_0_in[11]
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.598    
                         clock uncertainty           -0.035    14.563    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    14.625    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 5.628ns (58.761%)  route 3.950ns (41.239%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___17_i_3_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.577 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.577    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.900 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.626     7.526    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.306     7.832 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     7.832    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.365 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.365    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.584 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[0]
                         net (fo=1, routed)           0.874     9.458    fir_filter_i4/RESIZE0_inferred__2/i___31_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.295     9.753 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.753    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.285 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.285    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.619 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.765    11.384    fir_filter_i4/P0_out[13]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.303    11.687 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.687    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.237 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.237    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.571 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.638    13.209    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.512 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.512    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.152 r  fir_filter_i4/r_add_st2__26/O[3]
                         net (fo=1, routed)           0.000    14.152    fir_filter_i4/p_0_in[10]
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.513    14.277    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    14.626    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 5.568ns (58.501%)  route 3.950ns (41.499%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          1.047     6.077    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.201 r  fir_filter_i4/i___17_i_3/O
                         net (fo=1, routed)           0.000     6.201    fir_filter_i4/i___17_i_3_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.577 r  fir_filter_i4/RESIZE0_inferred__2/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.577    fir_filter_i4/RESIZE0_inferred__2/i___17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.900 r  fir_filter_i4/RESIZE0_inferred__2/i___18/O[1]
                         net (fo=2, routed)           0.626     7.526    fir_filter_i4/RESIZE0_inferred__2/i___18_n_6
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.306     7.832 r  fir_filter_i4/i___30_i_3__0/O
                         net (fo=1, routed)           0.000     7.832    fir_filter_i4/i___30_i_3__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.365 r  fir_filter_i4/RESIZE0_inferred__2/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.365    fir_filter_i4/RESIZE0_inferred__2/i___30_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.584 r  fir_filter_i4/RESIZE0_inferred__2/i___31/O[0]
                         net (fo=1, routed)           0.874     9.458    fir_filter_i4/RESIZE0_inferred__2/i___31_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.295     9.753 r  fir_filter_i4/i___22_i_4__0/O
                         net (fo=1, routed)           0.000     9.753    fir_filter_i4/i___22_i_4__0_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.285 r  fir_filter_i4/RESIZE0_inferred__4/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.285    fir_filter_i4/RESIZE0_inferred__4/i___22_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.619 r  fir_filter_i4/RESIZE0_inferred__4/i___23/O[1]
                         net (fo=2, routed)           0.765    11.384    fir_filter_i4/P0_out[13]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.303    11.687 r  fir_filter_i4/i___24_i_3__1/O
                         net (fo=1, routed)           0.000    11.687    fir_filter_i4/i___24_i_3__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.237 r  fir_filter_i4/RESIZE0_inferred__5/i___24/CO[3]
                         net (fo=1, routed)           0.000    12.237    fir_filter_i4/RESIZE0_inferred__5/i___24_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.571 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[1]
                         net (fo=1, routed)           0.638    13.209    fir_filter_i4/RESIZE0_inferred__5/i___25_n_6
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.303    13.512 r  fir_filter_i4/r_add_st2__26_i_3/O
                         net (fo=1, routed)           0.000    13.512    fir_filter_i4/r_add_st2__26_i_3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.092 r  fir_filter_i4/r_add_st2__26/O[2]
                         net (fo=1, routed)           0.000    14.092    fir_filter_i4/p_0_in[9]
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.513    14.277    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    14.626    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 5.593ns (58.807%)  route 3.918ns (41.193%))
  Logic Levels:           13  (CARRY4=9 LUT2=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.861     5.891    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.015 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.015    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.593 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.782     7.375    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681     8.056 r  fir_filter_i4/RESIZE0_inferred__2/i___29/CO[3]
                         net (fo=1, routed)           0.000     8.056    fir_filter_i4/RESIZE0_inferred__2/i___29_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.275 r  fir_filter_i4/RESIZE0_inferred__2/i___30/O[0]
                         net (fo=1, routed)           0.907     9.183    fir_filter_i4/RESIZE0_inferred__2/i___30_n_7
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.295     9.478 r  fir_filter_i4/i___21_i_4__0/O
                         net (fo=1, routed)           0.000     9.478    fir_filter_i4/i___21_i_4__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.010 r  fir_filter_i4/RESIZE0_inferred__4/i___21/CO[3]
                         net (fo=1, routed)           0.000    10.010    fir_filter_i4/RESIZE0_inferred__4/i___21_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.344 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[1]
                         net (fo=2, routed)           0.729    11.073    fir_filter_i4/P0_out[9]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.303    11.376 r  fir_filter_i4/i___23_i_3__1/O
                         net (fo=1, routed)           0.000    11.376    fir_filter_i4/i___23_i_3__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.926    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.638    12.898    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X4Y11          LUT2 (Prop_lut2_I1_O)        0.303    13.201 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.201    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.751 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.751    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.085 r  fir_filter_i4/r_add_st2__26/O[1]
                         net (fo=1, routed)           0.000    14.085    fir_filter_i4/p_0_in[8]
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.513    14.277    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    14.626    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -14.085    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 5.482ns (58.320%)  route 3.918ns (41.680%))
  Logic Levels:           13  (CARRY4=9 LUT2=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.861     5.891    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.015 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.015    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.593 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.782     7.375    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681     8.056 r  fir_filter_i4/RESIZE0_inferred__2/i___29/CO[3]
                         net (fo=1, routed)           0.000     8.056    fir_filter_i4/RESIZE0_inferred__2/i___29_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.275 r  fir_filter_i4/RESIZE0_inferred__2/i___30/O[0]
                         net (fo=1, routed)           0.907     9.183    fir_filter_i4/RESIZE0_inferred__2/i___30_n_7
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.295     9.478 r  fir_filter_i4/i___21_i_4__0/O
                         net (fo=1, routed)           0.000     9.478    fir_filter_i4/i___21_i_4__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.010 r  fir_filter_i4/RESIZE0_inferred__4/i___21/CO[3]
                         net (fo=1, routed)           0.000    10.010    fir_filter_i4/RESIZE0_inferred__4/i___21_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.344 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[1]
                         net (fo=2, routed)           0.729    11.073    fir_filter_i4/P0_out[9]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.303    11.376 r  fir_filter_i4/i___23_i_3__1/O
                         net (fo=1, routed)           0.000    11.376    fir_filter_i4/i___23_i_3__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.926    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.638    12.898    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X4Y11          LUT2 (Prop_lut2_I1_O)        0.303    13.201 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.201    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.751 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.751    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.974 r  fir_filter_i4/r_add_st2__26/O[0]
                         net (fo=1, routed)           0.000    13.974    fir_filter_i4/p_0_in[7]
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.513    14.277    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.599    
                         clock uncertainty           -0.035    14.564    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    14.626    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 5.349ns (57.722%)  route 3.918ns (42.278%))
  Logic Levels:           12  (CARRY4=8 LUT2=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.568     4.574    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y8          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.456     5.030 r  fir_filter_i4/r_coeff_reg[4][3]_rep__0/Q
                         net (fo=84, routed)          0.861     5.891    fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0
    SLICE_X14Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.015 r  fir_filter_i4/i___17_i_5__0/O
                         net (fo=1, routed)           0.000     6.015    fir_filter_i4/i___17_i_5__0_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.593 r  fir_filter_i4/RESIZE0_inferred__2/i___17/O[2]
                         net (fo=2, routed)           0.782     7.375    fir_filter_i4/RESIZE0_inferred__2/i___17_n_5
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681     8.056 r  fir_filter_i4/RESIZE0_inferred__2/i___29/CO[3]
                         net (fo=1, routed)           0.000     8.056    fir_filter_i4/RESIZE0_inferred__2/i___29_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.275 r  fir_filter_i4/RESIZE0_inferred__2/i___30/O[0]
                         net (fo=1, routed)           0.907     9.183    fir_filter_i4/RESIZE0_inferred__2/i___30_n_7
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.295     9.478 r  fir_filter_i4/i___21_i_4__0/O
                         net (fo=1, routed)           0.000     9.478    fir_filter_i4/i___21_i_4__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.010 r  fir_filter_i4/RESIZE0_inferred__4/i___21/CO[3]
                         net (fo=1, routed)           0.000    10.010    fir_filter_i4/RESIZE0_inferred__4/i___21_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.344 r  fir_filter_i4/RESIZE0_inferred__4/i___22/O[1]
                         net (fo=2, routed)           0.729    11.073    fir_filter_i4/P0_out[9]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.303    11.376 r  fir_filter_i4/i___23_i_3__1/O
                         net (fo=1, routed)           0.000    11.376    fir_filter_i4/i___23_i_3__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.926 r  fir_filter_i4/RESIZE0_inferred__5/i___23/CO[3]
                         net (fo=1, routed)           0.000    11.926    fir_filter_i4/RESIZE0_inferred__5/i___23_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.260 r  fir_filter_i4/RESIZE0_inferred__5/i___24/O[1]
                         net (fo=1, routed)           0.638    12.898    fir_filter_i4/RESIZE0_inferred__5/i___24_n_6
    SLICE_X4Y11          LUT2 (Prop_lut2_I1_O)        0.303    13.201 r  fir_filter_i4/r_add_st2__25_i_3/O
                         net (fo=1, routed)           0.000    13.201    fir_filter_i4/r_add_st2__25_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.841 r  fir_filter_i4/r_add_st2__25/O[3]
                         net (fo=1, routed)           0.000    13.841    fir_filter_i4/p_0_in[6]
    SLICE_X4Y11          FDCE                                         r  fir_filter_i4/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.514    14.278    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
                         clock pessimism              0.322    14.600    
                         clock uncertainty           -0.035    14.565    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.062    14.627    fir_filter_i4/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.016%)  route 0.226ns (57.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.226     1.783    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.301%)  route 0.192ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  fir_filter_i4/p_data_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/p_data_reg[6][3]/Q
                         net (fo=3, routed)           0.192     1.752    fir_filter_i4/p_data_reg[6][3]
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][3]/C
                         clock pessimism             -0.480     1.458    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.070     1.528    fir_filter_i4/p_data_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.565     1.392    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  dds_sine_i3/o_sine_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDCE (Prop_fdce_C_Q)         0.164     1.556 r  dds_sine_i3/o_sine_reg[0]/Q
                         net (fo=1, routed)           0.163     1.719    fir_filter_i4/D[0]
    SLICE_X12Y7          FDCE                                         r  fir_filter_i4/p_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.908    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  fir_filter_i4/p_data_reg[0][0]/C
                         clock pessimism             -0.516     1.392    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.090     1.482    fir_filter_i4/p_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  dds_sine_i3/o_sine_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     1.553 r  dds_sine_i3/o_sine_reg[12]/Q
                         net (fo=1, routed)           0.163     1.716    fir_filter_i4/D[12]
    SLICE_X10Y15         FDCE                                         r  fir_filter_i4/p_data_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.903    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y15         FDCE                                         r  fir_filter_i4/p_data_reg[0][12]/C
                         clock pessimism             -0.514     1.389    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.090     1.479    fir_filter_i4/p_data_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.549%)  route 0.188ns (53.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.565     1.392    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  dds_sine_i3/o_sine_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     1.556 r  dds_sine_i3/o_sine_reg[3]/Q
                         net (fo=1, routed)           0.188     1.744    fir_filter_i4/D[3]
    SLICE_X12Y7          FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.908    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/C
                         clock pessimism             -0.480     1.428    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.063     1.491    fir_filter_i4/p_data_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.814%)  route 0.186ns (53.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.565     1.392    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y8           FDCE                                         r  dds_sine_i3/o_sine_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.556 r  dds_sine_i3/o_sine_reg[4]/Q
                         net (fo=1, routed)           0.186     1.742    fir_filter_i4/D[4]
    SLICE_X12Y8          FDCE                                         r  fir_filter_i4/p_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.908    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y8          FDCE                                         r  fir_filter_i4/p_data_reg[0][4]/C
                         clock pessimism             -0.480     1.428    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.059     1.487    fir_filter_i4/p_data_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.814%)  route 0.186ns (53.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.562     1.389    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  dds_sine_i3/o_sine_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     1.553 r  dds_sine_i3/o_sine_reg[11]/Q
                         net (fo=1, routed)           0.186     1.739    fir_filter_i4/D[11]
    SLICE_X12Y13         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.831     1.904    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism             -0.480     1.424    
    SLICE_X12Y13         FDCE (Hold_fdce_C_D)         0.059     1.483    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.043%)  route 0.332ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.332     1.889    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.873     1.947    dds_sine_i3/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  dds_sine_i3/lut_addr_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.446    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.629    dds_sine_i3/lut_addr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.379%)  route 0.190ns (53.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/p_data_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     1.552 r  fir_filter_i4/p_data_reg[0][13]/Q
                         net (fo=4, routed)           0.190     1.741    fir_filter_i4/p_data_reg[0][13]
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.829     1.902    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  fir_filter_i4/p_data_reg[1][13]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.090     1.478    fir_filter_i4/p_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.991%)  route 0.221ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.391    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  fir_filter_i4/p_data_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  fir_filter_i4/p_data_reg[1][9]/Q
                         net (fo=3, routed)           0.221     1.752    fir_filter_i4/p_data_reg[1][9]
    SLICE_X9Y8           FDCE                                         r  fir_filter_i4/p_data_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.908    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  fir_filter_i4/p_data_reg[2][9]/C
                         clock pessimism             -0.480     1.428    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.055     1.483    fir_filter_i4/p_data_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y10    fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y12    fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13    fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13    fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13    fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y2     dds_sine_i3/r_start_phase_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y10    fir_filter_i4/o_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y12    fir_filter_i4/o_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y13    fir_filter_i4/o_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y13    fir_filter_i4/o_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y13    fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y13    fir_filter_i4/o_data_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y14    fir_filter_i4/o_data_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y10    fir_filter_i4/o_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    fir_filter_i4/p_data_reg[0][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y9    fir_filter_i4/p_data_reg[0][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   fir_filter_i4/p_data_reg[0][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9     dds_sine_i3/o_sine_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y10   dds_sine_i3/o_sine_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    fir_filter_i4/p_data_reg[1][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9     fir_filter_i4/p_data_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y9     fir_filter_i4/p_data_reg[1][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    fir_filter_i4/p_data_reg[1][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    fir_filter_i4/p_data_reg[1][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.060ns (16.760%)  route 5.266ns (83.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           5.266     6.203    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.327 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.327    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  7.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.205ns (9.343%)  route 1.990ns (90.657%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           1.990     2.150    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     2.195 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.195    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 3.070ns (62.163%)  route 1.869ns (37.837%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.632     4.638    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.094 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           1.869     6.962    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.576 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.576    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 3.063ns (62.077%)  route 1.871ns (37.923%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           1.871     6.966    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.574 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.574    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 3.063ns (62.099%)  route 1.869ns (37.901%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           1.869     6.964    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.571 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.571    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 3.054ns (62.050%)  route 1.868ns (37.950%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           1.868     6.962    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.560 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.560    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 3.058ns (62.146%)  route 1.863ns (37.854%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           1.863     6.955    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.557 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.557    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 3.055ns (62.124%)  route 1.863ns (37.876%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  fir_filter_i4/o_data_reg[12]/Q
                         net (fo=1, routed)           1.863     6.954    sine_out_OBUF[12]
    T17                  OBUF (Prop_obuf_I_O)         2.599     9.553 r  sine_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.553    sine_out[12]
    T17                                                               r  sine_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 3.058ns (62.186%)  route 1.859ns (37.814%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           1.859     6.951    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.553 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.553    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 3.055ns (62.191%)  route 1.857ns (37.809%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  fir_filter_i4/o_data_reg[13]/Q
                         net (fo=1, routed)           1.857     6.949    sine_out_OBUF[13]
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.548 r  sine_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.548    sine_out[13]
    W19                                                               r  sine_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 3.068ns (62.503%)  route 1.840ns (37.497%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.632     4.638    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.094 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           1.840     6.934    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.546 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.546    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 3.058ns (62.534%)  route 1.832ns (37.466%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     4.636    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.456     5.092 r  fir_filter_i4/o_data_reg[11]/Q
                         net (fo=1, routed)           1.832     6.924    sine_out_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         2.602     9.525 r  sine_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.525    sine_out[11]
    T18                                                               r  sine_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.252ns (81.590%)  route 0.283ns (18.410%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  dds_sine_i3/o_sine_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.836    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.948 r  sine_in_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.948    sine_in[0]
    U19                                                               r  sine_in[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.611%)  route 0.286ns (18.389%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.844    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     2.973 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.973    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.955ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.244ns (79.190%)  route 0.327ns (20.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.878    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.980 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.980    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 1.248ns (79.437%)  route 0.323ns (20.563%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.877    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.984 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.984    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.247ns (79.421%)  route 0.323ns (20.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.879    lopt_2
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.984 r  sine_in_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.984    sine_in[11]
    N18                                                               r  sine_in[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 1.254ns (79.525%)  route 0.323ns (20.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.876    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.989 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.989    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 1.254ns (79.514%)  route 0.323ns (20.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.878    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.990 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.990    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.973ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 1.255ns (79.333%)  route 0.327ns (20.667%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.885    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.998 r  sine_in_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.998    sine_in[13]
    L18                                                               r  sine_in[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  2.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 1.058ns (10.562%)  route 8.962ns (89.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.290    10.020    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.836    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.020ns  (logic 1.058ns (10.562%)  route 8.962ns (89.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.290    10.020    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.836    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.899ns  (logic 1.058ns (10.690%)  route 8.841ns (89.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.170     9.899    fir_filter_i4/rstb
    SLICE_X15Y9          FDCE                                         f  fir_filter_i4/p_data_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X15Y9          FDCE                                         r  fir_filter_i4/p_data_reg[5][2]/C
                         clock pessimism              0.000    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X15Y9          FDCE (Recov_fdce_C_CLR)     -0.405    13.772    fir_filter_i4/p_data_reg[5][2]
  -------------------------------------------------------------------
                         required time                         13.772    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.899ns  (logic 1.058ns (10.690%)  route 8.841ns (89.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.170     9.899    fir_filter_i4/rstb
    SLICE_X14Y9          FDCE                                         f  fir_filter_i4/p_data_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.448    14.212    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fir_filter_i4/p_data_reg[5][3]/C
                         clock pessimism              0.000    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X14Y9          FDCE (Recov_fdce_C_CLR)     -0.319    13.858    fir_filter_i4/p_data_reg[5][3]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 1.058ns (10.872%)  route 8.675ns (89.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.004     9.734    fir_filter_i4/rstb
    SLICE_X15Y8          FDCE                                         f  fir_filter_i4/p_data_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.449    14.213    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X15Y8          FDCE                                         r  fir_filter_i4/p_data_reg[5][0]/C
                         clock pessimism              0.000    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X15Y8          FDCE (Recov_fdce_C_CLR)     -0.405    13.773    fir_filter_i4/p_data_reg[5][0]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 1.058ns (10.809%)  route 8.733ns (89.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.061     9.791    fir_filter_i4/rstb
    SLICE_X14Y11         FDCE                                         f  fir_filter_i4/p_data_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    14.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X14Y11         FDCE                                         r  fir_filter_i4/p_data_reg[5][11]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.035    14.176    
    SLICE_X14Y11         FDCE (Recov_fdce_C_CLR)     -0.319    13.857    fir_filter_i4/p_data_reg[5][11]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[5][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 1.058ns (10.809%)  route 8.733ns (89.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.061     9.791    fir_filter_i4/rstb
    SLICE_X14Y11         FDCE                                         f  fir_filter_i4/p_data_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.447    14.211    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X14Y11         FDCE                                         r  fir_filter_i4/p_data_reg[5][8]/C
                         clock pessimism              0.000    14.211    
                         clock uncertainty           -0.035    14.176    
    SLICE_X14Y11         FDCE (Recov_fdce_C_CLR)     -0.319    13.857    fir_filter_i4/p_data_reg[5][8]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 1.058ns (10.824%)  route 8.719ns (89.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.048     9.777    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y16          FDCE                                         f  dds_sine_i3/o_sine_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.443    14.207    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  dds_sine_i3/o_sine_reg[13]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X8Y16          FDCE (Recov_fdce_C_CLR)     -0.319    13.853    dds_sine_i3/o_sine_reg[13]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 1.058ns (10.864%)  route 8.682ns (89.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.011     9.741    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.509    14.273    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    14.273    
                         clock uncertainty           -0.035    14.238    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.833    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 1.058ns (10.865%)  route 8.682ns (89.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.011     9.740    fir_filter_i4/rstb
    SLICE_X12Y13         FDCE                                         f  fir_filter_i4/p_data_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  fir_filter_i4/p_data_reg[0][11]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X12Y13         FDCE (Recov_fdce_C_CLR)     -0.319    13.855    fir_filter_i4/p_data_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.208ns (8.097%)  route 2.365ns (91.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         0.942     2.574    fir_filter_i4/rstb
    SLICE_X6Y2           FDCE                                         f  fir_filter_i4/p_data_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  fir_filter_i4/p_data_reg[3][2]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/p_data_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.208ns (8.097%)  route 2.365ns (91.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         0.942     2.574    fir_filter_i4/rstb
    SLICE_X6Y2           FDCE                                         f  fir_filter_i4/p_data_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  fir_filter_i4/p_data_reg[3][3]/C
                         clock pessimism              0.000     1.938    
                         clock uncertainty            0.035     1.973    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.067     1.906    fir_filter_i4/p_data_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.208ns (7.875%)  route 2.438ns (92.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.015     2.647    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.208ns (7.473%)  route 2.580ns (92.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.157     2.789    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X1Y3           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y3           FDPE (Remov_fdpe_C_PRE)     -0.095     1.879    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.208ns (7.394%)  route 2.610ns (92.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.187     2.819    fir_filter_i4/rstb
    SLICE_X5Y8           FDCE                                         f  fir_filter_i4/p_data_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.936    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  fir_filter_i4/p_data_reg[4][2]/C
                         clock pessimism              0.000     1.936    
                         clock uncertainty            0.035     1.971    
    SLICE_X5Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.879    fir_filter_i4/p_data_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[4][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.208ns (7.394%)  route 2.610ns (92.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.187     2.819    fir_filter_i4/rstb
    SLICE_X5Y8           FDCE                                         f  fir_filter_i4/p_data_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.936    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  fir_filter_i4/p_data_reg[4][5]/C
                         clock pessimism              0.000     1.936    
                         clock uncertainty            0.035     1.971    
    SLICE_X5Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.879    fir_filter_i4/p_data_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.208ns (7.383%)  route 2.615ns (92.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.191     2.823    fir_filter_i4/rstb
    SLICE_X4Y8           FDCE                                         f  fir_filter_i4/p_data_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.863     1.936    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][1]/C
                         clock pessimism              0.000     1.936    
                         clock uncertainty            0.035     1.971    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092     1.879    fir_filter_i4/p_data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.208ns (7.303%)  route 2.645ns (92.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.222     2.854    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][1]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.208ns (7.303%)  route 2.645ns (92.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.222     2.854    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.208ns (7.303%)  route 2.645ns (92.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.222     2.854    fir_filter_i4/rstb
    SLICE_X1Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][5]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X1Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.971    





