// Seed: 1445071634
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @* id_2 = 1;
  assign id_2 = id_2;
  always @* begin
    id_2 = 1;
  end
  assign id_2 = 1 ? 1 : id_2;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    inout tri1 id_2
    , id_10,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8
);
  wire id_11;
  nor (id_2, id_11, id_5, id_7, id_4, id_3, id_8, id_0, id_1, id_10);
  module_0(
      id_11, id_11
  );
endmodule
