Work In Progress - VHDL RTL SPDIF example
