======================================================
RTLCompiler invoked with options:
======================================================
-sv -hdl vhdl  -main CAD_lib.mem  -2000 -free_mem -vh2008 -xprobe -sv2009 -out_dir C:/HDS/CAD/CAD_lib/ps/mem/mem_impl_1//rtlc.out  -tech_map -allow_GSD -allow_ISL -fsm_opt -thr_opt -no_drc -allow_MDR -allow_CVD -allow_FSW -allow_IFC -infer_mem precision  -allow_4ST -allow_VAC -allow_WFU -allow_FRN -cond_op -allow_UFO -max_count 10000  -allow_IPC -infer_rom -pipe_flow -res_share -rom_casexz -log_mux_merge -driver_pid 7004@chcekjfhki  -msgpipefdw 1676  -xdbpipefdw 1668  -xor_eq_opt -force_all -msgpipefdr 1672  -xdbpipefdr 1584  -flatten_or 0  -disable_opt -if_to_case -lib_map_file C:/HDS/CAD/CAD_lib/ps/mem/mem_impl_1//.jaguarc  -exemplar_eval 1  -dfa_cp_opt -flatten_and 0  -no_add3_opt -exemplar_best -vecwriteopt -muxnn_decomp -fsm_stg_opt -one_hot_enc -no_rtlplus -loopset_opt -new_mux_flow -ccp_extended -extcaseifgen -disable_dumps -new_init_ff -pri_enc_opt -latch_mux_opt -new_ram_flow -max_loop_cnt 5000  -max_mesg_count 10000  -case_sel_opt -reg_ctrl_opt -no_addbuf_opt -disable_incr -ctrl_mux_flat never  -use_enable_dff -dc_onset_opt -upper_enum_break 800  -preserve_mults -enable_stmt_opt -implicit_state binary  -aggressive_rom -enable_eval_free -lower_enum_break 5  -pconst_prop -smart_rmv_gendh -altera_override -infer_swp_ram -aggressive_cse -matchingrel_op -muxnn_data_push -mux_factor_opt -cross_hier_mem -infer_counter 2  -std_generate_name -max_min_support -cdfg_sweep_opt -xilinx_tech_map -mux_data_path_opt -no_radtolerant -state_space_opt -muxnn_cond_opt -thru_reg_or_opt -enable_BHV_messages -compile_LD_inits -new_mux_costing -crtl_case_path 2  -fast_partition -mux_anded_sel_opt -enable_size_check -fsm_bin_heur_one -acceptance_level medium  -translucent_ps -prepend_version Precision 64-bit 2018.1.0.19  -relaxed_mem_checks -case_to_shifter -extended_iftocase -condsel_assign -no_if_els_if_mod -enable_recursion -res_share_mux_opt -bundle_instances -legalize_module_names -preserve_name_case -cross_hier_dsp -enable_time_support -fsm_opt_thru_hier -new_partsel_flow -no_cross_share -bind_mem_instances -matching_case_stmt -enable_case_pragmas -enhanced_messaging -enable_expr_node_del -fsm_opt_thru_func -aggressive_if2case -generic_shine_thru -do_expression_opt -new_xilinx_retiming -use_sync_dff -enable_div_macro_opt -barrel_shifter_opt -simple_vecwrite_impl -aggressive_ram_flow -shifter_trans_opt -concat_transform -optimized_vector_read -no_init_val_honour -ctrl_sub_prog_flat 1024  -infer_nary_op -mux_data_path_modgen_l3 -encoding_style auto  -dual_edge_ff_support -new_instance_naming -compile_celldefines -localblock_hierref -enable_res_share_comm -stop_hetro_sharing -unary_reduct_op -shifter_pattern_opt -state_table_threshold 40  -case_const_sel_opt -prune_unread_donodes -infer_var_shifters -enable_xprobe_info_tx -vhbitstring_support -fpga_technology maxv  -inline_flatten_proc -do_size_based_sorting -new_or_simplify -extended_uncons_port -gnd_hanging_terminals -share_mutex_read_ports -use_vps_exprtree_flow -show_all_elab_errors -array_scalar_op -enable_nested_interface -fsm_thru_unique_funcs -set_evaluated_return_size -memory_opt_switch -expanded_hier_control -lattice_ifelseif_flow -support_initial_block -block_defparam_support -do_expression_tree_opt -disable_svassigncheck -mux_data_path_bufinv_repl -enable_generics_handler -create_write_pri_for_mem -enable_new_div_macro_opt -inst_name_path_name_enable -slices_in_aggregate_2008 -crossscope_hier_ref -res_share_over_counter -allow_multi_fanout_chier -mux_factor_sel_cone_opt -enable_vhdl_conf_autotop -mux_data_path_merg_cone_tune -enable_attrb_string_info -entity_generics_2008 -evaluate_decls_in_generates -share_const_port_func -aggressive_mux_factor_opt -optional_param_in_mod_hdr -aggressive_inline_subprog -unconstr_element_support -smart_cross_hier_for_mem -dont_infer_sel_counters -infer_priority_dff -no_tri_for_hanging_output -allow_twod_to_oned_memories -if_else_if_for_condasgn -enable_sv2k9_conf_support -enable_unconstrained_port -across_blk_rom_inference -en_new_hierref_extname_flow -support_greybox_flow -infer_quad_port_xilinx_ram -enable_vhdl_2008_external_name -do_common_input_extraction -infer_syncsetreset_mem -enable_infer_reset_dontcare -precision_port_style -unconstr_record_support -omit_const_port_for_func -infer_latch_from_condops -support_mult_sync_csa -omit_const_port_for_proc -enable_fvi_dumping_for_ports -enable_EEAddressBasedExprEval -case_to_shifter_constants -hdl_array_name_style %s(%d)  -infer_enable_across_blocks -enable_arrayof_interface -context_declaration_support -hier_delimiter_in_annotations _  -enhanced_cross_share_flow -disable_module_body_freeing -retain_bbox_param_value_type -dont_bubble_comparator_inverter -infer_syncasync_mem -honour_swp_infr_ram_init_val -dis_second_pass_strategy -no_aggressive_sync_en_ff -enable_opt_based_on_ff_control -no_flatten_dummy_hierarchies -en_new_vlog_config_strategy -enable_new_interface_strategy -allow_neg_range_for_leaf_type -unpacked_array_concatenation -partial_sanity_for_techcells 
======================================================
