# do converter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:12 on Apr 24,2021
# vlog -work work converter.vo 
# -- Compiling module converter
# -- Compiling module hard_block
# 
# Top level modules:
# 	converter
# End time: 21:26:12 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:12 on Apr 24,2021
# vlog -work work converter.vwf.vt 
# -- Compiling module converter_vlg_vec_tst
# 
# Top level modules:
# 	converter_vlg_vec_tst
# End time: 21:26:12 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.converter_vlg_vec_tst 
# Start time: 21:26:12 on Apr 24,2021
# Loading work.converter_vlg_vec_tst
# Loading work.converter
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# after#26
# ** Note: $finish    : converter.vwf.vt(47)
#    Time: 100 us  Iteration: 0  Instance: /converter_vlg_vec_tst
# End time: 21:26:12 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
