var searchData=
[
  ['openptf_9408',['OpenPtf',['../index.html',1,'']]],
  ['oar1_9409',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_9410',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['odr_9411',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['off_9412',['OFF',['../_cmn___types_8h.html#a29e413f6725b2ba32d165ffaa35b01e5',1,'Cmn_Types.h']]],
  ['ofr1_9413',['OFR1',['../struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_9414',['OFR2',['../struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_9415',['OFR3',['../struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_9416',['OFR4',['../struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['ok_9417',['OK',['../_cmn___types_8h.html#a96ed00f07391f3334b9b8241db31ce72a2bc49ec37d6a5715dd23e85f1ff5bb59',1,'Cmn_Types.h']]],
  ['on_9418',['ON',['../_cmn___types_8h.html#ad76d1750a6cdeebd506bfcd6752554d2',1,'Cmn_Types.h']]],
  ['onebyfftlen_9419',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix2_instance_f32::onebyfftLen()'],['../structarm__cfft__radix4__instance__f32.html#acf295a7b97b7d48a9cae4d1ab5ed00f6',1,'arm_cfft_radix4_instance_f32::onebyfftLen()']]],
  ['op2_9420',['op2',['../group___c_m_s_i_s___core___instruction_interface.html#gadb2bb33809b6f35ba4d176cbec7c7b75',1,'op2():&#160;cmsis_armcc_V6.h'],['../group___c_m_s_i_s___core___instruction_interface.html#gadb2bb33809b6f35ba4d176cbec7c7b75',1,'op2():&#160;cmsis_gcc.h']]],
  ['opamp_9421',['OPAMP',['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'stm32l476xx.h']]],
  ['opamp1_9422',['OPAMP1',['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'stm32l476xx.h']]],
  ['opamp12_5fcommon_9423',['OPAMP12_COMMON',['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'stm32l476xx.h']]],
  ['opamp1_5fbase_9424',['OPAMP1_BASE',['../group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalon_9425',['OPAMP1_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalon_5fmsk_9426',['OPAMP1_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalon_5fpos_9427',['OPAMP1_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#gafcd6bce1498db53652cd9e14365631dd',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalout_9428',['OPAMP1_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2e6b10a105915d63752a8b3a63431b55',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalout_5fmsk_9429',['OPAMP1_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga799a85e4c65cd1c83a371583e19ff5af',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalout_5fpos_9430',['OPAMP1_CSR_CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga26fe89b0a8e951d86048f77bbce8fbd3',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalsel_9431',['OPAMP1_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalsel_5fmsk_9432',['OPAMP1_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fcalsel_5fpos_9433',['OPAMP1_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga139d4533657f05bf9c9e3fd6de380656',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopaen_9434',['OPAMP1_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#gacd85605b59f2ee6480eb2827aaef113c',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopaen_5fmsk_9435',['OPAMP1_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga328414fe6c71a3165eda6150246776d2',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopaen_5fpos_9436',['OPAMP1_CSR_OPAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga0da24ad32237ab12098531b0837a271c',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopalpm_9437',['OPAMP1_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#ga14957d15dd5e94d6b25b76d33648aa59',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopalpm_5fmsk_9438',['OPAMP1_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6389025343878e6afceb54420dd2d567',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopalpm_5fpos_9439',['OPAMP1_CSR_OPALPM_Pos',['../group___peripheral___registers___bits___definition.html#ga3ab2101563ca27033b684dd17623d416',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_9440',['OPAMP1_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gae788656b37f651432c5bcef6bee7ac62',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f0_9441',['OPAMP1_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga5db163e9159eee63ff22c65f2b3c8122',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f1_9442',['OPAMP1_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gaae2b36dc8b6de131b84834851e196c96',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5fmsk_9443',['OPAMP1_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga260dc269ea3d948dbb77914341a94cc2',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fopamode_5fpos_9444',['OPAMP1_CSR_OPAMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga7db35be52d67f04c5fa6a1a832625ae5',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5foparange_9445',['OPAMP1_CSR_OPARANGE',['../group___peripheral___registers___bits___definition.html#ga2033f5185fa86838448591b767fe2905',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5foparange_5fmsk_9446',['OPAMP1_CSR_OPARANGE_Msk',['../group___peripheral___registers___bits___definition.html#ga59d012fc3998782688ad57c89040fafc',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5foparange_5fpos_9447',['OPAMP1_CSR_OPARANGE_Pos',['../group___peripheral___registers___bits___definition.html#ga2bea9a71dc78101698cf1df59bcda075',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_9448',['OPAMP1_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga62c2680694266755ad0385ba97b373a7',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f0_9449',['OPAMP1_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#gae55a237bd750afb8c20f34830fde796e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f1_9450',['OPAMP1_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#ga4f4298e902251bd492922d21b34e647e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5fmsk_9451',['OPAMP1_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga0c1a92fe0af3e9f5c203019c0c1e36d9',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5fpos_9452',['OPAMP1_CSR_PGAGAIN_Pos',['../group___peripheral___registers___bits___definition.html#ga4785f40b7329adfe05aaaa7c5941722e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fusertrim_9453',['OPAMP1_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fusertrim_5fmsk_9454',['OPAMP1_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fusertrim_5fpos_9455',['OPAMP1_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga8e5131d98e569863a0c69dad00288314',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_9456',['OPAMP1_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f0_9457',['OPAMP1_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f1_9458',['OPAMP1_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5fmsk_9459',['OPAMP1_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5fpos_9460',['OPAMP1_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#gae76309f17791f58f98211ea3cbed609a',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvpsel_9461',['OPAMP1_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvpsel_5fmsk_9462',['OPAMP1_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af',1,'stm32l476xx.h']]],
  ['opamp1_5fcsr_5fvpsel_5fpos_9463',['OPAMP1_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#gab3b33c8d1522452e1af6b9f0ecf7c8fe',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_9464',['OPAMP1_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga675d86cb0a8d96bcfdc764eb3477d7b8',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_5fmsk_9465',['OPAMP1_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9feea1690d227c4d99bd26059bf9f3f6',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_5fpos_9466',['OPAMP1_LPOTR_TRIMLPOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gaeb3258dca47c587a271f4fd4f14623da',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_9467',['OPAMP1_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#ga8b1b9c0d64c2a227fb97a5fec2258164',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_5fmsk_9468',['OPAMP1_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gaa639befa5c64622bb55fe5a7a43f7f1d',1,'stm32l476xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_5fpos_9469',['OPAMP1_LPOTR_TRIMLPOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga3acfe3dd4f17418525c4fc438971421b',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_9470',['OPAMP1_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#gae8f8d0998d2220a73ee802943dcfaa9c',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_5fmsk_9471',['OPAMP1_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gab1ee6afd2becb687feb39cf27510a784',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_5fpos_9472',['OPAMP1_OTR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gaeb900f84ac4ebc8d596d81226541ba24',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_9473',['OPAMP1_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#gae0c77514dae780fb3473a9c000a91f55',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_5fmsk_9474',['OPAMP1_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga359afd4ec85dd0439573ef8888e0a5eb',1,'stm32l476xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_5fpos_9475',['OPAMP1_OTR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#gae1eedb0471b1e7795eefba502f3c450a',1,'stm32l476xx.h']]],
  ['opamp2_9476',['OPAMP2',['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'stm32l476xx.h']]],
  ['opamp2_5fbase_9477',['OPAMP2_BASE',['../group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalon_9478',['OPAMP2_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalon_5fmsk_9479',['OPAMP2_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalon_5fpos_9480',['OPAMP2_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#gab55bab0ad842e467ec64f6fd533ad02e',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalout_9481',['OPAMP2_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2b918288dea1ddce23ebe682f8f5dda7',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalout_5fmsk_9482',['OPAMP2_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga9d9cec22aaafc3a8922b53b90970bc5b',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalout_5fpos_9483',['OPAMP2_CSR_CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#gac550c8ee0c6e1ee735eec230c0e0c2ed',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalsel_9484',['OPAMP2_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalsel_5fmsk_9485',['OPAMP2_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fcalsel_5fpos_9486',['OPAMP2_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga9a2f01e8c0bb8f74ec2e05db2e43795f',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopaen_9487',['OPAMP2_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#ga989826bfe4bd293f5ee6e9816fb19ce6',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopaen_5fmsk_9488',['OPAMP2_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga60b6654f0c0541272970cda438b44c08',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopaen_5fpos_9489',['OPAMP2_CSR_OPAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga05b1557a3d7bcb51a5d1264084f928f4',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopalpm_9490',['OPAMP2_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab9655c1723d266efe45afd2d4104edee',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopalpm_5fmsk_9491',['OPAMP2_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga0f27931eaa9192671edae5606cfa42a9',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopalpm_5fpos_9492',['OPAMP2_CSR_OPALPM_Pos',['../group___peripheral___registers___bits___definition.html#gaed757c5e1fe823a88b4f11b0cf5a8bc5',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_9493',['OPAMP2_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#ga9a14681f8b51e020ec028b9fd8799cec',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f0_9494',['OPAMP2_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga8558ced1ded8967308e18f95fceb2348',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f1_9495',['OPAMP2_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gad4aaee5846c725d65cda56f7cc1ff320',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5fmsk_9496',['OPAMP2_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga78edb2456481540f8d87f495010df932',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fopamode_5fpos_9497',['OPAMP2_CSR_OPAMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga3a148b2417dc72f4a7f8c780f7ce16d0',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_9498',['OPAMP2_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga43352f64323d276cf241016401694d25',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f0_9499',['OPAMP2_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#ga000ff3b227857cd7792d4942ff67e8bd',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f1_9500',['OPAMP2_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#gaebe5b2940ee5c72cb6cd5661831d5647',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5fmsk_9501',['OPAMP2_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga3c84f6eae3947d76bf774307b339662f',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5fpos_9502',['OPAMP2_CSR_PGAGAIN_Pos',['../group___peripheral___registers___bits___definition.html#gaa0a72489c9a00717cbf83046b8d1096d',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fusertrim_9503',['OPAMP2_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fusertrim_5fmsk_9504',['OPAMP2_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fusertrim_5fpos_9505',['OPAMP2_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#gaaac6690c0debf84cdf58bd8733a8192f',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_9506',['OPAMP2_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f0_9507',['OPAMP2_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f1_9508',['OPAMP2_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5fmsk_9509',['OPAMP2_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5fpos_9510',['OPAMP2_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaf7fa393373361be0273f98b45d0c2f4e',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvpsel_9511',['OPAMP2_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvpsel_5fmsk_9512',['OPAMP2_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5',1,'stm32l476xx.h']]],
  ['opamp2_5fcsr_5fvpsel_5fpos_9513',['OPAMP2_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#gabdd379eac6c1b93d7d4ac03eb1b7de87',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_9514',['OPAMP2_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga5ca6ee5e9aad37b23598141b8181895e',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_5fmsk_9515',['OPAMP2_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9d4ef8d544386719bb25679b1ef7a484',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_5fpos_9516',['OPAMP2_LPOTR_TRIMLPOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gaae88ccd1b6531e0449dd3ef6355b11c6',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_9517',['OPAMP2_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gab2149494af32d1cb3eb70b44de56130c',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_5fmsk_9518',['OPAMP2_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga8e2be8e9cb74da2ac40f8721674a3360',1,'stm32l476xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_5fpos_9519',['OPAMP2_LPOTR_TRIMLPOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga47910cdbfd4a5725ea4ff5934b43bd1c',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_9520',['OPAMP2_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga2d28d7a551f1d768fed19ee8f5c5ef8a',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_5fmsk_9521',['OPAMP2_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga158824342911959b698a3488b95a1a0a',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_5fpos_9522',['OPAMP2_OTR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#ga0e5af41cbd33bd6cd76c535297fc8e4a',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_9523',['OPAMP2_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga73bd03c39731a0847da6a983cda5bd05',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_5fmsk_9524',['OPAMP2_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga62651728968a537c2c1d2fecedf800fb',1,'stm32l476xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_5fpos_9525',['OPAMP2_OTR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#gac32ec4c6f4f12c02fbd58dff0cd34993',1,'stm32l476xx.h']]],
  ['opamp_5fbase_9526',['OPAMP_BASE',['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'stm32l476xx.h']]],
  ['opamp_5fcommon_5ftypedef_9527',['OPAMP_Common_TypeDef',['../struct_o_p_a_m_p___common___type_def.html',1,'']]],
  ['opamp_5fcsr_5fcalon_9528',['OPAMP_CSR_CALON',['../group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_9529',['OPAMP_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalon_5fpos_9530',['OPAMP_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#ga22572bc87e0835ac1c9c21d678cecd23',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalout_9531',['OPAMP_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#gab43dfcde7f913ed8ad5e35b80c520e37',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalout_5fmsk_9532',['OPAMP_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gacd0d384b28dddc30c24a83de506bc7e7',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalout_5fpos_9533',['OPAMP_CSR_CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#gacf3a793c3a25128015320fe3211b0a20',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalsel_9534',['OPAMP_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_9535',['OPAMP_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fpos_9536',['OPAMP_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaccb557962b393c58a14137c8bb6f6f5e',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopalpm_9537',['OPAMP_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab6d33d2ae8024a1a502bb78b95541e7d',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopalpm_5fmsk_9538',['OPAMP_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6329d12755634c84a3c320992866b692',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopalpm_5fpos_9539',['OPAMP_CSR_OPALPM_Pos',['../group___peripheral___registers___bits___definition.html#gabc44451d715c1c75a02468bad6429a5c',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_9540',['OPAMP_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gace4143795b876dea67e4192fa697c8eb',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5f0_9541',['OPAMP_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#gaa72fbae5aa1316f31bb3561bfee66a39',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5f1_9542',['OPAMP_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#ga43f43ef81f58ce9712cfb33753cba5db',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5fmsk_9543',['OPAMP_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga434bc9b735428da3ea876a899977e706',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopamode_5fpos_9544',['OPAMP_CSR_OPAMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga05e248c17bf2194fb967b11f2f0c7388',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopampxen_9545',['OPAMP_CSR_OPAMPxEN',['../group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_9546',['OPAMP_CSR_OPAMPxEN_Msk',['../group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fpos_9547',['OPAMP_CSR_OPAMPxEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa63f3b43b0acf0c24d3c4a1671b1cc2c',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_9548',['OPAMP_CSR_PGGAIN',['../group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_9549',['OPAMP_CSR_PGGAIN_0',['../group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_9550',['OPAMP_CSR_PGGAIN_1',['../group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_9551',['OPAMP_CSR_PGGAIN_Msk',['../group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fpggain_5fpos_9552',['OPAMP_CSR_PGGAIN_Pos',['../group___peripheral___registers___bits___definition.html#gaf2a9dddeba6b0eb9e58b6de1f7a8384b',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fusertrim_9553',['OPAMP_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_9554',['OPAMP_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fpos_9555',['OPAMP_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga6089250803220b54bca714acbb7aefc1',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_9556',['OPAMP_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_9557',['OPAMP_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_9558',['OPAMP_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_9559',['OPAMP_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fpos_9560',['OPAMP_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga480b38580315aa0940cfc29e8491127f',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvpsel_9561',['OPAMP_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_9562',['OPAMP_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32l476xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fpos_9563',['OPAMP_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga4252d962ff051d1b1b9564c84f5622ee',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_9564',['OPAMP_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga9f0c334ecf44311827d064478bd696b5',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_5fmsk_9565',['OPAMP_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gae23c3ec9c19dd7999df2612b1b2cbba2',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_5fpos_9566',['OPAMP_LPOTR_TRIMLPOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#gabe5172714779f9eaf95a244c5b843c06',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_9567',['OPAMP_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gaacbe54c45d2ce7c1cf7452bb92b49850',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_5fmsk_9568',['OPAMP_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gae1b0c2fe21b79f39290e1c6883e2ee0f',1,'stm32l476xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_5fpos_9569',['OPAMP_LPOTR_TRIMLPOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga10191ef87117035b347f51f56248b166',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_9570',['OPAMP_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga8079cde9e7a527d9591c4dbb683efeb5',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_5fmsk_9571',['OPAMP_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gafe1ec1a4d9c84acf7cce79800144e474',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_5fpos_9572',['OPAMP_OTR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#ga56dea05ff46186f4a7dae1684f3a9ef8',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_9573',['OPAMP_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga5c19df17a3c495840a7496397ae6f620',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_5fmsk_9574',['OPAMP_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga6ce7b29d792d02895287ba75f26c3b6f',1,'stm32l476xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_5fpos_9575',['OPAMP_OTR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#ga9843e46c3d5faf3ca1528cc893a3459c',1,'stm32l476xx.h']]],
  ['opamp_5ftypedef_9576',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['optkeyr_9577',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_9578',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_9579',['OR',['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR()'],['../struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef::OR()'],['../struct_s_w_p_m_i___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'SWPMI_TypeDef::OR()']]],
  ['or1_9580',['OR1',['../struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182',1,'TIM_TypeDef']]],
  ['or2_9581',['OR2',['../struct_t_i_m___type_def.html#a638b9b28f19613b805b9fc77a4155bb4',1,'TIM_TypeDef']]],
  ['or3_9582',['OR3',['../struct_t_i_m___type_def.html#a6d9aaae8463c5595f58923bc51370017',1,'TIM_TypeDef']]],
  ['ospeedr_9583',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ospeedr0_9584',['OSPEEDR0',['../struct_i_o_pin_cfg_table__st.html#aff75d8ebfba259871e14a02079b1d95f',1,'IOPinCfgTable_st']]],
  ['ospeedr1_9585',['OSPEEDR1',['../struct_i_o_pin_cfg_table__st.html#a5f15af82f5dceee7d5799010147a2dd3',1,'IOPinCfgTable_st']]],
  ['otg_5ffs_5firqn_9586',['OTG_FS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32l476xx.h']]],
  ['otr_9587',['OTR',['../struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c',1,'OPAMP_TypeDef']]],
  ['otyper_9588',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef::OTYPER()'],['../struct_i_o_pin_cfg_table__st.html#a9543592bda60cb5261075594bdeedac9',1,'IOPinCfgTable_st::OTYPER()']]]
];
