
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000001    1.088842 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007858    0.084684    0.131490    1.220332 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084684    0.000009    1.220340 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003895    0.079806    0.111680    1.332021 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079806    0.000012    1.332033 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.049895    0.072650    1.404682 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.049895    0.000002    1.404684 v _273_/A (sg13g2_nor2_1)
     1    0.003923    0.057668    0.068921    1.473605 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057668    0.000010    1.473614 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003769    0.053927    0.064437    1.538051 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053927    0.000014    1.538065 v output15/A (sg13g2_buf_2)
     1    0.052699    0.089581    0.145902    1.683967 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089583    0.000492    1.684459 v sine_out[1] (out)
                                              1.684459   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.684459   data arrival time
---------------------------------------------------------------------------------------------
                                              2.115541   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
