0.7
2020.2
May 22 2025
00:13:55
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sim_1/imports/src/bitserial_nn/tb_bitserial_nn.sv,1766998602,systemVerilog,,,,bitserial_nn_tb,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sim_1/imports/src/input_buffer/tb_input_buffer.sv,1766987595,systemVerilog,,,,tb_input_buffer,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sim_1/imports/src/relu_activation/tb_relu_activation.sv,1766946913,systemVerilog,,,,tb_relu_activation,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sim_1/imports/src/wmem_hidden/tb_wmem_hidden.sv,1766979004,systemVerilog,,,,tb_wmem_hidden,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/bitserial_nn/bitserial_nn.sv,1766990080,systemVerilog,,D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/input_buffer/input_buffer.sv,,bitserial_nn,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/input_buffer/input_buffer.sv,1766988211,systemVerilog,,D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv,,input_buffer,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv,1766990086,systemVerilog,,D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/relu_activation/relu_activation.sv,,mac_engine,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/relu_activation/relu_activation.sv,1766946898,systemVerilog,,D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/wmem_hidden/wmem_hidden.sv,,relu_activation,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/wmem_hidden/wmem_hidden.sv,1766988226,systemVerilog,,D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sim_1/imports/src/bitserial_nn/tb_bitserial_nn.sv,,wmem_hidden,,uvm,../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
