Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 17:49:42 2024
| Host         : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb -rpx piano_timing_summary_routed.rpx -warn_on_violation
| Design       : piano
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_50MHz (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  167          inf        0.000                      0                  167           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.351ns  (logic 5.637ns (32.488%)  route 11.714ns (67.512%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.767     9.213    genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.124     9.337 r  genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.032    10.369    genblk1[7].note_proc_inst/seg[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.124    10.493 r  genblk1[7].note_proc_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.308    13.800    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.351 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.351    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.880ns  (logic 5.580ns (33.055%)  route 11.300ns (66.945%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.767     9.213    genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.124     9.337 r  genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.025    10.362    genblk1[7].note_proc_inst/seg[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.124    10.486 r  genblk1[7].note_proc_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.901    13.387    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.880 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.880    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.357ns  (logic 5.624ns (34.382%)  route 10.733ns (65.618%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.770     9.216    genblk1[3].note_proc_inst/count_reg[13]_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I0_O)        0.124     9.340 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.976    10.316    genblk1[7].note_proc_inst/seg[0]_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  genblk1[7].note_proc_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.380    12.820    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.357 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.357    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.260ns  (logic 5.664ns (34.832%)  route 10.596ns (65.168%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.770     9.216    genblk1[3].note_proc_inst/count_reg[13]_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I0_O)        0.124     9.340 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.140    10.480    genblk1[7].note_proc_inst/seg[0]_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124    10.604 r  genblk1[7].note_proc_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.079    12.683    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.260 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.260    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.147ns  (logic 5.642ns (34.941%)  route 10.505ns (65.059%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.767     9.213    genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.124     9.337 r  genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.065    10.402    genblk1[7].note_proc_inst/seg[0]
    SLICE_X0Y64          LUT6 (Prop_lut6_I3_O)        0.124    10.526 r  genblk1[7].note_proc_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.065    12.592    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.147 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.147    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.841ns  (logic 5.620ns (35.478%)  route 10.221ns (64.522%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.770     9.216    genblk1[3].note_proc_inst/count_reg[13]_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I0_O)        0.124     9.340 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.965    10.306    genblk1[7].note_proc_inst/seg[0]_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124    10.430 r  genblk1[7].note_proc_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.878    12.308    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.841 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.841    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.771ns  (logic 5.647ns (35.808%)  route 10.124ns (64.192%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          5.025     6.492    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.616 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_103/O
                         net (fo=3, routed)           0.796     7.412    genblk1[3].note_proc_inst/note_audio[3][1]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.536 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.787     8.323    genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X12Y62         LUT5 (Prop_lut5_I2_O)        0.124     8.447 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.767     9.213    genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_1
    SLICE_X6Y66          LUT3 (Prop_lut3_I1_O)        0.124     9.337 r  genblk1[5].note_proc_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.076    10.414    genblk1[7].note_proc_inst/seg[0]
    SLICE_X0Y64          LUT6 (Prop_lut6_I3_O)        0.124    10.538 r  genblk1[7].note_proc_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673    12.210    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.771 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.771    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.997ns  (logic 4.491ns (29.943%)  route 10.507ns (70.057%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          4.808     6.275    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.399 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_104/O
                         net (fo=3, routed)           1.001     7.399    genblk1[3].note_proc_inst/note_audio[3][2]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.153     7.552 r  genblk1[3].note_proc_inst/sreg[6]_i_32/O
                         net (fo=2, routed)           0.822     8.375    genblk1[3].note_proc_inst/sreg[6]_i_32_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I3_O)        0.331     8.706 r  genblk1[3].note_proc_inst/sreg[6]_i_35/O
                         net (fo=1, routed)           0.000     8.706    genblk1[3].note_proc_inst/sreg[6]_i_35_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.082 r  genblk1[3].note_proc_inst/sreg_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.082    genblk1[3].note_proc_inst/sreg_reg[6]_i_21_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  genblk1[3].note_proc_inst/sreg_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.199    genblk1[3].note_proc_inst/sreg_reg[10]_i_21_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.522 r  genblk1[3].note_proc_inst/sreg_reg[15]_i_16/O[1]
                         net (fo=3, routed)           1.343    10.865    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_0[1]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.306    11.171 r  genblk1[1].note_proc_inst/sreg[10]_i_15/O
                         net (fo=2, routed)           0.938    12.109    genblk1[1].note_proc_inst/sreg[10]_i_15_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.124    12.233 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.742    12.975    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124    13.099 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    13.099    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.497 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.497    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.810 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.852    14.662    genblk1[1].note_proc_inst/L_data0
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.335    14.997 r  genblk1[1].note_proc_inst/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000    14.997    dac_inst/D[15]
    SLICE_X6Y64          FDRE                                         r  dac_inst/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.968ns  (logic 4.462ns (29.807%)  route 10.507ns (70.193%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          4.808     6.275    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.399 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_104/O
                         net (fo=3, routed)           1.001     7.399    genblk1[3].note_proc_inst/note_audio[3][2]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.153     7.552 r  genblk1[3].note_proc_inst/sreg[6]_i_32/O
                         net (fo=2, routed)           0.822     8.375    genblk1[3].note_proc_inst/sreg[6]_i_32_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I3_O)        0.331     8.706 r  genblk1[3].note_proc_inst/sreg[6]_i_35/O
                         net (fo=1, routed)           0.000     8.706    genblk1[3].note_proc_inst/sreg[6]_i_35_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.082 r  genblk1[3].note_proc_inst/sreg_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.082    genblk1[3].note_proc_inst/sreg_reg[6]_i_21_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  genblk1[3].note_proc_inst/sreg_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.199    genblk1[3].note_proc_inst/sreg_reg[10]_i_21_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.522 r  genblk1[3].note_proc_inst/sreg_reg[15]_i_16/O[1]
                         net (fo=3, routed)           1.343    10.865    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_0[1]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.306    11.171 r  genblk1[1].note_proc_inst/sreg[10]_i_15/O
                         net (fo=2, routed)           0.938    12.109    genblk1[1].note_proc_inst/sreg[10]_i_15_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.124    12.233 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.742    12.975    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124    13.099 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    13.099    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.497 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.497    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.810 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.852    14.662    genblk1[1].note_proc_inst/L_data0
    SLICE_X6Y64          LUT4 (Prop_lut4_I1_O)        0.306    14.968 r  genblk1[1].note_proc_inst/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.968    dac_inst/D[14]
    SLICE_X6Y64          FDRE                                         r  dac_inst/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            dac_inst/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.949ns  (logic 4.480ns (29.966%)  route 10.469ns (70.034%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  switches_IBUF[3]_inst/O
                         net (fo=28, routed)          4.808     6.275    genblk1[3].note_proc_inst/switches_IBUF[0]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.399 r  genblk1[3].note_proc_inst/seg_OBUF[6]_inst_i_104/O
                         net (fo=3, routed)           1.001     7.399    genblk1[3].note_proc_inst/note_audio[3][2]
    SLICE_X10Y59         LUT3 (Prop_lut3_I0_O)        0.153     7.552 r  genblk1[3].note_proc_inst/sreg[6]_i_32/O
                         net (fo=2, routed)           0.822     8.375    genblk1[3].note_proc_inst/sreg[6]_i_32_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I3_O)        0.331     8.706 r  genblk1[3].note_proc_inst/sreg[6]_i_35/O
                         net (fo=1, routed)           0.000     8.706    genblk1[3].note_proc_inst/sreg[6]_i_35_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.082 r  genblk1[3].note_proc_inst/sreg_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.082    genblk1[3].note_proc_inst/sreg_reg[6]_i_21_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  genblk1[3].note_proc_inst/sreg_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.199    genblk1[3].note_proc_inst/sreg_reg[10]_i_21_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.522 r  genblk1[3].note_proc_inst/sreg_reg[15]_i_16/O[1]
                         net (fo=3, routed)           1.343    10.865    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_0[1]
    SLICE_X7Y58          LUT3 (Prop_lut3_I1_O)        0.306    11.171 r  genblk1[1].note_proc_inst/sreg[10]_i_15/O
                         net (fo=2, routed)           0.938    12.109    genblk1[1].note_proc_inst/sreg[10]_i_15_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.124    12.233 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.742    12.975    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124    13.099 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    13.099    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.497 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.497    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.831 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.815    14.646    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_n_6
    SLICE_X6Y63          LUT4 (Prop_lut4_I1_O)        0.303    14.949 r  genblk1[1].note_proc_inst/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.949    dac_inst/D[12]
    SLICE_X6Y63          FDRE                                         r  dac_inst/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_inst/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.249ns (81.304%)  route 0.057ns (18.696%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[1]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  dac_inst/sreg_reg[1]/Q
                         net (fo=1, routed)           0.057     0.208    genblk1[1].note_proc_inst/Q[1]
    SLICE_X6Y62          LUT4 (Prop_lut4_I3_O)        0.098     0.306 r  genblk1[1].note_proc_inst/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    dac_inst/D[2]
    SLICE_X6Y62          FDRE                                         r  dac_inst/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_load_R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.430%)  route 0.149ns (41.570%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  tcount_reg[6]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  tcount_reg[6]/Q
                         net (fo=5, routed)           0.149     0.313    tcount_reg[6]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     0.358    dac_load_R0
    SLICE_X4Y75          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_load_L_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.267%)  route 0.150ns (41.733%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  tcount_reg[6]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  tcount_reg[6]/Q
                         net (fo=5, routed)           0.150     0.314    tcount_reg[6]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     0.359    dac_load_L0
    SLICE_X4Y75          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].note_proc_inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].note_proc_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE                         0.000     0.000 r  genblk1[5].note_proc_inst/count_reg[11]/C
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[5].note_proc_inst/count_reg[11]/Q
                         net (fo=4, routed)           0.118     0.259    genblk1[5].note_proc_inst/count_reg[11]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  genblk1[5].note_proc_inst/count_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.367    genblk1[5].note_proc_inst/count_reg[8]_i_1__3_n_4
    SLICE_X13Y61         FDRE                                         r  genblk1[5].note_proc_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].note_proc_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[0].note_proc_inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  genblk1[0].note_proc_inst/count_reg[7]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[0].note_proc_inst/count_reg[7]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[0].note_proc_inst/count_reg[7]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[0].note_proc_inst/count_reg[4]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[0].note_proc_inst/count_reg[4]_i_1__6_n_4
    SLICE_X3Y56          FDRE                                         r  genblk1[0].note_proc_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].note_proc_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].note_proc_inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE                         0.000     0.000 r  genblk1[4].note_proc_inst/count_reg[15]/C
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[4].note_proc_inst/count_reg[15]/Q
                         net (fo=15, routed)          0.120     0.261    genblk1[4].note_proc_inst/count_reg[15]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[4].note_proc_inst/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[4].note_proc_inst/count_reg[12]_i_1__2_n_4
    SLICE_X7Y66          FDRE                                         r  genblk1[4].note_proc_inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/count_reg[11]/C
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/count_reg[11]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[3].note_proc_inst/count_reg[11]
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[3].note_proc_inst/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[3].note_proc_inst/count_reg[8]_i_1__1_n_4
    SLICE_X13Y57         FDRE                                         r  genblk1[3].note_proc_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/count_reg[3]/C
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/count_reg[3]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[3].note_proc_inst/count_reg[3]
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[3].note_proc_inst/count_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[3].note_proc_inst/count_reg[0]_i_1__1_n_4
    SLICE_X13Y55         FDRE                                         r  genblk1[3].note_proc_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/count_reg[12]/C
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/count_reg[12]/Q
                         net (fo=4, routed)           0.115     0.256    genblk1[3].note_proc_inst/count_reg[12]
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  genblk1[3].note_proc_inst/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.371    genblk1[3].note_proc_inst/count_reg[12]_i_1__1_n_7
    SLICE_X13Y58         FDRE                                         r  genblk1[3].note_proc_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.210ns (56.285%)  route 0.163ns (43.715%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[0]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dac_inst/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.330    genblk1[1].note_proc_inst/Q[0]
    SLICE_X6Y62          LUT4 (Prop_lut4_I3_O)        0.043     0.373 r  genblk1[1].note_proc_inst/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    dac_inst/D[1]
    SLICE_X6Y62          FDRE                                         r  dac_inst/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------





