Time resolution is 1 ps
$finish called at time : 420 ns : File "C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sim_1/new/tb_Datapath.v" Line 92
