####################################################################################################
Interval
####################################################################################################
Cumulative:         Cycles:                  20000     Instructions:                  1200
AVG_MEMORY_LATENCY_BASE                                       253                           253

AVG_MEMORY_LATENCY                                          31956                       126.308

MSHR_FULL                                                       0                             0

TOTAL_MEMORY                                                  253                           253

TOTAL_MEMORY_MERGE                                             62                      0.245059

TOTAL_WB                                                        0                             0

L1_WB                                                           0                           NaN

L2_WB                                                           0                           NaN

LLC_WB                                                          0                           NaN

TOTAL_DRAM                                                    191                           191

TOTAL_DRAM_MERGE                                                0                             0

L1_HIT_CPU                                                      0                             0

L1_HIT_GPU                                                      0                             0

L1_MISS_CPU                                                     0                             0

L1_MISS_GPU                                                   189                           189

L2_HIT_CPU                                                      0                             0

L2_HIT_GPU                                                      0                             0

L2_MISS_CPU                                                     0                             0

L2_MISS_GPU                                                   191                           191

L3_HIT_CPU                                                      0                             0

L3_HIT_GPU                                                      0                             0

L3_MISS_CPU                                                     0                             0

L3_MISS_GPU                                                   191                           191

LLC_HIT_CPU                                                     0                             0

LLC_HIT_GPU                                                     0                             0

LLC_MISS_CPU                                                    0                             0

LLC_MISS_GPU                                                  191                           191

LLC_HIT_PROMOTION_CPU                                           0                             0

LLC_HIT_PROMOTION_GPU                                           0                             0

FETCH_THREAD_SKIP_LD_WAIT                                       0                             0

FETCH_THREAD_SKIP_BR_WAIT                                       0                             0

FETCH_THREAD_SKIP_SCHED_WAIT                                    0                             0

NUM_MUL_TRANS_CM_TM_DM_INST                                     0                             0

NUM_MUL_TRANS_CM_TM_DM                                          0                           NaN

CONST_CACHE_HIT                                                 0                             0

CONST_CACHE_MISS                                                0                             0

CONST_CACHE_MISS_NO_EXECUTE                                     0                             0

CONST_CACHE_ACCESS                                              0                             0

TEXTURE_CACHE_HIT                                               0                             0

TEXTURE_CACHE_MISS                                              0                             0

TEXTURE_CACHE_NO_EXECUTE                                        0                             0

TEXTURE_CACHE_ACCESS                                            0                             0

SHARED_MEM_INST                                                 0                             0

SHARED_MEM_ACCESS                                             128                           128

CACHE_BANK_BUSY                                                 0                             0

ICACHE_MISS_TOTAL                                              64                            64

TOTAL_CAGE_PERIOD                                               0                             0

TOTAL_CAGE_APPL0                                                0                           NaN

TOTAL_CAGE_APPL1                                                0                           NaN

TOTAL_CAGE_APPL2                                                0                           NaN

TOTAL_CAGE_APPL3                                                0                           NaN

TOTAL_CAGE_APPL4                                                0                           NaN

ABIP_AVG_RATIO_BASE                                             0                             0

ABIP_AVG_RATIO                                                  0                           NaN

TOTAL_WRITE_ACKS                                               63                            63

TOTAL_WRITES                                                   63                            63

NUM_PHYSICAL_PAGES                                              0                             0

UNIQUE_PAGE                                                     0                             0

REALLOCATION                                                    0                             0

EVICTION                                                        0                             0

AVG_PAGE_FAULTS_PER_BATCH_BASE                                  0                             0

AVG_PAGE_FAULTS_PER_BATCH                                       0                           NaN

MAX_PAGE_FAULTS_PER_BATCH                                       0                           NaN

COAL_INST                                                       0                          NaN 
UNCOAL_INST                                                     0                          NaN 
                                                                0                           100%

COAL_INST_SINGLE_TRANS                                          0                          NaN 
COAL_INST_MUL_TRANS                                             0                          NaN 
UNCOAL_INST_MUL_TRANS                                           0                          NaN 
                                                                0                           100%

SM_COAL_INST                                                    0                          NaN 
CM_COAL_INST                                                    0                          NaN 
TM_COAL_INST                                                    0                          NaN 
DM_COAL_INST                                                    0                          NaN 
                                                                0                           100%

SM_UNCOAL_INST                                                  0                          NaN 
CM_UNCOAL_INST                                                  0                          NaN 
TM_UNCOAL_INST                                                  0                          NaN 
DM_UNCOAL_INST                                                  0                          NaN 
                                                                0                           100%

SM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
CM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
TM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
DM_COAL_INST_SINGLE_TRANS                                       0                          NaN 
                                                                0                           100%

SM_COAL_INST_MUL_TRANS                                          0                          NaN 
CM_COAL_INST_MUL_TRANS                                          0                          NaN 
TM_COAL_INST_MUL_TRANS                                          0                          NaN 
DM_COAL_INST_MUL_TRANS                                          0                          NaN 
                                                                0                           100%

LD_NO_FORWARD                                                  64                           100%
FORWARDED_LD                                                    0                             0%
                                                               64                           100%

TLB_HIT                                                         0                          NaN 
TLB_MISS                                                        0                          NaN 
                                                                0                           100%

PAGETABLE_HIT                                                   0                          NaN 
PAGETABLE_MISS                                                  0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_0                                          0                             0

ICACHE_FILL_CORE_0                                             64                            64

NUM_WRITE_ACKS_CORE_0                                          63                            63

NUM_WRITES_CORE_0                                              63                            63

ICACHE_HIT_CORE_0                                             768                       92.3077%
ICACHE_MISS_CORE_0                                             64                       7.69231%
                                                              832                           100%

MEM_STALL_CYCLE_CORE_1                                          0                             0

ICACHE_FILL_CORE_1                                              0                             0

NUM_WRITE_ACKS_CORE_1                                           0                             0

NUM_WRITES_CORE_1                                               0                             0

ICACHE_HIT_CORE_1                                               0                          NaN 
ICACHE_MISS_CORE_1                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_2                                          0                             0

ICACHE_FILL_CORE_2                                              0                             0

NUM_WRITE_ACKS_CORE_2                                           0                             0

NUM_WRITES_CORE_2                                               0                             0

ICACHE_HIT_CORE_2                                               0                          NaN 
ICACHE_MISS_CORE_2                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_3                                          0                             0

ICACHE_FILL_CORE_3                                              0                             0

NUM_WRITE_ACKS_CORE_3                                           0                             0

NUM_WRITES_CORE_3                                               0                             0

ICACHE_HIT_CORE_3                                               0                          NaN 
ICACHE_MISS_CORE_3                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_4                                          0                             0

ICACHE_FILL_CORE_4                                              0                             0

NUM_WRITE_ACKS_CORE_4                                           0                             0

NUM_WRITES_CORE_4                                               0                             0

ICACHE_HIT_CORE_4                                               0                          NaN 
ICACHE_MISS_CORE_4                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_5                                          0                             0

ICACHE_FILL_CORE_5                                              0                             0

NUM_WRITE_ACKS_CORE_5                                           0                             0

NUM_WRITES_CORE_5                                               0                             0

ICACHE_HIT_CORE_5                                               0                          NaN 
ICACHE_MISS_CORE_5                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_6                                          0                             0

ICACHE_FILL_CORE_6                                              0                             0

NUM_WRITE_ACKS_CORE_6                                           0                             0

NUM_WRITES_CORE_6                                               0                             0

ICACHE_HIT_CORE_6                                               0                          NaN 
ICACHE_MISS_CORE_6                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_7                                          0                             0

ICACHE_FILL_CORE_7                                              0                             0

NUM_WRITE_ACKS_CORE_7                                           0                             0

NUM_WRITES_CORE_7                                               0                             0

ICACHE_HIT_CORE_7                                               0                          NaN 
ICACHE_MISS_CORE_7                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_8                                          0                             0

ICACHE_FILL_CORE_8                                              0                             0

NUM_WRITE_ACKS_CORE_8                                           0                             0

NUM_WRITES_CORE_8                                               0                             0

ICACHE_HIT_CORE_8                                               0                          NaN 
ICACHE_MISS_CORE_8                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_9                                          0                             0

ICACHE_FILL_CORE_9                                              0                             0

NUM_WRITE_ACKS_CORE_9                                           0                             0

NUM_WRITES_CORE_9                                               0                             0

ICACHE_HIT_CORE_9                                               0                          NaN 
ICACHE_MISS_CORE_9                                              0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_10                                         0                             0

ICACHE_FILL_CORE_10                                             0                             0

NUM_WRITE_ACKS_CORE_10                                          0                             0

NUM_WRITES_CORE_10                                              0                             0

ICACHE_HIT_CORE_10                                              0                          NaN 
ICACHE_MISS_CORE_10                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_11                                         0                             0

ICACHE_FILL_CORE_11                                             0                             0

NUM_WRITE_ACKS_CORE_11                                          0                             0

NUM_WRITES_CORE_11                                              0                             0

ICACHE_HIT_CORE_11                                              0                          NaN 
ICACHE_MISS_CORE_11                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_12                                         0                             0

ICACHE_FILL_CORE_12                                             0                             0

NUM_WRITE_ACKS_CORE_12                                          0                             0

NUM_WRITES_CORE_12                                              0                             0

ICACHE_HIT_CORE_12                                              0                          NaN 
ICACHE_MISS_CORE_12                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_13                                         0                             0

ICACHE_FILL_CORE_13                                             0                             0

NUM_WRITE_ACKS_CORE_13                                          0                             0

NUM_WRITES_CORE_13                                              0                             0

ICACHE_HIT_CORE_13                                              0                          NaN 
ICACHE_MISS_CORE_13                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_14                                         0                             0

ICACHE_FILL_CORE_14                                             0                             0

NUM_WRITE_ACKS_CORE_14                                          0                             0

NUM_WRITES_CORE_14                                              0                             0

ICACHE_HIT_CORE_14                                              0                          NaN 
ICACHE_MISS_CORE_14                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_15                                         0                             0

ICACHE_FILL_CORE_15                                             0                             0

NUM_WRITE_ACKS_CORE_15                                          0                             0

NUM_WRITES_CORE_15                                              0                             0

ICACHE_HIT_CORE_15                                              0                          NaN 
ICACHE_MISS_CORE_15                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_16                                         0                             0

ICACHE_FILL_CORE_16                                             0                             0

NUM_WRITE_ACKS_CORE_16                                          0                             0

NUM_WRITES_CORE_16                                              0                             0

ICACHE_HIT_CORE_16                                              0                          NaN 
ICACHE_MISS_CORE_16                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_17                                         0                             0

ICACHE_FILL_CORE_17                                             0                             0

NUM_WRITE_ACKS_CORE_17                                          0                             0

NUM_WRITES_CORE_17                                              0                             0

ICACHE_HIT_CORE_17                                              0                          NaN 
ICACHE_MISS_CORE_17                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_18                                         0                             0

ICACHE_FILL_CORE_18                                             0                             0

NUM_WRITE_ACKS_CORE_18                                          0                             0

NUM_WRITES_CORE_18                                              0                             0

ICACHE_HIT_CORE_18                                              0                          NaN 
ICACHE_MISS_CORE_18                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_19                                         0                             0

ICACHE_FILL_CORE_19                                             0                             0

NUM_WRITE_ACKS_CORE_19                                          0                             0

NUM_WRITES_CORE_19                                              0                             0

ICACHE_HIT_CORE_19                                              0                          NaN 
ICACHE_MISS_CORE_19                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_20                                         0                             0

ICACHE_FILL_CORE_20                                             0                             0

NUM_WRITE_ACKS_CORE_20                                          0                             0

NUM_WRITES_CORE_20                                              0                             0

ICACHE_HIT_CORE_20                                              0                          NaN 
ICACHE_MISS_CORE_20                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_21                                         0                             0

ICACHE_FILL_CORE_21                                             0                             0

NUM_WRITE_ACKS_CORE_21                                          0                             0

NUM_WRITES_CORE_21                                              0                             0

ICACHE_HIT_CORE_21                                              0                          NaN 
ICACHE_MISS_CORE_21                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_22                                         0                             0

ICACHE_FILL_CORE_22                                             0                             0

NUM_WRITE_ACKS_CORE_22                                          0                             0

NUM_WRITES_CORE_22                                              0                             0

ICACHE_HIT_CORE_22                                              0                          NaN 
ICACHE_MISS_CORE_22                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_23                                         0                             0

ICACHE_FILL_CORE_23                                             0                             0

NUM_WRITE_ACKS_CORE_23                                          0                             0

NUM_WRITES_CORE_23                                              0                             0

ICACHE_HIT_CORE_23                                              0                          NaN 
ICACHE_MISS_CORE_23                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_24                                         0                             0

ICACHE_FILL_CORE_24                                             0                             0

NUM_WRITE_ACKS_CORE_24                                          0                             0

NUM_WRITES_CORE_24                                              0                             0

ICACHE_HIT_CORE_24                                              0                          NaN 
ICACHE_MISS_CORE_24                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_25                                         0                             0

ICACHE_FILL_CORE_25                                             0                             0

NUM_WRITE_ACKS_CORE_25                                          0                             0

NUM_WRITES_CORE_25                                              0                             0

ICACHE_HIT_CORE_25                                              0                          NaN 
ICACHE_MISS_CORE_25                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_26                                         0                             0

ICACHE_FILL_CORE_26                                             0                             0

NUM_WRITE_ACKS_CORE_26                                          0                             0

NUM_WRITES_CORE_26                                              0                             0

ICACHE_HIT_CORE_26                                              0                          NaN 
ICACHE_MISS_CORE_26                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_27                                         0                             0

ICACHE_FILL_CORE_27                                             0                             0

NUM_WRITE_ACKS_CORE_27                                          0                             0

NUM_WRITES_CORE_27                                              0                             0

ICACHE_HIT_CORE_27                                              0                          NaN 
ICACHE_MISS_CORE_27                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_28                                         0                             0

ICACHE_FILL_CORE_28                                             0                             0

NUM_WRITE_ACKS_CORE_28                                          0                             0

NUM_WRITES_CORE_28                                              0                             0

ICACHE_HIT_CORE_28                                              0                          NaN 
ICACHE_MISS_CORE_28                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_29                                         0                             0

ICACHE_FILL_CORE_29                                             0                             0

NUM_WRITE_ACKS_CORE_29                                          0                             0

NUM_WRITES_CORE_29                                              0                             0

ICACHE_HIT_CORE_29                                              0                          NaN 
ICACHE_MISS_CORE_29                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_30                                         0                             0

ICACHE_FILL_CORE_30                                             0                             0

NUM_WRITE_ACKS_CORE_30                                          0                             0

NUM_WRITES_CORE_30                                              0                             0

ICACHE_HIT_CORE_30                                              0                          NaN 
ICACHE_MISS_CORE_30                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_31                                         0                             0

ICACHE_FILL_CORE_31                                             0                             0

NUM_WRITE_ACKS_CORE_31                                          0                             0

NUM_WRITES_CORE_31                                              0                             0

ICACHE_HIT_CORE_31                                              0                          NaN 
ICACHE_MISS_CORE_31                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_32                                         0                             0

ICACHE_FILL_CORE_32                                             0                             0

NUM_WRITE_ACKS_CORE_32                                          0                             0

NUM_WRITES_CORE_32                                              0                             0

ICACHE_HIT_CORE_32                                              0                          NaN 
ICACHE_MISS_CORE_32                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_33                                         0                             0

ICACHE_FILL_CORE_33                                             0                             0

NUM_WRITE_ACKS_CORE_33                                          0                             0

NUM_WRITES_CORE_33                                              0                             0

ICACHE_HIT_CORE_33                                              0                          NaN 
ICACHE_MISS_CORE_33                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_34                                         0                             0

ICACHE_FILL_CORE_34                                             0                             0

NUM_WRITE_ACKS_CORE_34                                          0                             0

NUM_WRITES_CORE_34                                              0                             0

ICACHE_HIT_CORE_34                                              0                          NaN 
ICACHE_MISS_CORE_34                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_35                                         0                             0

ICACHE_FILL_CORE_35                                             0                             0

NUM_WRITE_ACKS_CORE_35                                          0                             0

NUM_WRITES_CORE_35                                              0                             0

ICACHE_HIT_CORE_35                                              0                          NaN 
ICACHE_MISS_CORE_35                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_36                                         0                             0

ICACHE_FILL_CORE_36                                             0                             0

NUM_WRITE_ACKS_CORE_36                                          0                             0

NUM_WRITES_CORE_36                                              0                             0

ICACHE_HIT_CORE_36                                              0                          NaN 
ICACHE_MISS_CORE_36                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_37                                         0                             0

ICACHE_FILL_CORE_37                                             0                             0

NUM_WRITE_ACKS_CORE_37                                          0                             0

NUM_WRITES_CORE_37                                              0                             0

ICACHE_HIT_CORE_37                                              0                          NaN 
ICACHE_MISS_CORE_37                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_38                                         0                             0

ICACHE_FILL_CORE_38                                             0                             0

NUM_WRITE_ACKS_CORE_38                                          0                             0

NUM_WRITES_CORE_38                                              0                             0

ICACHE_HIT_CORE_38                                              0                          NaN 
ICACHE_MISS_CORE_38                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_39                                         0                             0

ICACHE_FILL_CORE_39                                             0                             0

NUM_WRITE_ACKS_CORE_39                                          0                             0

NUM_WRITES_CORE_39                                              0                             0

ICACHE_HIT_CORE_39                                              0                          NaN 
ICACHE_MISS_CORE_39                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_40                                         0                             0

ICACHE_FILL_CORE_40                                             0                             0

NUM_WRITE_ACKS_CORE_40                                          0                             0

NUM_WRITES_CORE_40                                              0                             0

ICACHE_HIT_CORE_40                                              0                          NaN 
ICACHE_MISS_CORE_40                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_41                                         0                             0

ICACHE_FILL_CORE_41                                             0                             0

NUM_WRITE_ACKS_CORE_41                                          0                             0

NUM_WRITES_CORE_41                                              0                             0

ICACHE_HIT_CORE_41                                              0                          NaN 
ICACHE_MISS_CORE_41                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_42                                         0                             0

ICACHE_FILL_CORE_42                                             0                             0

NUM_WRITE_ACKS_CORE_42                                          0                             0

NUM_WRITES_CORE_42                                              0                             0

ICACHE_HIT_CORE_42                                              0                          NaN 
ICACHE_MISS_CORE_42                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_43                                         0                             0

ICACHE_FILL_CORE_43                                             0                             0

NUM_WRITE_ACKS_CORE_43                                          0                             0

NUM_WRITES_CORE_43                                              0                             0

ICACHE_HIT_CORE_43                                              0                          NaN 
ICACHE_MISS_CORE_43                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_44                                         0                             0

ICACHE_FILL_CORE_44                                             0                             0

NUM_WRITE_ACKS_CORE_44                                          0                             0

NUM_WRITES_CORE_44                                              0                             0

ICACHE_HIT_CORE_44                                              0                          NaN 
ICACHE_MISS_CORE_44                                             0                          NaN 
                                                                0                           100%

MEM_STALL_CYCLE_CORE_45                                         0                             0

ICACHE_FILL_CORE_45                                             0                             0

NUM_WRITE_ACKS_CORE_45                                          0                             0

NUM_WRITES_CORE_45                                              0                             0

ICACHE_HIT_CORE_45                                              0                          NaN 
ICACHE_MISS_CORE_45                                             0                          NaN 
                                                                0                           100%

