# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/GLB_cluster_wpsum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/HMNOC_1cluster_wpsum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/HMNOC_4cluster_wpsum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/MAC.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/PE_cluster_new.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/PE_new.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/SPad.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/glb_iact.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/glb_psum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/glb_weight.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/mux2.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_cluster_wpsum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_iact.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_psum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_weight.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_west_iact.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_west_psum.v" \
"../../../../TEST_OPT.srcs/sources_1/imports/sources/router_west_wght.v" \
"../../../../TEST_OPT.srcs/sim_1/imports/sim/mytb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
