#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Apr 28 21:32:40 2020
# Process ID: 10812
# Current directory: C:/Programs/lab4_341
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24144 C:\Programs\lab4_341\lab4_341.xpr
# Log file: C:/Programs/lab4_341/vivado.log
# Journal file: C:/Programs/lab4_341\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Programs/lab4_341/lab4_341.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Raymond Guevara/Desktop/Lab4/alu.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Raymond Guevara/Desktop/Lab4/instmem.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Raymond Guevara/Desktop/Lab4/regfile.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 754.301 ; gain = 116.988
update_compile_order -fileset sources_1
update_module_reference design_1_controlUnit_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:instmem:1.0 - instmem_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/instmem_0'.
Given inputs for module-source, Top-module name : instmem, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:programCounterADD:1.0 - programCounterADD_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:module_ref:controlUnit:1.0 - controlUnit_0
Adding component instance block -- xilinx.com:module_ref:regfile:1.0 - regfile_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/regfile_0'.
Given inputs for module-source, Top-module name : regfile, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:alu_control:1.0 - alu_control_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/ALU_0'.
Given inputs for module-source, Top-module name : ALU, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:PC:1.0 - PC_0
Successfully read diagram <design_1> from BD file <C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_controlUnit_0_0 from controlUnit_v1_0 1.0 to controlUnit_v1_0 1.0
Wrote  : <C:\Programs\lab4_341\lab4_341.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 846.504 ; gain = 61.469
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 846.504 ; gain = 61.469
generate_target Simulation [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /ALU_0/Carryin have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=undef 
WARNING: [BD 41-927] Following properties on pin /PC_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Programs\lab4_341\lab4_341.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alu_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controlUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instmem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block programCounterADD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regfile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
Exporting to file C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Programs/lab4_341/lab4_341.ip_user_files/sim_scripts -ip_user_files_dir C:/Programs/lab4_341/lab4_341.ip_user_files -ipstatic_source_dir C:/Programs/lab4_341/lab4_341.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/modelsim} {questa=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/questa} {riviera=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/riviera} {activehdl=C:/Programs/lab4_341/lab4_341.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cfg_tb_design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj cfg_tb_design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/ip/design_1_controlUnit_0_0/sim/design_1_controlUnit_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_controlUnit_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/lab4_341/lab4_341.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
"xelab -wto bfc4ab3f0e5d4e8b96bf06711011f336 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_design_1_wrapper_behav xil_defaultlib.cfg_tb_design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bfc4ab3f0e5d4e8b96bf06711011f336 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_design_1_wrapper_behav xil_defaultlib.cfg_tb_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture design_1_alu_0_0_arch of entity xil_defaultlib.design_1_ALU_0_0 [design_1_alu_0_0_default]
Compiling architecture behavior of entity xil_defaultlib.PC [pc_default]
Compiling architecture design_1_pc_0_0_arch of entity xil_defaultlib.design_1_PC_0_0 [design_1_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture design_1_alu_control_0_0_arch of entity xil_defaultlib.design_1_alu_control_0_0 [design_1_alu_control_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture design_1_controlunit_0_0_arch of entity xil_defaultlib.design_1_controlUnit_0_0 [design_1_controlunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.instmem [instmem_default]
Compiling architecture design_1_instmem_0_0_arch of entity xil_defaultlib.design_1_instmem_0_0 [design_1_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.programCounterADD [programcounteradd_default]
Compiling architecture design_1_programcounteradd_0_0_arch of entity xil_defaultlib.design_1_programCounterADD_0_0 [design_1_programcounteradd_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture design_1_regfile_0_0_arch of entity xil_defaultlib.design_1_regfile_0_0 [design_1_regfile_0_0_default]
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_design_1_wrapper [tb_design_1_wrapper]
Built simulation snapshot cfg_tb_design_1_wrapper_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 28 21:34:05 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 28 21:34:05 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 973.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/lab4_341/lab4_341.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_design_1_wrapper_behav -key {Behavioral:sim_1:Functional:cfg_tb_design_1_wrapper} -tclbatch {cfg_tb_design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source cfg_tb_design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 985.266 ; gain = 11.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 991.559 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 21:47:23 2020...
