LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY passcode IS
PORT (
					input		: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
					clk 		: IN STD_LOGIC;
					reset		: IN STD_LOGIC;
					output	: OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
		);
END passcode;

ARCHITECTURE Structural OF passcode IS
	COMPONENT fourBitReg PORT (
	input		: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	clk 		: IN STD_LOGIC;
	reset		: IN STD_LOGIC;
	output	: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);

BEGIN
	

END Structural;
