Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 16 16:23:27 2023
| Host         : LAPTOP-7DFI8QQJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |              13 |            5 |
| No           | Yes                   | No                     |              42 |           14 |
| Yes          | No                    | No                     |              13 |            6 |
| Yes          | No                    | Yes                    |             174 |           50 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                      Enable Signal                                                      |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fpga_clk_IBUF                               |                                                                                                                         |                                                                                                                                  |                1 |              1 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         |                                                                                                                         | upg_rst                                                                                                                          |                2 |              2 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                                  |                2 |              3 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/s_axi_wdata                                                                                     | uart_inst/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                                  |                4 |              4 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                                  |                1 |              7 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                          |                5 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                                  |                1 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                          |                5 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                                  |                2 |              8 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                          |                2 |              9 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                          |                2 |             10 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                          |                5 |             16 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart_inst/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                          |                4 |             16 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         |                                                                                                                                  |                7 |             20 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                          |                9 |             32 |
|  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                         | upg_rst                                                                                                                          |                9 |             33 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                          |               10 |             36 |
|  uart_inst/inst/upg_inst/rdStat_BUFG         | uart_inst/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                          |               10 |             49 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     3 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


