C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/cdc_fast_to_slow.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/cdc_fast_to_slow.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cdc_fast_to_slow
-- Compiling module cdc_bit

Top level modules:
	cdc_fast_to_slow

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/cdc_slow_to_fast.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/cdc_slow_to_fast.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cdc_slow_to_fast

Top level modules:
	cdc_slow_to_fast

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/sincos_lut.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/sincos_lut.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity sincos_lut
-- Compiling architecture rtl of sincos_lut

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/mod_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/mod_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mod_tb

Top level modules:
	mod_tb

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/ask_mod.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/ask_mod.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ask_mod

Top level modules:
	ask_mod

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/lfsr_5bit_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/lfsr_5bit_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lfsr_5bit_tb

Top level modules:
	lfsr_5bit_tb

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/cdc_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/cdc_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cdc_tb

Top level modules:
	cdc_tb

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/dds_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/dds_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dds_tb

Top level modules:
	dds_tb

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/bpsk.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/bpsk.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module bpsk_mod

Top level modules:
	bpsk_mod

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/waveform_gen.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/waveform_gen.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity waveform_gen
-- Compiling architecture rtl of waveform_gen

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/lfsr_5bit.sv {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/lfsr_5bit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lfsr_5bit

Top level modules:
	lfsr_5bit

} {} {}} C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/clock1hz.v {1 {vlog -work work -sv -stats=none C:/Users/ew820/Desktop/eric_wu_75286914_Lab5/rtl/Lab5/Lab5_template_de1soc/clock1hz.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module clock1hz

Top level modules:
	clock1hz

} {} {}}
