
Wine_prediction_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bd0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00017330  08009da0  08009da0  00019da0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080210d0  080210d0  00040984  2**0
                  CONTENTS
  4 .ARM          00000008  080210d0  080210d0  000310d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080210d8  080210d8  00040984  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080210d8  080210d8  000310d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080210dc  080210dc  000310dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000984  20000000  080210e0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000085c  200009a0  08021a64  000409a0  2**5
                  ALLOC
 10 ._user_heap_stack 00001004  200011fc  08021a64  000411fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040984  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b42e  00000000  00000000  000409b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034a9  00000000  00000000  0005bde2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  0005f290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001270  00000000  00000000  00060658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035c61  00000000  00000000  000618c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b45f  00000000  00000000  00097529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013cf59  00000000  00000000  000b2988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ef8e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b9c  00000000  00000000  001ef934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000009c  00000000  00000000  001f54d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000014d  00000000  00000000  001f556c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200009a0 	.word	0x200009a0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009d78 	.word	0x08009d78

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200009a4 	.word	0x200009a4
 80001fc:	08009d78 	.word	0x08009d78

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a8:	f001 f823 	bl	80015f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ac:	f000 f815 	bl	80005da <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b0:	f000 fa6c 	bl	8000a8c <MX_GPIO_Init>
  MX_CRC_Init();
 80005b4:	f000 f864 	bl	8000680 <MX_CRC_Init>
  MX_FMC_Init();
 80005b8:	f000 fa02 	bl	80009c0 <MX_FMC_Init>
  MX_I2C1_Init();
 80005bc:	f000 f882 	bl	80006c4 <MX_I2C1_Init>
  MX_SAI1_Init();
 80005c0:	f000 f8c0 	bl	8000744 <MX_SAI1_Init>
  //MX_SDMMC1_SD_Init();
  MX_SPI2_Init();
 80005c4:	f000 f926 	bl	8000814 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005c8:	f000 f962 	bl	8000890 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005cc:	f000 f9ac 	bl	8000928 <MX_USART3_UART_Init>
  //MX_USB_OTG_FS_PCD_Init();
  MX_X_CUBE_AI_Init();
 80005d0:	f005 ff9e 	bl	8006510 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 80005d4:	f005 ffaa 	bl	800652c <MX_X_CUBE_AI_Process>
 80005d8:	e7fc      	b.n	80005d4 <main+0x30>

080005da <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b096      	sub	sp, #88	; 0x58
 80005de:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e0:	f107 0314 	add.w	r3, r7, #20
 80005e4:	2244      	movs	r2, #68	; 0x44
 80005e6:	2100      	movs	r1, #0
 80005e8:	4618      	mov	r0, r3
 80005ea:	f008 fa55 	bl	8008a98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80005fc:	2000      	movs	r0, #0
 80005fe:	f001 fd41 	bl	8002084 <HAL_PWREx_ControlVoltageScaling>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000608:	f000 fc5e 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 800060c:	2330      	movs	r3, #48	; 0x30
 800060e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000614:	2301      	movs	r3, #1
 8000616:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800061c:	2360      	movs	r3, #96	; 0x60
 800061e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000620:	2302      	movs	r3, #2
 8000622:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000624:	2301      	movs	r3, #1
 8000626:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000628:	2301      	movs	r3, #1
 800062a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800062c:	233c      	movs	r3, #60	; 0x3c
 800062e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000630:	2305      	movs	r3, #5
 8000632:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000634:	2302      	movs	r3, #2
 8000636:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000638:	2302      	movs	r3, #2
 800063a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063c:	f107 0314 	add.w	r3, r7, #20
 8000640:	4618      	mov	r0, r3
 8000642:	f001 fdd3 	bl	80021ec <HAL_RCC_OscConfig>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <SystemClock_Config+0x76>
  {
    Error_Handler();
 800064c:	f000 fc3c 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000650:	230f      	movs	r3, #15
 8000652:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000654:	2303      	movs	r3, #3
 8000656:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	2105      	movs	r1, #5
 8000668:	4618      	mov	r0, r3
 800066a:	f002 f9d9 	bl	8002a20 <HAL_RCC_ClockConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000674:	f000 fc28 	bl	8000ec8 <Error_Handler>
  }
}
 8000678:	bf00      	nop
 800067a:	3758      	adds	r7, #88	; 0x58
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000684:	4b0d      	ldr	r3, [pc, #52]	; (80006bc <MX_CRC_Init+0x3c>)
 8000686:	4a0e      	ldr	r2, [pc, #56]	; (80006c0 <MX_CRC_Init+0x40>)
 8000688:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800068a:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <MX_CRC_Init+0x3c>)
 800068c:	2200      	movs	r2, #0
 800068e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <MX_CRC_Init+0x3c>)
 8000692:	2200      	movs	r2, #0
 8000694:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000696:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_CRC_Init+0x3c>)
 8000698:	2200      	movs	r2, #0
 800069a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800069c:	4b07      	ldr	r3, [pc, #28]	; (80006bc <MX_CRC_Init+0x3c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80006a2:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_CRC_Init+0x3c>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006a8:	4804      	ldr	r0, [pc, #16]	; (80006bc <MX_CRC_Init+0x3c>)
 80006aa:	f001 f8fd 	bl	80018a8 <HAL_CRC_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80006b4:	f000 fc08 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200009bc 	.word	0x200009bc
 80006c0:	40023000 	.word	0x40023000

080006c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	; (8000738 <MX_I2C1_Init+0x74>)
 80006ca:	4a1c      	ldr	r2, [pc, #112]	; (800073c <MX_I2C1_Init+0x78>)
 80006cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80006ce:	4b1a      	ldr	r3, [pc, #104]	; (8000738 <MX_I2C1_Init+0x74>)
 80006d0:	4a1b      	ldr	r2, [pc, #108]	; (8000740 <MX_I2C1_Init+0x7c>)
 80006d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006d4:	4b18      	ldr	r3, [pc, #96]	; (8000738 <MX_I2C1_Init+0x74>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006da:	4b17      	ldr	r3, [pc, #92]	; (8000738 <MX_I2C1_Init+0x74>)
 80006dc:	2201      	movs	r2, #1
 80006de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e0:	4b15      	ldr	r3, [pc, #84]	; (8000738 <MX_I2C1_Init+0x74>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006e6:	4b14      	ldr	r3, [pc, #80]	; (8000738 <MX_I2C1_Init+0x74>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006ec:	4b12      	ldr	r3, [pc, #72]	; (8000738 <MX_I2C1_Init+0x74>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006f2:	4b11      	ldr	r3, [pc, #68]	; (8000738 <MX_I2C1_Init+0x74>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <MX_I2C1_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006fe:	480e      	ldr	r0, [pc, #56]	; (8000738 <MX_I2C1_Init+0x74>)
 8000700:	f001 fb6e 	bl	8001de0 <HAL_I2C_Init>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800070a:	f000 fbdd 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800070e:	2100      	movs	r1, #0
 8000710:	4809      	ldr	r0, [pc, #36]	; (8000738 <MX_I2C1_Init+0x74>)
 8000712:	f001 fc00 	bl	8001f16 <HAL_I2CEx_ConfigAnalogFilter>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800071c:	f000 fbd4 	bl	8000ec8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000720:	2100      	movs	r1, #0
 8000722:	4805      	ldr	r0, [pc, #20]	; (8000738 <MX_I2C1_Init+0x74>)
 8000724:	f001 fc42 	bl	8001fac <HAL_I2CEx_ConfigDigitalFilter>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800072e:	f000 fbcb 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200009e0 	.word	0x200009e0
 800073c:	40005400 	.word	0x40005400
 8000740:	307075b1 	.word	0x307075b1

08000744 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000748:	4b2f      	ldr	r3, [pc, #188]	; (8000808 <MX_SAI1_Init+0xc4>)
 800074a:	4a30      	ldr	r2, [pc, #192]	; (800080c <MX_SAI1_Init+0xc8>)
 800074c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800074e:	4b2e      	ldr	r3, [pc, #184]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000750:	2200      	movs	r2, #0
 8000752:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000754:	4b2c      	ldr	r3, [pc, #176]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 800075a:	4b2b      	ldr	r3, [pc, #172]	; (8000808 <MX_SAI1_Init+0xc4>)
 800075c:	2240      	movs	r2, #64	; 0x40
 800075e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000760:	4b29      	ldr	r3, [pc, #164]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000762:	2200      	movs	r2, #0
 8000764:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000766:	4b28      	ldr	r3, [pc, #160]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000768:	2200      	movs	r2, #0
 800076a:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800076c:	4b26      	ldr	r3, [pc, #152]	; (8000808 <MX_SAI1_Init+0xc4>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000772:	4b25      	ldr	r3, [pc, #148]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000778:	4b23      	ldr	r3, [pc, #140]	; (8000808 <MX_SAI1_Init+0xc4>)
 800077a:	2200      	movs	r2, #0
 800077c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800077e:	4b22      	ldr	r3, [pc, #136]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000780:	2200      	movs	r2, #0
 8000782:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000784:	4b20      	ldr	r3, [pc, #128]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800078a:	4b1f      	ldr	r3, [pc, #124]	; (8000808 <MX_SAI1_Init+0xc4>)
 800078c:	4a20      	ldr	r2, [pc, #128]	; (8000810 <MX_SAI1_Init+0xcc>)
 800078e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000790:	4b1d      	ldr	r3, [pc, #116]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000796:	4b1c      	ldr	r3, [pc, #112]	; (8000808 <MX_SAI1_Init+0xc4>)
 8000798:	2200      	movs	r2, #0
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800079c:	4b1a      	ldr	r3, [pc, #104]	; (8000808 <MX_SAI1_Init+0xc4>)
 800079e:	2200      	movs	r2, #0
 80007a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80007a2:	4b19      	ldr	r3, [pc, #100]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 80007a8:	4b17      	ldr	r3, [pc, #92]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 80007b0:	4b15      	ldr	r3, [pc, #84]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80007b6:	4b14      	ldr	r3, [pc, #80]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007bc:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80007be:	4b12      	ldr	r3, [pc, #72]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007c0:	2208      	movs	r2, #8
 80007c2:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80007c4:	4b10      	ldr	r3, [pc, #64]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80007ca:	4b0f      	ldr	r3, [pc, #60]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80007d0:	4b0d      	ldr	r3, [pc, #52]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80007d6:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80007dc:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007de:	2200      	movs	r2, #0
 80007e0:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80007e2:	4b09      	ldr	r3, [pc, #36]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80007e8:	4b07      	ldr	r3, [pc, #28]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <MX_SAI1_Init+0xc4>)
 80007f6:	f004 f977 	bl	8004ae8 <HAL_SAI_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8000800:	f000 fb62 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000a34 	.word	0x20000a34
 800080c:	40015404 	.word	0x40015404
 8000810:	0002ee00 	.word	0x0002ee00

08000814 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000818:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <MX_SPI2_Init+0x74>)
 800081a:	4a1c      	ldr	r2, [pc, #112]	; (800088c <MX_SPI2_Init+0x78>)
 800081c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800081e:	4b1a      	ldr	r3, [pc, #104]	; (8000888 <MX_SPI2_Init+0x74>)
 8000820:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000824:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <MX_SPI2_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800082c:	4b16      	ldr	r3, [pc, #88]	; (8000888 <MX_SPI2_Init+0x74>)
 800082e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000832:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000834:	4b14      	ldr	r3, [pc, #80]	; (8000888 <MX_SPI2_Init+0x74>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800083a:	4b13      	ldr	r3, [pc, #76]	; (8000888 <MX_SPI2_Init+0x74>)
 800083c:	2200      	movs	r2, #0
 800083e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_SPI2_Init+0x74>)
 8000842:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000846:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <MX_SPI2_Init+0x74>)
 800084a:	2208      	movs	r2, #8
 800084c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_SPI2_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_SPI2_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_SPI2_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_SPI2_Init+0x74>)
 8000862:	2207      	movs	r2, #7
 8000864:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <MX_SPI2_Init+0x74>)
 8000868:	2200      	movs	r2, #0
 800086a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_SPI2_Init+0x74>)
 800086e:	2208      	movs	r2, #8
 8000870:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000872:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_SPI2_Init+0x74>)
 8000874:	f004 fb50 	bl	8004f18 <HAL_SPI_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800087e:	f000 fb23 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000ac8 	.word	0x20000ac8
 800088c:	40003800 	.word	0x40003800

08000890 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000894:	4b22      	ldr	r3, [pc, #136]	; (8000920 <MX_USART2_UART_Init+0x90>)
 8000896:	4a23      	ldr	r2, [pc, #140]	; (8000924 <MX_USART2_UART_Init+0x94>)
 8000898:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089a:	4b21      	ldr	r3, [pc, #132]	; (8000920 <MX_USART2_UART_Init+0x90>)
 800089c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ae:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b4:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ba:	4b19      	ldr	r3, [pc, #100]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c0:	4b17      	ldr	r3, [pc, #92]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c6:	4b16      	ldr	r3, [pc, #88]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008cc:	4b14      	ldr	r3, [pc, #80]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d2:	4b13      	ldr	r3, [pc, #76]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d8:	4811      	ldr	r0, [pc, #68]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008da:	f004 fc08 	bl	80050ee <HAL_UART_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008e4:	f000 faf0 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008e8:	2100      	movs	r1, #0
 80008ea:	480d      	ldr	r0, [pc, #52]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008ec:	f005 faf6 	bl	8005edc <HAL_UARTEx_SetTxFifoThreshold>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008f6:	f000 fae7 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008fa:	2100      	movs	r1, #0
 80008fc:	4808      	ldr	r0, [pc, #32]	; (8000920 <MX_USART2_UART_Init+0x90>)
 80008fe:	f005 fb2b 	bl	8005f58 <HAL_UARTEx_SetRxFifoThreshold>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000908:	f000 fade 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	; (8000920 <MX_USART2_UART_Init+0x90>)
 800090e:	f005 faac 	bl	8005e6a <HAL_UARTEx_DisableFifoMode>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000918:	f000 fad6 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000b2c 	.word	0x20000b2c
 8000924:	40004400 	.word	0x40004400

08000928 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800092c:	4b22      	ldr	r3, [pc, #136]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 800092e:	4a23      	ldr	r2, [pc, #140]	; (80009bc <MX_USART3_UART_Init+0x94>)
 8000930:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000932:	4b21      	ldr	r3, [pc, #132]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000934:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000938:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800093a:	4b1f      	ldr	r3, [pc, #124]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000940:	4b1d      	ldr	r3, [pc, #116]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000946:	4b1c      	ldr	r3, [pc, #112]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000948:	2200      	movs	r2, #0
 800094a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800094c:	4b1a      	ldr	r3, [pc, #104]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 800094e:	220c      	movs	r2, #12
 8000950:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000952:	4b19      	ldr	r3, [pc, #100]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000958:	4b17      	ldr	r3, [pc, #92]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 800095a:	2200      	movs	r2, #0
 800095c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095e:	4b16      	ldr	r3, [pc, #88]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000960:	2200      	movs	r2, #0
 8000962:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000964:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000966:	2200      	movs	r2, #0
 8000968:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800096a:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 800096c:	2200      	movs	r2, #0
 800096e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000970:	4811      	ldr	r0, [pc, #68]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000972:	f004 fbbc 	bl	80050ee <HAL_UART_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800097c:	f000 faa4 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000980:	2100      	movs	r1, #0
 8000982:	480d      	ldr	r0, [pc, #52]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000984:	f005 faaa 	bl	8005edc <HAL_UARTEx_SetTxFifoThreshold>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800098e:	f000 fa9b 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000992:	2100      	movs	r1, #0
 8000994:	4808      	ldr	r0, [pc, #32]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 8000996:	f005 fadf 	bl	8005f58 <HAL_UARTEx_SetRxFifoThreshold>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009a0:	f000 fa92 	bl	8000ec8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009a4:	4804      	ldr	r0, [pc, #16]	; (80009b8 <MX_USART3_UART_Init+0x90>)
 80009a6:	f005 fa60 	bl	8005e6a <HAL_UARTEx_DisableFifoMode>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009b0:	f000 fa8a 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	20000bc0 	.word	0x20000bc0
 80009bc:	40004800 	.word	0x40004800

080009c0 <MX_FMC_Init>:

}

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b088      	sub	sp, #32
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80009c6:	463b      	mov	r3, r7
 80009c8:	2220      	movs	r2, #32
 80009ca:	2100      	movs	r1, #0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f008 f863 	bl	8008a98 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80009d2:	4b2c      	ldr	r3, [pc, #176]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009d4:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80009d8:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80009da:	4b2a      	ldr	r3, [pc, #168]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009dc:	4a2a      	ldr	r2, [pc, #168]	; (8000a88 <MX_FMC_Init+0xc8>)
 80009de:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80009e0:	4b28      	ldr	r3, [pc, #160]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80009e6:	4b27      	ldr	r3, [pc, #156]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 80009ec:	4b25      	ldr	r3, [pc, #148]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009ee:	2204      	movs	r2, #4
 80009f0:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80009f2:	4b24      	ldr	r3, [pc, #144]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009f4:	2210      	movs	r2, #16
 80009f6:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 80009f8:	4b22      	ldr	r3, [pc, #136]	; (8000a84 <MX_FMC_Init+0xc4>)
 80009fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000a00:	4b20      	ldr	r3, [pc, #128]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000a06:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000a0c:	4b1d      	ldr	r3, [pc, #116]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 8000a12:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a18:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000a1a:	4b1a      	ldr	r3, [pc, #104]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000a20:	4b18      	ldr	r3, [pc, #96]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 8000a26:	4b17      	ldr	r3, [pc, #92]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a28:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000a2c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000a2e:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000a34:	4b13      	ldr	r3, [pc, #76]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000a3a:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000a40:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000a46:	230f      	movs	r3, #15
 8000a48:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000a4a:	230f      	movs	r3, #15
 8000a4c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000a4e:	23ff      	movs	r3, #255	; 0xff
 8000a50:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000a56:	230f      	movs	r3, #15
 8000a58:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000a5a:	2310      	movs	r3, #16
 8000a5c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000a66:	463b      	mov	r3, r7
 8000a68:	2200      	movs	r2, #0
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4805      	ldr	r0, [pc, #20]	; (8000a84 <MX_FMC_Init+0xc4>)
 8000a6e:	f004 faf6 	bl	800505e <HAL_SRAM_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000a78:	f000 fa26 	bl	8000ec8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000a7c:	bf00      	nop
 8000a7e:	3720      	adds	r7, #32
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000c54 	.word	0x20000c54
 8000a88:	a0000104 	.word	0xa0000104

08000a8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08e      	sub	sp, #56	; 0x38
 8000a90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000aa2:	4bb2      	ldr	r3, [pc, #712]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa6:	4ab1      	ldr	r2, [pc, #708]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aae:	4baf      	ldr	r3, [pc, #700]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ab6:	623b      	str	r3, [r7, #32]
 8000ab8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aba:	4bac      	ldr	r3, [pc, #688]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abe:	4aab      	ldr	r2, [pc, #684]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000ac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ac4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ac6:	4ba9      	ldr	r3, [pc, #676]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ace:	61fb      	str	r3, [r7, #28]
 8000ad0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ad2:	4ba6      	ldr	r3, [pc, #664]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	4aa5      	ldr	r2, [pc, #660]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000ad8:	f043 0310 	orr.w	r3, r3, #16
 8000adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ade:	4ba3      	ldr	r3, [pc, #652]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae2:	f003 0310 	and.w	r3, r3, #16
 8000ae6:	61bb      	str	r3, [r7, #24]
 8000ae8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	4ba0      	ldr	r3, [pc, #640]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aee:	4a9f      	ldr	r2, [pc, #636]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000af0:	f043 0302 	orr.w	r3, r3, #2
 8000af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000af6:	4b9d      	ldr	r3, [pc, #628]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	617b      	str	r3, [r7, #20]
 8000b00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b02:	4b9a      	ldr	r3, [pc, #616]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b06:	4a99      	ldr	r2, [pc, #612]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b0e:	4b97      	ldr	r3, [pc, #604]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b1a:	4b94      	ldr	r3, [pc, #592]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	4a93      	ldr	r2, [pc, #588]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b26:	4b91      	ldr	r3, [pc, #580]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000b32:	f001 fb4b 	bl	80021cc <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b36:	4b8d      	ldr	r3, [pc, #564]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3a:	4a8c      	ldr	r2, [pc, #560]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b3c:	f043 0308 	orr.w	r3, r3, #8
 8000b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b42:	4b8a      	ldr	r3, [pc, #552]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b46:	f003 0308 	and.w	r3, r3, #8
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	4b87      	ldr	r3, [pc, #540]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b52:	4a86      	ldr	r2, [pc, #536]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b54:	f043 0304 	orr.w	r3, r3, #4
 8000b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b5a:	4b84      	ldr	r3, [pc, #528]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5e:	f003 0304 	and.w	r3, r3, #4
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b66:	4b81      	ldr	r3, [pc, #516]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6a:	4a80      	ldr	r2, [pc, #512]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b6c:	f043 0320 	orr.w	r3, r3, #32
 8000b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b72:	4b7e      	ldr	r3, [pc, #504]	; (8000d6c <MX_GPIO_Init+0x2e0>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b76:	f003 0320 	and.w	r3, r3, #32
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f244 0114 	movw	r1, #16404	; 0x4014
 8000b84:	487a      	ldr	r0, [pc, #488]	; (8000d70 <MX_GPIO_Init+0x2e4>)
 8000b86:	f001 f913 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b90:	4878      	ldr	r0, [pc, #480]	; (8000d74 <MX_GPIO_Init+0x2e8>)
 8000b92:	f001 f90d 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2140      	movs	r1, #64	; 0x40
 8000b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b9e:	f001 f907 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	4874      	ldr	r0, [pc, #464]	; (8000d78 <MX_GPIO_Init+0x2ec>)
 8000ba8:	f001 f902 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000bac:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000bbe:	2305      	movs	r3, #5
 8000bc0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	486c      	ldr	r0, [pc, #432]	; (8000d7c <MX_GPIO_Init+0x2f0>)
 8000bca:	f000 ff5f 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000bce:	f244 0314 	movw	r3, #16404	; 0x4014
 8000bd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	4862      	ldr	r0, [pc, #392]	; (8000d70 <MX_GPIO_Init+0x2e4>)
 8000be8:	f000 ff50 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000bec:	2310      	movs	r3, #16
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	485c      	ldr	r0, [pc, #368]	; (8000d78 <MX_GPIO_Init+0x2ec>)
 8000c08:	f000 ff40 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000c0c:	23b0      	movs	r3, #176	; 0xb0
 8000c0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c10:	2302      	movs	r3, #2
 8000c12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c1c:	230a      	movs	r3, #10
 8000c1e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c24:	4619      	mov	r1, r3
 8000c26:	4855      	ldr	r0, [pc, #340]	; (8000d7c <MX_GPIO_Init+0x2f0>)
 8000c28:	f000 ff30 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000c2c:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c3e:	2305      	movs	r3, #5
 8000c40:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c46:	4619      	mov	r1, r3
 8000c48:	484d      	ldr	r0, [pc, #308]	; (8000d80 <MX_GPIO_Init+0x2f4>)
 8000c4a:	f000 ff1f 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c52:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c60:	4619      	mov	r1, r3
 8000c62:	4846      	ldr	r0, [pc, #280]	; (8000d7c <MX_GPIO_Init+0x2f0>)
 8000c64:	f000 ff12 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000c68:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000c6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	2300      	movs	r3, #0
 8000c78:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c7a:	230a      	movs	r3, #10
 8000c7c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c82:	4619      	mov	r1, r3
 8000c84:	483a      	ldr	r0, [pc, #232]	; (8000d70 <MX_GPIO_Init+0x2e4>)
 8000c86:	f000 ff01 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000c8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c90:	2302      	movs	r3, #2
 8000c92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4832      	ldr	r0, [pc, #200]	; (8000d70 <MX_GPIO_Init+0x2e4>)
 8000ca8:	f000 fef0 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000cac:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000cbe:	2305      	movs	r3, #5
 8000cc0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4829      	ldr	r0, [pc, #164]	; (8000d70 <MX_GPIO_Init+0x2e4>)
 8000cca:	f000 fedf 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000cce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4823      	ldr	r0, [pc, #140]	; (8000d74 <MX_GPIO_Init+0x2e8>)
 8000ce8:	f000 fed0 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000cec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cf2:	2312      	movs	r3, #18
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cfe:	2304      	movs	r3, #4
 8000d00:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d06:	4619      	mov	r1, r3
 8000d08:	481d      	ldr	r0, [pc, #116]	; (8000d80 <MX_GPIO_Init+0x2f4>)
 8000d0a:	f000 febf 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000d0e:	2340      	movs	r3, #64	; 0x40
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d12:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d20:	4619      	mov	r1, r3
 8000d22:	4814      	ldr	r0, [pc, #80]	; (8000d74 <MX_GPIO_Init+0x2e8>)
 8000d24:	f000 feb2 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000d28:	2384      	movs	r3, #132	; 0x84
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000d38:	2306      	movs	r3, #6
 8000d3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	480c      	ldr	r0, [pc, #48]	; (8000d74 <MX_GPIO_Init+0x2e8>)
 8000d44:	f000 fea2 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d58:	2308      	movs	r3, #8
 8000d5a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d60:	4619      	mov	r1, r3
 8000d62:	4804      	ldr	r0, [pc, #16]	; (8000d74 <MX_GPIO_Init+0x2e8>)
 8000d64:	f000 fe92 	bl	8001a8c <HAL_GPIO_Init>
 8000d68:	e00c      	b.n	8000d84 <MX_GPIO_Init+0x2f8>
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	48001c00 	.word	0x48001c00
 8000d74:	48000800 	.word	0x48000800
 8000d78:	48000400 	.word	0x48000400
 8000d7c:	48002000 	.word	0x48002000
 8000d80:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000d84:	2318      	movs	r3, #24
 8000d86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d88:	230b      	movs	r3, #11
 8000d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d94:	4619      	mov	r1, r3
 8000d96:	4849      	ldr	r0, [pc, #292]	; (8000ebc <MX_GPIO_Init+0x430>)
 8000d98:	f000 fe78 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000d9c:	2381      	movs	r3, #129	; 0x81
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000da0:	230b      	movs	r3, #11
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f000 fe6b 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000db6:	2320      	movs	r3, #32
 8000db8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000dca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd4:	f000 fe5a 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000dd8:	2340      	movs	r3, #64	; 0x40
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de4:	2300      	movs	r3, #0
 8000de6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000de8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dec:	4619      	mov	r1, r3
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df2:	f000 fe4b 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000df6:	2302      	movs	r3, #2
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e02:	2300      	movs	r3, #0
 8000e04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000e06:	2302      	movs	r3, #2
 8000e08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e14:	f000 fe3a 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000e18:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e26:	2300      	movs	r3, #0
 8000e28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000e2a:	230b      	movs	r3, #11
 8000e2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e32:	4619      	mov	r1, r3
 8000e34:	4822      	ldr	r0, [pc, #136]	; (8000ec0 <MX_GPIO_Init+0x434>)
 8000e36:	f000 fe29 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000e3a:	2310      	movs	r3, #16
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2300      	movs	r3, #0
 8000e48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000e4a:	230a      	movs	r3, #10
 8000e4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e52:	4619      	mov	r1, r3
 8000e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e58:	f000 fe18 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e60:	230b      	movs	r3, #11
 8000e62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000e68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4815      	ldr	r0, [pc, #84]	; (8000ec4 <MX_GPIO_Init+0x438>)
 8000e70:	f000 fe0c 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000e74:	2304      	movs	r3, #4
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	2300      	movs	r3, #0
 8000e82:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000e84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e88:	4619      	mov	r1, r3
 8000e8a:	480e      	ldr	r0, [pc, #56]	; (8000ec4 <MX_GPIO_Init+0x438>)
 8000e8c:	f000 fdfe 	bl	8001a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e96:	2302      	movs	r3, #2
 8000e98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000ea2:	2306      	movs	r3, #6
 8000ea4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <MX_GPIO_Init+0x438>)
 8000eae:	f000 fded 	bl	8001a8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eb2:	bf00      	nop
 8000eb4:	3738      	adds	r7, #56	; 0x38
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	48000800 	.word	0x48000800
 8000ec0:	48001400 	.word	0x48001400
 8000ec4:	48000400 	.word	0x48000400

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <Error_Handler+0x8>
	...

08000ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <HAL_MspInit+0x44>)
 8000edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ede:	4a0e      	ldr	r2, [pc, #56]	; (8000f18 <HAL_MspInit+0x44>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6613      	str	r3, [r2, #96]	; 0x60
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <HAL_MspInit+0x44>)
 8000ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <HAL_MspInit+0x44>)
 8000ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef6:	4a08      	ldr	r2, [pc, #32]	; (8000f18 <HAL_MspInit+0x44>)
 8000ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efc:	6593      	str	r3, [r2, #88]	; 0x58
 8000efe:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_MspInit+0x44>)
 8000f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f06:	603b      	str	r3, [r7, #0]
 8000f08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <HAL_CRC_MspInit+0x38>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d10b      	bne.n	8000f46 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <HAL_CRC_MspInit+0x3c>)
 8000f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f32:	4a09      	ldr	r2, [pc, #36]	; (8000f58 <HAL_CRC_MspInit+0x3c>)
 8000f34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f38:	6493      	str	r3, [r2, #72]	; 0x48
 8000f3a:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <HAL_CRC_MspInit+0x3c>)
 8000f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40023000 	.word	0x40023000
 8000f58:	40021000 	.word	0x40021000

08000f5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b0b2      	sub	sp, #200	; 0xc8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f64:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f74:	f107 0318 	add.w	r3, r7, #24
 8000f78:	229c      	movs	r2, #156	; 0x9c
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f007 fd8b 	bl	8008a98 <memset>
  if(hi2c->Instance==I2C1)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a33      	ldr	r2, [pc, #204]	; (8001054 <HAL_I2C_MspInit+0xf8>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d15e      	bne.n	800104a <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f8c:	2340      	movs	r3, #64	; 0x40
 8000f8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f90:	2300      	movs	r3, #0
 8000f92:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f94:	f107 0318 	add.w	r3, r7, #24
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 fffb 	bl	8002f94 <HAL_RCCEx_PeriphCLKConfig>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fa4:	f7ff ff90 	bl	8000ec8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa8:	4b2b      	ldr	r3, [pc, #172]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8000faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fac:	4a2a      	ldr	r2, [pc, #168]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8000fae:	f043 0302 	orr.w	r3, r3, #2
 8000fb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8000fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fc0:	4b25      	ldr	r3, [pc, #148]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8000fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc4:	4a24      	ldr	r2, [pc, #144]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fcc:	4b22      	ldr	r3, [pc, #136]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8000fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000fd8:	f001 f8f8 	bl	80021cc <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8000fdc:	2340      	movs	r3, #64	; 0x40
 8000fde:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fe2:	2312      	movs	r3, #18
 8000fe4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ff4:	2304      	movs	r3, #4
 8000ff6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8000ffa:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000ffe:	4619      	mov	r1, r3
 8001000:	4816      	ldr	r0, [pc, #88]	; (800105c <HAL_I2C_MspInit+0x100>)
 8001002:	f000 fd43 	bl	8001a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8001006:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800100a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800100e:	2312      	movs	r3, #18
 8001010:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001014:	2301      	movs	r3, #1
 8001016:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800101a:	2303      	movs	r3, #3
 800101c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001020:	2304      	movs	r3, #4
 8001022:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800102a:	4619      	mov	r1, r3
 800102c:	480c      	ldr	r0, [pc, #48]	; (8001060 <HAL_I2C_MspInit+0x104>)
 800102e:	f000 fd2d 	bl	8001a8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001032:	4b09      	ldr	r3, [pc, #36]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8001034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001036:	4a08      	ldr	r2, [pc, #32]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8001038:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800103c:	6593      	str	r3, [r2, #88]	; 0x58
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_I2C_MspInit+0xfc>)
 8001040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001042:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800104a:	bf00      	nop
 800104c:	37c8      	adds	r7, #200	; 0xc8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40005400 	.word	0x40005400
 8001058:	40021000 	.word	0x40021000
 800105c:	48000400 	.word	0x48000400
 8001060:	48001800 	.word	0x48001800

08001064 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a25      	ldr	r2, [pc, #148]	; (8001118 <HAL_SPI_MspInit+0xb4>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d144      	bne.n	8001110 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001086:	4b25      	ldr	r3, [pc, #148]	; (800111c <HAL_SPI_MspInit+0xb8>)
 8001088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800108a:	4a24      	ldr	r2, [pc, #144]	; (800111c <HAL_SPI_MspInit+0xb8>)
 800108c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001090:	6593      	str	r3, [r2, #88]	; 0x58
 8001092:	4b22      	ldr	r3, [pc, #136]	; (800111c <HAL_SPI_MspInit+0xb8>)
 8001094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800109e:	4b1f      	ldr	r3, [pc, #124]	; (800111c <HAL_SPI_MspInit+0xb8>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a2:	4a1e      	ldr	r2, [pc, #120]	; (800111c <HAL_SPI_MspInit+0xb8>)
 80010a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010aa:	4b1c      	ldr	r3, [pc, #112]	; (800111c <HAL_SPI_MspInit+0xb8>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b6:	4b19      	ldr	r3, [pc, #100]	; (800111c <HAL_SPI_MspInit+0xb8>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ba:	4a18      	ldr	r2, [pc, #96]	; (800111c <HAL_SPI_MspInit+0xb8>)
 80010bc:	f043 0302 	orr.w	r3, r3, #2
 80010c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010c2:	4b16      	ldr	r3, [pc, #88]	; (800111c <HAL_SPI_MspInit+0xb8>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 80010ce:	2301      	movs	r3, #1
 80010d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010da:	2303      	movs	r3, #3
 80010dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010de:	2305      	movs	r3, #5
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	4619      	mov	r1, r3
 80010e8:	480d      	ldr	r0, [pc, #52]	; (8001120 <HAL_SPI_MspInit+0xbc>)
 80010ea:	f000 fccf 	bl	8001a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 80010ee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80010f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f4:	2302      	movs	r3, #2
 80010f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001100:	2305      	movs	r3, #5
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <HAL_SPI_MspInit+0xc0>)
 800110c:	f000 fcbe 	bl	8001a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001110:	bf00      	nop
 8001112:	3728      	adds	r7, #40	; 0x28
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40003800 	.word	0x40003800
 800111c:	40021000 	.word	0x40021000
 8001120:	48002000 	.word	0x48002000
 8001124:	48000400 	.word	0x48000400

08001128 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b0b4      	sub	sp, #208	; 0xd0
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001140:	f107 0320 	add.w	r3, r7, #32
 8001144:	229c      	movs	r2, #156	; 0x9c
 8001146:	2100      	movs	r1, #0
 8001148:	4618      	mov	r0, r3
 800114a:	f007 fca5 	bl	8008a98 <memset>
  if(huart->Instance==USART2)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a54      	ldr	r2, [pc, #336]	; (80012a4 <HAL_UART_MspInit+0x17c>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d13c      	bne.n	80011d2 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001158:	2302      	movs	r3, #2
 800115a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800115c:	2300      	movs	r3, #0
 800115e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f107 0320 	add.w	r3, r7, #32
 8001164:	4618      	mov	r0, r3
 8001166:	f001 ff15 	bl	8002f94 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001170:	f7ff feaa 	bl	8000ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001174:	4b4c      	ldr	r3, [pc, #304]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001178:	4a4b      	ldr	r2, [pc, #300]	; (80012a8 <HAL_UART_MspInit+0x180>)
 800117a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800117e:	6593      	str	r3, [r2, #88]	; 0x58
 8001180:	4b49      	ldr	r3, [pc, #292]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001188:	61fb      	str	r3, [r7, #28]
 800118a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	4b46      	ldr	r3, [pc, #280]	; (80012a8 <HAL_UART_MspInit+0x180>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001190:	4a45      	ldr	r2, [pc, #276]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001198:	4b43      	ldr	r3, [pc, #268]	; (80012a8 <HAL_UART_MspInit+0x180>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	61bb      	str	r3, [r7, #24]
 80011a2:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 80011a4:	230c      	movs	r3, #12
 80011a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011aa:	2302      	movs	r3, #2
 80011ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b6:	2303      	movs	r3, #3
 80011b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011bc:	2307      	movs	r3, #7
 80011be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011c6:	4619      	mov	r1, r3
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011cc:	f000 fc5e 	bl	8001a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80011d0:	e063      	b.n	800129a <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a35      	ldr	r2, [pc, #212]	; (80012ac <HAL_UART_MspInit+0x184>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d15e      	bne.n	800129a <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011dc:	2304      	movs	r3, #4
 80011de:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011e4:	f107 0320 	add.w	r3, r7, #32
 80011e8:	4618      	mov	r0, r3
 80011ea:	f001 fed3 	bl	8002f94 <HAL_RCCEx_PeriphCLKConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 80011f4:	f7ff fe68 	bl	8000ec8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011f8:	4b2b      	ldr	r3, [pc, #172]	; (80012a8 <HAL_UART_MspInit+0x180>)
 80011fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011fc:	4a2a      	ldr	r2, [pc, #168]	; (80012a8 <HAL_UART_MspInit+0x180>)
 80011fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001202:	6593      	str	r3, [r2, #88]	; 0x58
 8001204:	4b28      	ldr	r3, [pc, #160]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001208:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001210:	4b25      	ldr	r3, [pc, #148]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001214:	4a24      	ldr	r2, [pc, #144]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001216:	f043 0301 	orr.w	r3, r3, #1
 800121a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121c:	4b22      	ldr	r3, [pc, #136]	; (80012a8 <HAL_UART_MspInit+0x180>)
 800121e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	613b      	str	r3, [r7, #16]
 8001226:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001228:	4b1f      	ldr	r3, [pc, #124]	; (80012a8 <HAL_UART_MspInit+0x180>)
 800122a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122c:	4a1e      	ldr	r2, [pc, #120]	; (80012a8 <HAL_UART_MspInit+0x180>)
 800122e:	f043 0302 	orr.w	r3, r3, #2
 8001232:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001234:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <HAL_UART_MspInit+0x180>)
 8001236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 8001240:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001244:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001254:	2303      	movs	r3, #3
 8001256:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800125a:	2307      	movs	r3, #7
 800125c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 8001260:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001264:	4619      	mov	r1, r3
 8001266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800126a:	f000 fc0f 	bl	8001a8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 800126e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001272:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001282:	2303      	movs	r3, #3
 8001284:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001288:	2307      	movs	r3, #7
 800128a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001292:	4619      	mov	r1, r3
 8001294:	4806      	ldr	r0, [pc, #24]	; (80012b0 <HAL_UART_MspInit+0x188>)
 8001296:	f000 fbf9 	bl	8001a8c <HAL_GPIO_Init>
}
 800129a:	bf00      	nop
 800129c:	37d0      	adds	r7, #208	; 0xd0
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40004400 	.word	0x40004400
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40004800 	.word	0x40004800
 80012b0:	48000400 	.word	0x48000400

080012b4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
 80012c6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80012c8:	4b32      	ldr	r3, [pc, #200]	; (8001394 <HAL_FMC_MspInit+0xe0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d15d      	bne.n	800138c <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 80012d0:	4b30      	ldr	r3, [pc, #192]	; (8001394 <HAL_FMC_MspInit+0xe0>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80012d6:	4b30      	ldr	r3, [pc, #192]	; (8001398 <HAL_FMC_MspInit+0xe4>)
 80012d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012da:	4a2f      	ldr	r2, [pc, #188]	; (8001398 <HAL_FMC_MspInit+0xe4>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6513      	str	r3, [r2, #80]	; 0x50
 80012e2:	4b2d      	ldr	r3, [pc, #180]	; (8001398 <HAL_FMC_MspInit+0xe4>)
 80012e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 80012ee:	f64f 739b 	movw	r3, #65435	; 0xff9b
 80012f2:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001300:	230c      	movs	r3, #12
 8001302:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	4619      	mov	r1, r3
 8001308:	4824      	ldr	r0, [pc, #144]	; (800139c <HAL_FMC_MspInit+0xe8>)
 800130a:	f000 fbbf 	bl	8001a8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 800130e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8001312:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001320:	230c      	movs	r3, #12
 8001322:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	4619      	mov	r1, r3
 8001328:	481d      	ldr	r0, [pc, #116]	; (80013a0 <HAL_FMC_MspInit+0xec>)
 800132a:	f000 fbaf 	bl	8001a8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133a:	2303      	movs	r3, #3
 800133c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800133e:	230c      	movs	r3, #12
 8001340:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	4619      	mov	r1, r3
 8001346:	4817      	ldr	r0, [pc, #92]	; (80013a4 <HAL_FMC_MspInit+0xf0>)
 8001348:	f000 fba0 	bl	8001a8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 800134c:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001350:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001352:	2302      	movs	r3, #2
 8001354:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135a:	2303      	movs	r3, #3
 800135c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800135e:	230c      	movs	r3, #12
 8001360:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	4619      	mov	r1, r3
 8001366:	4810      	ldr	r0, [pc, #64]	; (80013a8 <HAL_FMC_MspInit+0xf4>)
 8001368:	f000 fb90 	bl	8001a8c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 800136c:	233f      	movs	r3, #63	; 0x3f
 800136e:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800137c:	230c      	movs	r3, #12
 800137e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	4619      	mov	r1, r3
 8001384:	4809      	ldr	r0, [pc, #36]	; (80013ac <HAL_FMC_MspInit+0xf8>)
 8001386:	f000 fb81 	bl	8001a8c <HAL_GPIO_Init>
 800138a:	e000      	b.n	800138e <HAL_FMC_MspInit+0xda>
    return;
 800138c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000ca4 	.word	0x20000ca4
 8001398:	40021000 	.word	0x40021000
 800139c:	48001000 	.word	0x48001000
 80013a0:	48000c00 	.word	0x48000c00
 80013a4:	48000400 	.word	0x48000400
 80013a8:	48001400 	.word	0x48001400
 80013ac:	48001800 	.word	0x48001800

080013b0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80013b8:	f7ff ff7c 	bl	80012b4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b0b0      	sub	sp, #192	; 0xc0
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	229c      	movs	r2, #156	; 0x9c
 80013d2:	2100      	movs	r1, #0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f007 fb5f 	bl	8008a98 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a32      	ldr	r2, [pc, #200]	; (80014a8 <HAL_SAI_MspInit+0xe4>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d15d      	bne.n	80014a0 <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80013e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	67fb      	str	r3, [r7, #124]	; 0x7c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80013ee:	2301      	movs	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80013f6:	2310      	movs	r3, #16
 80013f8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80013fa:	2302      	movs	r3, #2
 80013fc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013fe:	2302      	movs	r3, #2
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001402:	2302      	movs	r3, #2
 8001404:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8001406:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800140a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4618      	mov	r0, r3
 8001412:	f001 fdbf 	bl	8002f94 <HAL_RCCEx_PeriphCLKConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 800141c:	f7ff fd54 	bl	8000ec8 <Error_Handler>
    }

    if (SAI1_client == 0)
 8001420:	4b22      	ldr	r3, [pc, #136]	; (80014ac <HAL_SAI_MspInit+0xe8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d10b      	bne.n	8001440 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001428:	4b21      	ldr	r3, [pc, #132]	; (80014b0 <HAL_SAI_MspInit+0xec>)
 800142a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800142c:	4a20      	ldr	r2, [pc, #128]	; (80014b0 <HAL_SAI_MspInit+0xec>)
 800142e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001432:	6613      	str	r3, [r2, #96]	; 0x60
 8001434:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <HAL_SAI_MspInit+0xec>)
 8001436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001438:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8001440:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <HAL_SAI_MspInit+0xe8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	4a19      	ldr	r2, [pc, #100]	; (80014ac <HAL_SAI_MspInit+0xe8>)
 8001448:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 800144a:	f44f 7308 	mov.w	r3, #544	; 0x220
 800144e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001464:	230d      	movs	r3, #13
 8001466:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800146e:	4619      	mov	r1, r3
 8001470:	4810      	ldr	r0, [pc, #64]	; (80014b4 <HAL_SAI_MspInit+0xf0>)
 8001472:	f000 fb0b 	bl	8001a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 8001476:	2364      	movs	r3, #100	; 0x64
 8001478:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147c:	2302      	movs	r3, #2
 800147e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800148e:	230d      	movs	r3, #13
 8001490:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001494:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001498:	4619      	mov	r1, r3
 800149a:	4807      	ldr	r0, [pc, #28]	; (80014b8 <HAL_SAI_MspInit+0xf4>)
 800149c:	f000 faf6 	bl	8001a8c <HAL_GPIO_Init>

    }
}
 80014a0:	bf00      	nop
 80014a2:	37c0      	adds	r7, #192	; 0xc0
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40015404 	.word	0x40015404
 80014ac:	20000ca8 	.word	0x20000ca8
 80014b0:	40021000 	.word	0x40021000
 80014b4:	48000400 	.word	0x48000400
 80014b8:	48001000 	.word	0x48001000

080014bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <NMI_Handler+0x4>

080014c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c6:	e7fe      	b.n	80014c6 <HardFault_Handler+0x4>

080014c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014cc:	e7fe      	b.n	80014cc <MemManage_Handler+0x4>

080014ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d2:	e7fe      	b.n	80014d2 <BusFault_Handler+0x4>

080014d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <UsageFault_Handler+0x4>

080014da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001508:	f000 f8c8 	bl	800169c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}

08001510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001518:	4a14      	ldr	r2, [pc, #80]	; (800156c <_sbrk+0x5c>)
 800151a:	4b15      	ldr	r3, [pc, #84]	; (8001570 <_sbrk+0x60>)
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001524:	4b13      	ldr	r3, [pc, #76]	; (8001574 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800152c:	4b11      	ldr	r3, [pc, #68]	; (8001574 <_sbrk+0x64>)
 800152e:	4a12      	ldr	r2, [pc, #72]	; (8001578 <_sbrk+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001532:	4b10      	ldr	r3, [pc, #64]	; (8001574 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	429a      	cmp	r2, r3
 800153e:	d207      	bcs.n	8001550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001540:	f007 fa80 	bl	8008a44 <__errno>
 8001544:	4603      	mov	r3, r0
 8001546:	220c      	movs	r2, #12
 8001548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295
 800154e:	e009      	b.n	8001564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001550:	4b08      	ldr	r3, [pc, #32]	; (8001574 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001556:	4b07      	ldr	r3, [pc, #28]	; (8001574 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	; (8001574 <_sbrk+0x64>)
 8001560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	200a0000 	.word	0x200a0000
 8001570:	00000800 	.word	0x00000800
 8001574:	20000cac 	.word	0x20000cac
 8001578:	20001200 	.word	0x20001200

0800157c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <SystemInit+0x20>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001586:	4a05      	ldr	r2, [pc, #20]	; (800159c <SystemInit+0x20>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015a4:	f7ff ffea 	bl	800157c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015a8:	480c      	ldr	r0, [pc, #48]	; (80015dc <LoopForever+0x6>)
  ldr r1, =_edata
 80015aa:	490d      	ldr	r1, [pc, #52]	; (80015e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015ac:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <LoopForever+0xe>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b0:	e002      	b.n	80015b8 <LoopCopyDataInit>

080015b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b6:	3304      	adds	r3, #4

080015b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015bc:	d3f9      	bcc.n	80015b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015be:	4a0a      	ldr	r2, [pc, #40]	; (80015e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015c0:	4c0a      	ldr	r4, [pc, #40]	; (80015ec <LoopForever+0x16>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c4:	e001      	b.n	80015ca <LoopFillZerobss>

080015c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c8:	3204      	adds	r2, #4

080015ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015cc:	d3fb      	bcc.n	80015c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ce:	f007 fa3f 	bl	8008a50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015d2:	f7fe ffe7 	bl	80005a4 <main>

080015d6 <LoopForever>:

LoopForever:
    b LoopForever
 80015d6:	e7fe      	b.n	80015d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015d8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	20000984 	.word	0x20000984
  ldr r2, =_sidata
 80015e4:	080210e0 	.word	0x080210e0
  ldr r2, =_sbss
 80015e8:	200009a0 	.word	0x200009a0
  ldr r4, =_ebss
 80015ec:	200011fc 	.word	0x200011fc

080015f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC1_IRQHandler>

080015f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015f8:	2300      	movs	r3, #0
 80015fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015fc:	2003      	movs	r0, #3
 80015fe:	f000 f91f 	bl	8001840 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001602:	2000      	movs	r0, #0
 8001604:	f000 f80e 	bl	8001624 <HAL_InitTick>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d002      	beq.n	8001614 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	71fb      	strb	r3, [r7, #7]
 8001612:	e001      	b.n	8001618 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001614:	f7ff fc5e 	bl	8000ed4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001618:	79fb      	ldrb	r3, [r7, #7]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800162c:	2300      	movs	r3, #0
 800162e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001630:	4b17      	ldr	r3, [pc, #92]	; (8001690 <HAL_InitTick+0x6c>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d023      	beq.n	8001680 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001638:	4b16      	ldr	r3, [pc, #88]	; (8001694 <HAL_InitTick+0x70>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b14      	ldr	r3, [pc, #80]	; (8001690 <HAL_InitTick+0x6c>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001646:	fbb3 f3f1 	udiv	r3, r3, r1
 800164a:	fbb2 f3f3 	udiv	r3, r2, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f000 f91d 	bl	800188e <HAL_SYSTICK_Config>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d10f      	bne.n	800167a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2b0f      	cmp	r3, #15
 800165e:	d809      	bhi.n	8001674 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001660:	2200      	movs	r2, #0
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	f04f 30ff 	mov.w	r0, #4294967295
 8001668:	f000 f8f5 	bl	8001856 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800166c:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <HAL_InitTick+0x74>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	e007      	b.n	8001684 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	e004      	b.n	8001684 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	73fb      	strb	r3, [r7, #15]
 800167e:	e001      	b.n	8001684 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001684:	7bfb      	ldrb	r3, [r7, #15]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000008 	.word	0x20000008
 8001694:	20000000 	.word	0x20000000
 8001698:	20000004 	.word	0x20000004

0800169c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016a0:	4b06      	ldr	r3, [pc, #24]	; (80016bc <HAL_IncTick+0x20>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <HAL_IncTick+0x24>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4413      	add	r3, r2
 80016ac:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <HAL_IncTick+0x24>)
 80016ae:	6013      	str	r3, [r2, #0]
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	20000008 	.word	0x20000008
 80016c0:	20000cb0 	.word	0x20000cb0

080016c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  return uwTick;
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <HAL_GetTick+0x14>)
 80016ca:	681b      	ldr	r3, [r3, #0]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000cb0 	.word	0x20000cb0

080016dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <__NVIC_SetPriorityGrouping+0x44>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f8:	4013      	ands	r3, r2
 80016fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001704:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800170c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800170e:	4a04      	ldr	r2, [pc, #16]	; (8001720 <__NVIC_SetPriorityGrouping+0x44>)
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	60d3      	str	r3, [r2, #12]
}
 8001714:	bf00      	nop
 8001716:	3714      	adds	r7, #20
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001728:	4b04      	ldr	r3, [pc, #16]	; (800173c <__NVIC_GetPriorityGrouping+0x18>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	f003 0307 	and.w	r3, r3, #7
}
 8001732:	4618      	mov	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	6039      	str	r1, [r7, #0]
 800174a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001750:	2b00      	cmp	r3, #0
 8001752:	db0a      	blt.n	800176a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	b2da      	uxtb	r2, r3
 8001758:	490c      	ldr	r1, [pc, #48]	; (800178c <__NVIC_SetPriority+0x4c>)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	440b      	add	r3, r1
 8001764:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001768:	e00a      	b.n	8001780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4908      	ldr	r1, [pc, #32]	; (8001790 <__NVIC_SetPriority+0x50>)
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	3b04      	subs	r3, #4
 8001778:	0112      	lsls	r2, r2, #4
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	440b      	add	r3, r1
 800177e:	761a      	strb	r2, [r3, #24]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	e000e100 	.word	0xe000e100
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001794:	b480      	push	{r7}
 8001796:	b089      	sub	sp, #36	; 0x24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	f1c3 0307 	rsb	r3, r3, #7
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	bf28      	it	cs
 80017b2:	2304      	movcs	r3, #4
 80017b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3304      	adds	r3, #4
 80017ba:	2b06      	cmp	r3, #6
 80017bc:	d902      	bls.n	80017c4 <NVIC_EncodePriority+0x30>
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3b03      	subs	r3, #3
 80017c2:	e000      	b.n	80017c6 <NVIC_EncodePriority+0x32>
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	f04f 32ff 	mov.w	r2, #4294967295
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43da      	mvns	r2, r3
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	401a      	ands	r2, r3
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017dc:	f04f 31ff 	mov.w	r1, #4294967295
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	43d9      	mvns	r1, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ec:	4313      	orrs	r3, r2
         );
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3724      	adds	r7, #36	; 0x24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800180c:	d301      	bcc.n	8001812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800180e:	2301      	movs	r3, #1
 8001810:	e00f      	b.n	8001832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001812:	4a0a      	ldr	r2, [pc, #40]	; (800183c <SysTick_Config+0x40>)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3b01      	subs	r3, #1
 8001818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800181a:	210f      	movs	r1, #15
 800181c:	f04f 30ff 	mov.w	r0, #4294967295
 8001820:	f7ff ff8e 	bl	8001740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001824:	4b05      	ldr	r3, [pc, #20]	; (800183c <SysTick_Config+0x40>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800182a:	4b04      	ldr	r3, [pc, #16]	; (800183c <SysTick_Config+0x40>)
 800182c:	2207      	movs	r2, #7
 800182e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	e000e010 	.word	0xe000e010

08001840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ff47 	bl	80016dc <__NVIC_SetPriorityGrouping>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b086      	sub	sp, #24
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	607a      	str	r2, [r7, #4]
 8001862:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001868:	f7ff ff5c 	bl	8001724 <__NVIC_GetPriorityGrouping>
 800186c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	68b9      	ldr	r1, [r7, #8]
 8001872:	6978      	ldr	r0, [r7, #20]
 8001874:	f7ff ff8e 	bl	8001794 <NVIC_EncodePriority>
 8001878:	4602      	mov	r2, r0
 800187a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187e:	4611      	mov	r1, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff5d 	bl	8001740 <__NVIC_SetPriority>
}
 8001886:	bf00      	nop
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff ffb0 	bl	80017fc <SysTick_Config>
 800189c:	4603      	mov	r3, r0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e054      	b.n	8001964 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	7f5b      	ldrb	r3, [r3, #29]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d105      	bne.n	80018d0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff fb26 	bl	8000f1c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2202      	movs	r2, #2
 80018d4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	791b      	ldrb	r3, [r3, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d10c      	bne.n	80018f8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a22      	ldr	r2, [pc, #136]	; (800196c <HAL_CRC_Init+0xc4>)
 80018e4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 0218 	bic.w	r2, r2, #24
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	e00c      	b.n	8001912 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6899      	ldr	r1, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	461a      	mov	r2, r3
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f834 	bl	8001970 <HAL_CRCEx_Polynomial_Set>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e028      	b.n	8001964 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	795b      	ldrb	r3, [r3, #5]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d105      	bne.n	8001926 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f04f 32ff 	mov.w	r2, #4294967295
 8001922:	611a      	str	r2, [r3, #16]
 8001924:	e004      	b.n	8001930 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6912      	ldr	r2, [r2, #16]
 800192e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	695a      	ldr	r2, [r3, #20]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	430a      	orrs	r2, r1
 8001944:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	699a      	ldr	r2, [r3, #24]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	430a      	orrs	r2, r1
 800195a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	04c11db7 	.word	0x04c11db7

08001970 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001980:	231f      	movs	r3, #31
 8001982:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	2b00      	cmp	r3, #0
 800198c:	d102      	bne.n	8001994 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	75fb      	strb	r3, [r7, #23]
 8001992:	e063      	b.n	8001a5c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001994:	bf00      	nop
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1e5a      	subs	r2, r3, #1
 800199a:	613a      	str	r2, [r7, #16]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d009      	beq.n	80019b4 <HAL_CRCEx_Polynomial_Set+0x44>
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	f003 031f 	and.w	r3, r3, #31
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0f0      	beq.n	8001996 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b18      	cmp	r3, #24
 80019b8:	d846      	bhi.n	8001a48 <HAL_CRCEx_Polynomial_Set+0xd8>
 80019ba:	a201      	add	r2, pc, #4	; (adr r2, 80019c0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80019bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c0:	08001a4f 	.word	0x08001a4f
 80019c4:	08001a49 	.word	0x08001a49
 80019c8:	08001a49 	.word	0x08001a49
 80019cc:	08001a49 	.word	0x08001a49
 80019d0:	08001a49 	.word	0x08001a49
 80019d4:	08001a49 	.word	0x08001a49
 80019d8:	08001a49 	.word	0x08001a49
 80019dc:	08001a49 	.word	0x08001a49
 80019e0:	08001a3d 	.word	0x08001a3d
 80019e4:	08001a49 	.word	0x08001a49
 80019e8:	08001a49 	.word	0x08001a49
 80019ec:	08001a49 	.word	0x08001a49
 80019f0:	08001a49 	.word	0x08001a49
 80019f4:	08001a49 	.word	0x08001a49
 80019f8:	08001a49 	.word	0x08001a49
 80019fc:	08001a49 	.word	0x08001a49
 8001a00:	08001a31 	.word	0x08001a31
 8001a04:	08001a49 	.word	0x08001a49
 8001a08:	08001a49 	.word	0x08001a49
 8001a0c:	08001a49 	.word	0x08001a49
 8001a10:	08001a49 	.word	0x08001a49
 8001a14:	08001a49 	.word	0x08001a49
 8001a18:	08001a49 	.word	0x08001a49
 8001a1c:	08001a49 	.word	0x08001a49
 8001a20:	08001a25 	.word	0x08001a25
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	2b06      	cmp	r3, #6
 8001a28:	d913      	bls.n	8001a52 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001a2e:	e010      	b.n	8001a52 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	2b07      	cmp	r3, #7
 8001a34:	d90f      	bls.n	8001a56 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001a3a:	e00c      	b.n	8001a56 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	2b0f      	cmp	r3, #15
 8001a40:	d90b      	bls.n	8001a5a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001a46:	e008      	b.n	8001a5a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	75fb      	strb	r3, [r7, #23]
        break;
 8001a4c:	e006      	b.n	8001a5c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001a4e:	bf00      	nop
 8001a50:	e004      	b.n	8001a5c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001a52:	bf00      	nop
 8001a54:	e002      	b.n	8001a5c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001a56:	bf00      	nop
 8001a58:	e000      	b.n	8001a5c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001a5a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8001a5c:	7dfb      	ldrb	r3, [r7, #23]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10d      	bne.n	8001a7e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f023 0118 	bic.w	r1, r3, #24
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	371c      	adds	r7, #28
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b087      	sub	sp, #28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a9a:	e166      	b.n	8001d6a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f000 8158 	beq.w	8001d64 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d005      	beq.n	8001acc <HAL_GPIO_Init+0x40>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d130      	bne.n	8001b2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	2203      	movs	r2, #3
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	68da      	ldr	r2, [r3, #12]
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b02:	2201      	movs	r2, #1
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	091b      	lsrs	r3, r3, #4
 8001b18:	f003 0201 	and.w	r2, r3, #1
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d017      	beq.n	8001b6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	2203      	movs	r2, #3
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d123      	bne.n	8001bbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	08da      	lsrs	r2, r3, #3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3208      	adds	r2, #8
 8001b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	220f      	movs	r2, #15
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	08da      	lsrs	r2, r3, #3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3208      	adds	r2, #8
 8001bb8:	6939      	ldr	r1, [r7, #16]
 8001bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	2203      	movs	r2, #3
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0203 	and.w	r2, r3, #3
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f000 80b2 	beq.w	8001d64 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c00:	4b61      	ldr	r3, [pc, #388]	; (8001d88 <HAL_GPIO_Init+0x2fc>)
 8001c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c04:	4a60      	ldr	r2, [pc, #384]	; (8001d88 <HAL_GPIO_Init+0x2fc>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6613      	str	r3, [r2, #96]	; 0x60
 8001c0c:	4b5e      	ldr	r3, [pc, #376]	; (8001d88 <HAL_GPIO_Init+0x2fc>)
 8001c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c18:	4a5c      	ldr	r2, [pc, #368]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c42:	d02b      	beq.n	8001c9c <HAL_GPIO_Init+0x210>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a52      	ldr	r2, [pc, #328]	; (8001d90 <HAL_GPIO_Init+0x304>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d025      	beq.n	8001c98 <HAL_GPIO_Init+0x20c>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a51      	ldr	r2, [pc, #324]	; (8001d94 <HAL_GPIO_Init+0x308>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d01f      	beq.n	8001c94 <HAL_GPIO_Init+0x208>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a50      	ldr	r2, [pc, #320]	; (8001d98 <HAL_GPIO_Init+0x30c>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d019      	beq.n	8001c90 <HAL_GPIO_Init+0x204>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a4f      	ldr	r2, [pc, #316]	; (8001d9c <HAL_GPIO_Init+0x310>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d013      	beq.n	8001c8c <HAL_GPIO_Init+0x200>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a4e      	ldr	r2, [pc, #312]	; (8001da0 <HAL_GPIO_Init+0x314>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d00d      	beq.n	8001c88 <HAL_GPIO_Init+0x1fc>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a4d      	ldr	r2, [pc, #308]	; (8001da4 <HAL_GPIO_Init+0x318>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d007      	beq.n	8001c84 <HAL_GPIO_Init+0x1f8>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4a4c      	ldr	r2, [pc, #304]	; (8001da8 <HAL_GPIO_Init+0x31c>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d101      	bne.n	8001c80 <HAL_GPIO_Init+0x1f4>
 8001c7c:	2307      	movs	r3, #7
 8001c7e:	e00e      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c80:	2308      	movs	r3, #8
 8001c82:	e00c      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c84:	2306      	movs	r3, #6
 8001c86:	e00a      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c88:	2305      	movs	r3, #5
 8001c8a:	e008      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	e006      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c90:	2303      	movs	r3, #3
 8001c92:	e004      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c94:	2302      	movs	r3, #2
 8001c96:	e002      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e000      	b.n	8001c9e <HAL_GPIO_Init+0x212>
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	f002 0203 	and.w	r2, r2, #3
 8001ca4:	0092      	lsls	r2, r2, #2
 8001ca6:	4093      	lsls	r3, r2
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cae:	4937      	ldr	r1, [pc, #220]	; (8001d8c <HAL_GPIO_Init+0x300>)
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001cbc:	4b3b      	ldr	r3, [pc, #236]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ce0:	4a32      	ldr	r2, [pc, #200]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ce6:	4b31      	ldr	r3, [pc, #196]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d0a:	4a28      	ldr	r2, [pc, #160]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d10:	4b26      	ldr	r3, [pc, #152]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d34:	4a1d      	ldr	r2, [pc, #116]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d5e:	4a13      	ldr	r2, [pc, #76]	; (8001dac <HAL_GPIO_Init+0x320>)
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	3301      	adds	r3, #1
 8001d68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	fa22 f303 	lsr.w	r3, r2, r3
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f47f ae91 	bne.w	8001a9c <HAL_GPIO_Init+0x10>
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	bf00      	nop
 8001d7e:	371c      	adds	r7, #28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40010000 	.word	0x40010000
 8001d90:	48000400 	.word	0x48000400
 8001d94:	48000800 	.word	0x48000800
 8001d98:	48000c00 	.word	0x48000c00
 8001d9c:	48001000 	.word	0x48001000
 8001da0:	48001400 	.word	0x48001400
 8001da4:	48001800 	.word	0x48001800
 8001da8:	48001c00 	.word	0x48001c00
 8001dac:	40010400 	.word	0x40010400

08001db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dc0:	787b      	ldrb	r3, [r7, #1]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dc6:	887a      	ldrh	r2, [r7, #2]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dcc:	e002      	b.n	8001dd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dce:	887a      	ldrh	r2, [r7, #2]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e08d      	b.n	8001f0e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d106      	bne.n	8001e0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff f8a8 	bl	8000f5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2224      	movs	r2, #36	; 0x24
 8001e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d107      	bne.n	8001e5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	e006      	b.n	8001e68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001e66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d108      	bne.n	8001e82 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	e007      	b.n	8001e92 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ea0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001eb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691a      	ldr	r2, [r3, #16]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	69d9      	ldr	r1, [r3, #28]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a1a      	ldr	r2, [r3, #32]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0201 	orr.w	r2, r2, #1
 8001eee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2220      	movs	r2, #32
 8001efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b20      	cmp	r3, #32
 8001f2a:	d138      	bne.n	8001f9e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e032      	b.n	8001fa0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2224      	movs	r2, #36	; 0x24
 8001f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0201 	bic.w	r2, r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f68:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6819      	ldr	r1, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f042 0201 	orr.w	r2, r2, #1
 8001f88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e000      	b.n	8001fa0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f9e:	2302      	movs	r3, #2
  }
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b20      	cmp	r3, #32
 8001fc0:	d139      	bne.n	8002036 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d101      	bne.n	8001fd0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e033      	b.n	8002038 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2224      	movs	r2, #36	; 0x24
 8001fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0201 	bic.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ffe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	021b      	lsls	r3, r3, #8
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4313      	orrs	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f042 0201 	orr.w	r2, r2, #1
 8002020:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2220      	movs	r2, #32
 8002026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002032:	2300      	movs	r3, #0
 8002034:	e000      	b.n	8002038 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002036:	2302      	movs	r3, #2
  }
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002048:	4b0d      	ldr	r3, [pc, #52]	; (8002080 <HAL_PWREx_GetVoltageRange+0x3c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002050:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002054:	d102      	bne.n	800205c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800205a:	e00b      	b.n	8002074 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800205c:	4b08      	ldr	r3, [pc, #32]	; (8002080 <HAL_PWREx_GetVoltageRange+0x3c>)
 800205e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002066:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800206a:	d102      	bne.n	8002072 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800206c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002070:	e000      	b.n	8002074 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002072:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002074:	4618      	mov	r0, r3
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40007000 	.word	0x40007000

08002084 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d141      	bne.n	8002116 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002092:	4b4b      	ldr	r3, [pc, #300]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800209a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800209e:	d131      	bne.n	8002104 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020a0:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020a6:	4a46      	ldr	r2, [pc, #280]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020b0:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020b8:	4a41      	ldr	r2, [pc, #260]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80020c0:	4b40      	ldr	r3, [pc, #256]	; (80021c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2232      	movs	r2, #50	; 0x32
 80020c6:	fb02 f303 	mul.w	r3, r2, r3
 80020ca:	4a3f      	ldr	r2, [pc, #252]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	0c9b      	lsrs	r3, r3, #18
 80020d2:	3301      	adds	r3, #1
 80020d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020d6:	e002      	b.n	80020de <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	3b01      	subs	r3, #1
 80020dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020de:	4b38      	ldr	r3, [pc, #224]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ea:	d102      	bne.n	80020f2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1f2      	bne.n	80020d8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020f2:	4b33      	ldr	r3, [pc, #204]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020fe:	d158      	bne.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e057      	b.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002104:	4b2e      	ldr	r3, [pc, #184]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002106:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800210a:	4a2d      	ldr	r2, [pc, #180]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800210c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002110:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002114:	e04d      	b.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800211c:	d141      	bne.n	80021a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800211e:	4b28      	ldr	r3, [pc, #160]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800212a:	d131      	bne.n	8002190 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800212c:	4b24      	ldr	r3, [pc, #144]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800212e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002132:	4a23      	ldr	r2, [pc, #140]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002138:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800213c:	4b20      	ldr	r3, [pc, #128]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002144:	4a1e      	ldr	r2, [pc, #120]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002146:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800214a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800214c:	4b1d      	ldr	r3, [pc, #116]	; (80021c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2232      	movs	r2, #50	; 0x32
 8002152:	fb02 f303 	mul.w	r3, r2, r3
 8002156:	4a1c      	ldr	r2, [pc, #112]	; (80021c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002158:	fba2 2303 	umull	r2, r3, r2, r3
 800215c:	0c9b      	lsrs	r3, r3, #18
 800215e:	3301      	adds	r3, #1
 8002160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002162:	e002      	b.n	800216a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	3b01      	subs	r3, #1
 8002168:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800216a:	4b15      	ldr	r3, [pc, #84]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002176:	d102      	bne.n	800217e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f2      	bne.n	8002164 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800217e:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800218a:	d112      	bne.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e011      	b.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002192:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002196:	4a0a      	ldr	r2, [pc, #40]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800219c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80021a0:	e007      	b.n	80021b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021a2:	4b07      	ldr	r3, [pc, #28]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021aa:	4a05      	ldr	r2, [pc, #20]	; (80021c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021b0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	40007000 	.word	0x40007000
 80021c4:	20000000 	.word	0x20000000
 80021c8:	431bde83 	.word	0x431bde83

080021cc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80021d0:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	4a04      	ldr	r2, [pc, #16]	; (80021e8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80021d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021da:	6053      	str	r3, [r2, #4]
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40007000 	.word	0x40007000

080021ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b088      	sub	sp, #32
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d102      	bne.n	8002200 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	f000 bc08 	b.w	8002a10 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002200:	4b96      	ldr	r3, [pc, #600]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800220a:	4b94      	ldr	r3, [pc, #592]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 80e4 	beq.w	80023ea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d007      	beq.n	8002238 <HAL_RCC_OscConfig+0x4c>
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	2b0c      	cmp	r3, #12
 800222c:	f040 808b 	bne.w	8002346 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b01      	cmp	r3, #1
 8002234:	f040 8087 	bne.w	8002346 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002238:	4b88      	ldr	r3, [pc, #544]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_RCC_OscConfig+0x64>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e3df      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a1a      	ldr	r2, [r3, #32]
 8002254:	4b81      	ldr	r3, [pc, #516]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0308 	and.w	r3, r3, #8
 800225c:	2b00      	cmp	r3, #0
 800225e:	d004      	beq.n	800226a <HAL_RCC_OscConfig+0x7e>
 8002260:	4b7e      	ldr	r3, [pc, #504]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002268:	e005      	b.n	8002276 <HAL_RCC_OscConfig+0x8a>
 800226a:	4b7c      	ldr	r3, [pc, #496]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800226c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002276:	4293      	cmp	r3, r2
 8002278:	d223      	bcs.n	80022c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fdca 	bl	8002e18 <RCC_SetFlashLatencyFromMSIRange>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e3c0      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800228e:	4b73      	ldr	r3, [pc, #460]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a72      	ldr	r2, [pc, #456]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002294:	f043 0308 	orr.w	r3, r3, #8
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	4b70      	ldr	r3, [pc, #448]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	496d      	ldr	r1, [pc, #436]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022ac:	4b6b      	ldr	r3, [pc, #428]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	021b      	lsls	r3, r3, #8
 80022ba:	4968      	ldr	r1, [pc, #416]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	604b      	str	r3, [r1, #4]
 80022c0:	e025      	b.n	800230e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022c2:	4b66      	ldr	r3, [pc, #408]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a65      	ldr	r2, [pc, #404]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022c8:	f043 0308 	orr.w	r3, r3, #8
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	4b63      	ldr	r3, [pc, #396]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	4960      	ldr	r1, [pc, #384]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022e0:	4b5e      	ldr	r3, [pc, #376]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69db      	ldr	r3, [r3, #28]
 80022ec:	021b      	lsls	r3, r3, #8
 80022ee:	495b      	ldr	r1, [pc, #364]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d109      	bne.n	800230e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 fd8a 	bl	8002e18 <RCC_SetFlashLatencyFromMSIRange>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e380      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800230e:	f000 fcc1 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002312:	4602      	mov	r2, r0
 8002314:	4b51      	ldr	r3, [pc, #324]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	091b      	lsrs	r3, r3, #4
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	4950      	ldr	r1, [pc, #320]	; (8002460 <HAL_RCC_OscConfig+0x274>)
 8002320:	5ccb      	ldrb	r3, [r1, r3]
 8002322:	f003 031f 	and.w	r3, r3, #31
 8002326:	fa22 f303 	lsr.w	r3, r2, r3
 800232a:	4a4e      	ldr	r2, [pc, #312]	; (8002464 <HAL_RCC_OscConfig+0x278>)
 800232c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800232e:	4b4e      	ldr	r3, [pc, #312]	; (8002468 <HAL_RCC_OscConfig+0x27c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff f976 	bl	8001624 <HAL_InitTick>
 8002338:	4603      	mov	r3, r0
 800233a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d052      	beq.n	80023e8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	e364      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d032      	beq.n	80023b4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800234e:	4b43      	ldr	r3, [pc, #268]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a42      	ldr	r2, [pc, #264]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800235a:	f7ff f9b3 	bl	80016c4 <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002360:	e008      	b.n	8002374 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002362:	f7ff f9af 	bl	80016c4 <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e34d      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002374:	4b39      	ldr	r3, [pc, #228]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0302 	and.w	r3, r3, #2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0f0      	beq.n	8002362 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002380:	4b36      	ldr	r3, [pc, #216]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a35      	ldr	r2, [pc, #212]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002386:	f043 0308 	orr.w	r3, r3, #8
 800238a:	6013      	str	r3, [r2, #0]
 800238c:	4b33      	ldr	r3, [pc, #204]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	4930      	ldr	r1, [pc, #192]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800239e:	4b2f      	ldr	r3, [pc, #188]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	021b      	lsls	r3, r3, #8
 80023ac:	492b      	ldr	r1, [pc, #172]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	604b      	str	r3, [r1, #4]
 80023b2:	e01a      	b.n	80023ea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80023b4:	4b29      	ldr	r3, [pc, #164]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a28      	ldr	r2, [pc, #160]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023c0:	f7ff f980 	bl	80016c4 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023c8:	f7ff f97c 	bl	80016c4 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e31a      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023da:	4b20      	ldr	r3, [pc, #128]	; (800245c <HAL_RCC_OscConfig+0x270>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1f0      	bne.n	80023c8 <HAL_RCC_OscConfig+0x1dc>
 80023e6:	e000      	b.n	80023ea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d073      	beq.n	80024de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	2b08      	cmp	r3, #8
 80023fa:	d005      	beq.n	8002408 <HAL_RCC_OscConfig+0x21c>
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	2b0c      	cmp	r3, #12
 8002400:	d10e      	bne.n	8002420 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	2b03      	cmp	r3, #3
 8002406:	d10b      	bne.n	8002420 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002408:	4b14      	ldr	r3, [pc, #80]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d063      	beq.n	80024dc <HAL_RCC_OscConfig+0x2f0>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d15f      	bne.n	80024dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e2f7      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002428:	d106      	bne.n	8002438 <HAL_RCC_OscConfig+0x24c>
 800242a:	4b0c      	ldr	r3, [pc, #48]	; (800245c <HAL_RCC_OscConfig+0x270>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a0b      	ldr	r2, [pc, #44]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	e025      	b.n	8002484 <HAL_RCC_OscConfig+0x298>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002440:	d114      	bne.n	800246c <HAL_RCC_OscConfig+0x280>
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a05      	ldr	r2, [pc, #20]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	4b03      	ldr	r3, [pc, #12]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a02      	ldr	r2, [pc, #8]	; (800245c <HAL_RCC_OscConfig+0x270>)
 8002454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	e013      	b.n	8002484 <HAL_RCC_OscConfig+0x298>
 800245c:	40021000 	.word	0x40021000
 8002460:	08009ec0 	.word	0x08009ec0
 8002464:	20000000 	.word	0x20000000
 8002468:	20000004 	.word	0x20000004
 800246c:	4ba0      	ldr	r3, [pc, #640]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a9f      	ldr	r2, [pc, #636]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002476:	6013      	str	r3, [r2, #0]
 8002478:	4b9d      	ldr	r3, [pc, #628]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a9c      	ldr	r2, [pc, #624]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 800247e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d013      	beq.n	80024b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800248c:	f7ff f91a 	bl	80016c4 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002494:	f7ff f916 	bl	80016c4 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b64      	cmp	r3, #100	; 0x64
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e2b4      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024a6:	4b92      	ldr	r3, [pc, #584]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f0      	beq.n	8002494 <HAL_RCC_OscConfig+0x2a8>
 80024b2:	e014      	b.n	80024de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7ff f906 	bl	80016c4 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024bc:	f7ff f902 	bl	80016c4 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	; 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e2a0      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ce:	4b88      	ldr	r3, [pc, #544]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x2d0>
 80024da:	e000      	b.n	80024de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d060      	beq.n	80025ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d005      	beq.n	80024fc <HAL_RCC_OscConfig+0x310>
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b0c      	cmp	r3, #12
 80024f4:	d119      	bne.n	800252a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d116      	bne.n	800252a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024fc:	4b7c      	ldr	r3, [pc, #496]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002504:	2b00      	cmp	r3, #0
 8002506:	d005      	beq.n	8002514 <HAL_RCC_OscConfig+0x328>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e27d      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002514:	4b76      	ldr	r3, [pc, #472]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	061b      	lsls	r3, r3, #24
 8002522:	4973      	ldr	r1, [pc, #460]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002524:	4313      	orrs	r3, r2
 8002526:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002528:	e040      	b.n	80025ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d023      	beq.n	800257a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002532:	4b6f      	ldr	r3, [pc, #444]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a6e      	ldr	r2, [pc, #440]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800253c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253e:	f7ff f8c1 	bl	80016c4 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002546:	f7ff f8bd 	bl	80016c4 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e25b      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002558:	4b65      	ldr	r3, [pc, #404]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0f0      	beq.n	8002546 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002564:	4b62      	ldr	r3, [pc, #392]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	061b      	lsls	r3, r3, #24
 8002572:	495f      	ldr	r1, [pc, #380]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002574:	4313      	orrs	r3, r2
 8002576:	604b      	str	r3, [r1, #4]
 8002578:	e018      	b.n	80025ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800257a:	4b5d      	ldr	r3, [pc, #372]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a5c      	ldr	r2, [pc, #368]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002586:	f7ff f89d 	bl	80016c4 <HAL_GetTick>
 800258a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800258e:	f7ff f899 	bl	80016c4 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e237      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025a0:	4b53      	ldr	r3, [pc, #332]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f0      	bne.n	800258e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0308 	and.w	r3, r3, #8
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d03c      	beq.n	8002632 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	695b      	ldr	r3, [r3, #20]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d01c      	beq.n	80025fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025c0:	4b4b      	ldr	r3, [pc, #300]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80025c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025c6:	4a4a      	ldr	r2, [pc, #296]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d0:	f7ff f878 	bl	80016c4 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025d8:	f7ff f874 	bl	80016c4 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e212      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025ea:	4b41      	ldr	r3, [pc, #260]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80025ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d0ef      	beq.n	80025d8 <HAL_RCC_OscConfig+0x3ec>
 80025f8:	e01b      	b.n	8002632 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025fa:	4b3d      	ldr	r3, [pc, #244]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80025fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002600:	4a3b      	ldr	r2, [pc, #236]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002602:	f023 0301 	bic.w	r3, r3, #1
 8002606:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260a:	f7ff f85b 	bl	80016c4 <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002612:	f7ff f857 	bl	80016c4 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e1f5      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002624:	4b32      	ldr	r3, [pc, #200]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002626:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1ef      	bne.n	8002612 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	2b00      	cmp	r3, #0
 800263c:	f000 80a6 	beq.w	800278c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002640:	2300      	movs	r3, #0
 8002642:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002644:	4b2a      	ldr	r3, [pc, #168]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10d      	bne.n	800266c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002650:	4b27      	ldr	r3, [pc, #156]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002654:	4a26      	ldr	r2, [pc, #152]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 8002656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800265a:	6593      	str	r3, [r2, #88]	; 0x58
 800265c:	4b24      	ldr	r3, [pc, #144]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 800265e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002668:	2301      	movs	r3, #1
 800266a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800266c:	4b21      	ldr	r3, [pc, #132]	; (80026f4 <HAL_RCC_OscConfig+0x508>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002674:	2b00      	cmp	r3, #0
 8002676:	d118      	bne.n	80026aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002678:	4b1e      	ldr	r3, [pc, #120]	; (80026f4 <HAL_RCC_OscConfig+0x508>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a1d      	ldr	r2, [pc, #116]	; (80026f4 <HAL_RCC_OscConfig+0x508>)
 800267e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002682:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002684:	f7ff f81e 	bl	80016c4 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800268c:	f7ff f81a 	bl	80016c4 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e1b8      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800269e:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <HAL_RCC_OscConfig+0x508>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d108      	bne.n	80026c4 <HAL_RCC_OscConfig+0x4d8>
 80026b2:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80026b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b8:	4a0d      	ldr	r2, [pc, #52]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026c2:	e029      	b.n	8002718 <HAL_RCC_OscConfig+0x52c>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	2b05      	cmp	r3, #5
 80026ca:	d115      	bne.n	80026f8 <HAL_RCC_OscConfig+0x50c>
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80026ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d2:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80026d4:	f043 0304 	orr.w	r3, r3, #4
 80026d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026dc:	4b04      	ldr	r3, [pc, #16]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e2:	4a03      	ldr	r2, [pc, #12]	; (80026f0 <HAL_RCC_OscConfig+0x504>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026ec:	e014      	b.n	8002718 <HAL_RCC_OscConfig+0x52c>
 80026ee:	bf00      	nop
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40007000 	.word	0x40007000
 80026f8:	4b9d      	ldr	r3, [pc, #628]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80026fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026fe:	4a9c      	ldr	r2, [pc, #624]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002700:	f023 0301 	bic.w	r3, r3, #1
 8002704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002708:	4b99      	ldr	r3, [pc, #612]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 800270a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800270e:	4a98      	ldr	r2, [pc, #608]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002710:	f023 0304 	bic.w	r3, r3, #4
 8002714:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d016      	beq.n	800274e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002720:	f7fe ffd0 	bl	80016c4 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002726:	e00a      	b.n	800273e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002728:	f7fe ffcc 	bl	80016c4 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	f241 3288 	movw	r2, #5000	; 0x1388
 8002736:	4293      	cmp	r3, r2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e168      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800273e:	4b8c      	ldr	r3, [pc, #560]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0ed      	beq.n	8002728 <HAL_RCC_OscConfig+0x53c>
 800274c:	e015      	b.n	800277a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274e:	f7fe ffb9 	bl	80016c4 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002754:	e00a      	b.n	800276c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002756:	f7fe ffb5 	bl	80016c4 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	f241 3288 	movw	r2, #5000	; 0x1388
 8002764:	4293      	cmp	r3, r2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e151      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800276c:	4b80      	ldr	r3, [pc, #512]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 800276e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1ed      	bne.n	8002756 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800277a:	7ffb      	ldrb	r3, [r7, #31]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d105      	bne.n	800278c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002780:	4b7b      	ldr	r3, [pc, #492]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002784:	4a7a      	ldr	r2, [pc, #488]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002786:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800278a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0320 	and.w	r3, r3, #32
 8002794:	2b00      	cmp	r3, #0
 8002796:	d03c      	beq.n	8002812 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279c:	2b00      	cmp	r3, #0
 800279e:	d01c      	beq.n	80027da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027a0:	4b73      	ldr	r3, [pc, #460]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80027a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027a6:	4a72      	ldr	r2, [pc, #456]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b0:	f7fe ff88 	bl	80016c4 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027b8:	f7fe ff84 	bl	80016c4 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e122      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027ca:	4b69      	ldr	r3, [pc, #420]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80027cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d0ef      	beq.n	80027b8 <HAL_RCC_OscConfig+0x5cc>
 80027d8:	e01b      	b.n	8002812 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027da:	4b65      	ldr	r3, [pc, #404]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80027dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027e0:	4a63      	ldr	r2, [pc, #396]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80027e2:	f023 0301 	bic.w	r3, r3, #1
 80027e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ea:	f7fe ff6b 	bl	80016c4 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027f2:	f7fe ff67 	bl	80016c4 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e105      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002804:	4b5a      	ldr	r3, [pc, #360]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002806:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1ef      	bne.n	80027f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 80f9 	beq.w	8002a0e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002820:	2b02      	cmp	r3, #2
 8002822:	f040 80cf 	bne.w	80029c4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002826:	4b52      	ldr	r3, [pc, #328]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f003 0203 	and.w	r2, r3, #3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002836:	429a      	cmp	r2, r3
 8002838:	d12c      	bne.n	8002894 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002844:	3b01      	subs	r3, #1
 8002846:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002848:	429a      	cmp	r2, r3
 800284a:	d123      	bne.n	8002894 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002856:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002858:	429a      	cmp	r2, r3
 800285a:	d11b      	bne.n	8002894 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002866:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002868:	429a      	cmp	r2, r3
 800286a:	d113      	bne.n	8002894 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002876:	085b      	lsrs	r3, r3, #1
 8002878:	3b01      	subs	r3, #1
 800287a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800287c:	429a      	cmp	r2, r3
 800287e:	d109      	bne.n	8002894 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	085b      	lsrs	r3, r3, #1
 800288c:	3b01      	subs	r3, #1
 800288e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002890:	429a      	cmp	r2, r3
 8002892:	d071      	beq.n	8002978 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	2b0c      	cmp	r3, #12
 8002898:	d068      	beq.n	800296c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800289a:	4b35      	ldr	r3, [pc, #212]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d105      	bne.n	80028b2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80028a6:	4b32      	ldr	r3, [pc, #200]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e0ac      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80028b6:	4b2e      	ldr	r3, [pc, #184]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a2d      	ldr	r2, [pc, #180]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80028bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028c0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028c2:	f7fe feff 	bl	80016c4 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ca:	f7fe fefb 	bl	80016c4 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e099      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028dc:	4b24      	ldr	r3, [pc, #144]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1f0      	bne.n	80028ca <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028e8:	4b21      	ldr	r3, [pc, #132]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 80028ea:	68da      	ldr	r2, [r3, #12]
 80028ec:	4b21      	ldr	r3, [pc, #132]	; (8002974 <HAL_RCC_OscConfig+0x788>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028f8:	3a01      	subs	r2, #1
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	4311      	orrs	r1, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002902:	0212      	lsls	r2, r2, #8
 8002904:	4311      	orrs	r1, r2
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800290a:	0852      	lsrs	r2, r2, #1
 800290c:	3a01      	subs	r2, #1
 800290e:	0552      	lsls	r2, r2, #21
 8002910:	4311      	orrs	r1, r2
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002916:	0852      	lsrs	r2, r2, #1
 8002918:	3a01      	subs	r2, #1
 800291a:	0652      	lsls	r2, r2, #25
 800291c:	4311      	orrs	r1, r2
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002922:	06d2      	lsls	r2, r2, #27
 8002924:	430a      	orrs	r2, r1
 8002926:	4912      	ldr	r1, [pc, #72]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002928:	4313      	orrs	r3, r2
 800292a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800292c:	4b10      	ldr	r3, [pc, #64]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a0f      	ldr	r2, [pc, #60]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002936:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002938:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	4a0c      	ldr	r2, [pc, #48]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 800293e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002942:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002944:	f7fe febe 	bl	80016c4 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe feba 	bl	80016c4 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e058      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295e:	4b04      	ldr	r3, [pc, #16]	; (8002970 <HAL_RCC_OscConfig+0x784>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800296a:	e050      	b.n	8002a0e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e04f      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
 8002970:	40021000 	.word	0x40021000
 8002974:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002978:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d144      	bne.n	8002a0e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002984:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a23      	ldr	r2, [pc, #140]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 800298a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800298e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002990:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	4a20      	ldr	r2, [pc, #128]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 8002996:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800299a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800299c:	f7fe fe92 	bl	80016c4 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a4:	f7fe fe8e 	bl	80016c4 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e02c      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b6:	4b18      	ldr	r3, [pc, #96]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0x7b8>
 80029c2:	e024      	b.n	8002a0e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	2b0c      	cmp	r3, #12
 80029c8:	d01f      	beq.n	8002a0a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ca:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a12      	ldr	r2, [pc, #72]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 80029d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7fe fe75 	bl	80016c4 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029de:	f7fe fe71 	bl	80016c4 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e00f      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029f0:	4b09      	ldr	r3, [pc, #36]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1f0      	bne.n	80029de <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	4905      	ldr	r1, [pc, #20]	; (8002a18 <HAL_RCC_OscConfig+0x82c>)
 8002a02:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <HAL_RCC_OscConfig+0x830>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	60cb      	str	r3, [r1, #12]
 8002a08:	e001      	b.n	8002a0e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3720      	adds	r7, #32
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	feeefffc 	.word	0xfeeefffc

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e11d      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a38:	4b90      	ldr	r3, [pc, #576]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d910      	bls.n	8002a68 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b8d      	ldr	r3, [pc, #564]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 020f 	bic.w	r2, r3, #15
 8002a4e:	498b      	ldr	r1, [pc, #556]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b89      	ldr	r3, [pc, #548]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e105      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d010      	beq.n	8002a96 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	4b81      	ldr	r3, [pc, #516]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d908      	bls.n	8002a96 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a84:	4b7e      	ldr	r3, [pc, #504]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	497b      	ldr	r1, [pc, #492]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d079      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d11e      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aaa:	4b75      	ldr	r3, [pc, #468]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e0dc      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002aba:	f000 fa07 	bl	8002ecc <RCC_GetSysClockFreqFromPLLSource>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4a70      	ldr	r2, [pc, #448]	; (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d946      	bls.n	8002b54 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002ac6:	4b6e      	ldr	r3, [pc, #440]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d140      	bne.n	8002b54 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ad2:	4b6b      	ldr	r3, [pc, #428]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ada:	4a69      	ldr	r2, [pc, #420]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ae2:	2380      	movs	r3, #128	; 0x80
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	e035      	b.n	8002b54 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d107      	bne.n	8002b00 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002af0:	4b63      	ldr	r3, [pc, #396]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d115      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0b9      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d107      	bne.n	8002b18 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b08:	4b5d      	ldr	r3, [pc, #372]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0ad      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b18:	4b59      	ldr	r3, [pc, #356]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e0a5      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002b28:	f000 f8b4 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	4a55      	ldr	r2, [pc, #340]	; (8002c84 <HAL_RCC_ClockConfig+0x264>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d90f      	bls.n	8002b54 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002b34:	4b52      	ldr	r3, [pc, #328]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d109      	bne.n	8002b54 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b40:	4b4f      	ldr	r3, [pc, #316]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b48:	4a4d      	ldr	r2, [pc, #308]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b54:	4b4a      	ldr	r3, [pc, #296]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f023 0203 	bic.w	r2, r3, #3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4947      	ldr	r1, [pc, #284]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b66:	f7fe fdad 	bl	80016c4 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b6c:	e00a      	b.n	8002b84 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b6e:	f7fe fda9 	bl	80016c4 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e077      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b84:	4b3e      	ldr	r3, [pc, #248]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 020c 	and.w	r2, r3, #12
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d1eb      	bne.n	8002b6e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	2b80      	cmp	r3, #128	; 0x80
 8002b9a:	d105      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b9c:	4b38      	ldr	r3, [pc, #224]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4a37      	ldr	r2, [pc, #220]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002ba2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ba6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d010      	beq.n	8002bd6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	4b31      	ldr	r3, [pc, #196]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d208      	bcs.n	8002bd6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bc4:	4b2e      	ldr	r3, [pc, #184]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	492b      	ldr	r1, [pc, #172]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bd6:	4b29      	ldr	r3, [pc, #164]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d210      	bcs.n	8002c06 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be4:	4b25      	ldr	r3, [pc, #148]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 020f 	bic.w	r2, r3, #15
 8002bec:	4923      	ldr	r1, [pc, #140]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf4:	4b21      	ldr	r3, [pc, #132]	; (8002c7c <HAL_RCC_ClockConfig+0x25c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e036      	b.n	8002c74 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d008      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c12:	4b1b      	ldr	r3, [pc, #108]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	4918      	ldr	r1, [pc, #96]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0308 	and.w	r3, r3, #8
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d009      	beq.n	8002c44 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c30:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	4910      	ldr	r1, [pc, #64]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c44:	f000 f826 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_RCC_ClockConfig+0x260>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	091b      	lsrs	r3, r3, #4
 8002c50:	f003 030f 	and.w	r3, r3, #15
 8002c54:	490c      	ldr	r1, [pc, #48]	; (8002c88 <HAL_RCC_ClockConfig+0x268>)
 8002c56:	5ccb      	ldrb	r3, [r1, r3]
 8002c58:	f003 031f 	and.w	r3, r3, #31
 8002c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c60:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <HAL_RCC_ClockConfig+0x26c>)
 8002c62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c64:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <HAL_RCC_ClockConfig+0x270>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fe fcdb 	bl	8001624 <HAL_InitTick>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	73fb      	strb	r3, [r7, #15]

  return status;
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3718      	adds	r7, #24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40022000 	.word	0x40022000
 8002c80:	40021000 	.word	0x40021000
 8002c84:	04c4b400 	.word	0x04c4b400
 8002c88:	08009ec0 	.word	0x08009ec0
 8002c8c:	20000000 	.word	0x20000000
 8002c90:	20000004 	.word	0x20000004

08002c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b089      	sub	sp, #36	; 0x24
 8002c98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ca2:	4b3e      	ldr	r3, [pc, #248]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 030c 	and.w	r3, r3, #12
 8002caa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cac:	4b3b      	ldr	r3, [pc, #236]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f003 0303 	and.w	r3, r3, #3
 8002cb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x34>
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d121      	bne.n	8002d06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d11e      	bne.n	8002d06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cc8:	4b34      	ldr	r3, [pc, #208]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0308 	and.w	r3, r3, #8
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d107      	bne.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cd4:	4b31      	ldr	r3, [pc, #196]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cda:	0a1b      	lsrs	r3, r3, #8
 8002cdc:	f003 030f 	and.w	r3, r3, #15
 8002ce0:	61fb      	str	r3, [r7, #28]
 8002ce2:	e005      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ce4:	4b2d      	ldr	r3, [pc, #180]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002cf0:	4a2b      	ldr	r2, [pc, #172]	; (8002da0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10d      	bne.n	8002d1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d04:	e00a      	b.n	8002d1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d102      	bne.n	8002d12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d0c:	4b25      	ldr	r3, [pc, #148]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d0e:	61bb      	str	r3, [r7, #24]
 8002d10:	e004      	b.n	8002d1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d18:	4b22      	ldr	r3, [pc, #136]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	2b0c      	cmp	r3, #12
 8002d20:	d134      	bne.n	8002d8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d22:	4b1e      	ldr	r3, [pc, #120]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d003      	beq.n	8002d3a <HAL_RCC_GetSysClockFreq+0xa6>
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d003      	beq.n	8002d40 <HAL_RCC_GetSysClockFreq+0xac>
 8002d38:	e005      	b.n	8002d46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d3a:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d3c:	617b      	str	r3, [r7, #20]
      break;
 8002d3e:	e005      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d40:	4b18      	ldr	r3, [pc, #96]	; (8002da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d42:	617b      	str	r3, [r7, #20]
      break;
 8002d44:	e002      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	617b      	str	r3, [r7, #20]
      break;
 8002d4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d4c:	4b13      	ldr	r3, [pc, #76]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	091b      	lsrs	r3, r3, #4
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	3301      	adds	r3, #1
 8002d58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d5a:	4b10      	ldr	r3, [pc, #64]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	0a1b      	lsrs	r3, r3, #8
 8002d60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	fb03 f202 	mul.w	r2, r3, r2
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	0e5b      	lsrs	r3, r3, #25
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d8c:	69bb      	ldr	r3, [r7, #24]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3724      	adds	r7, #36	; 0x24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	08009ed8 	.word	0x08009ed8
 8002da4:	00f42400 	.word	0x00f42400

08002da8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dac:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <HAL_RCC_GetHCLKFreq+0x14>)
 8002dae:	681b      	ldr	r3, [r3, #0]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	20000000 	.word	0x20000000

08002dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002dc4:	f7ff fff0 	bl	8002da8 <HAL_RCC_GetHCLKFreq>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	4b06      	ldr	r3, [pc, #24]	; (8002de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	0a1b      	lsrs	r3, r3, #8
 8002dd0:	f003 0307 	and.w	r3, r3, #7
 8002dd4:	4904      	ldr	r1, [pc, #16]	; (8002de8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002dd6:	5ccb      	ldrb	r3, [r1, r3]
 8002dd8:	f003 031f 	and.w	r3, r3, #31
 8002ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40021000 	.word	0x40021000
 8002de8:	08009ed0 	.word	0x08009ed0

08002dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002df0:	f7ff ffda 	bl	8002da8 <HAL_RCC_GetHCLKFreq>
 8002df4:	4602      	mov	r2, r0
 8002df6:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	0adb      	lsrs	r3, r3, #11
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	4904      	ldr	r1, [pc, #16]	; (8002e14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e02:	5ccb      	ldrb	r3, [r1, r3]
 8002e04:	f003 031f 	and.w	r3, r3, #31
 8002e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40021000 	.word	0x40021000
 8002e14:	08009ed0 	.word	0x08009ed0

08002e18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e20:	2300      	movs	r3, #0
 8002e22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e24:	4b27      	ldr	r3, [pc, #156]	; (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e30:	f7ff f908 	bl	8002044 <HAL_PWREx_GetVoltageRange>
 8002e34:	6178      	str	r0, [r7, #20]
 8002e36:	e014      	b.n	8002e62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e38:	4b22      	ldr	r3, [pc, #136]	; (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3c:	4a21      	ldr	r2, [pc, #132]	; (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e42:	6593      	str	r3, [r2, #88]	; 0x58
 8002e44:	4b1f      	ldr	r3, [pc, #124]	; (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e50:	f7ff f8f8 	bl	8002044 <HAL_PWREx_GetVoltageRange>
 8002e54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e56:	4b1b      	ldr	r3, [pc, #108]	; (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5a:	4a1a      	ldr	r2, [pc, #104]	; (8002ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002e5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e60:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e68:	d10b      	bne.n	8002e82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b80      	cmp	r3, #128	; 0x80
 8002e6e:	d913      	bls.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2ba0      	cmp	r3, #160	; 0xa0
 8002e74:	d902      	bls.n	8002e7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e76:	2302      	movs	r3, #2
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	e00d      	b.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	613b      	str	r3, [r7, #16]
 8002e80:	e00a      	b.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b7f      	cmp	r3, #127	; 0x7f
 8002e86:	d902      	bls.n	8002e8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002e88:	2302      	movs	r3, #2
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	e004      	b.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b70      	cmp	r3, #112	; 0x70
 8002e92:	d101      	bne.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e94:	2301      	movs	r3, #1
 8002e96:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e98:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 020f 	bic.w	r2, r3, #15
 8002ea0:	4909      	ldr	r1, [pc, #36]	; (8002ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ea8:	4b07      	ldr	r3, [pc, #28]	; (8002ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 030f 	and.w	r3, r3, #15
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d001      	beq.n	8002eba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e000      	b.n	8002ebc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3718      	adds	r7, #24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	40022000 	.word	0x40022000

08002ecc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b087      	sub	sp, #28
 8002ed0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ed2:	4b2d      	ldr	r3, [pc, #180]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d00b      	beq.n	8002efa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d825      	bhi.n	8002f34 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d008      	beq.n	8002f00 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d11f      	bne.n	8002f34 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002ef4:	4b25      	ldr	r3, [pc, #148]	; (8002f8c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ef6:	613b      	str	r3, [r7, #16]
    break;
 8002ef8:	e01f      	b.n	8002f3a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002efa:	4b24      	ldr	r3, [pc, #144]	; (8002f8c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002efc:	613b      	str	r3, [r7, #16]
    break;
 8002efe:	e01c      	b.n	8002f3a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f00:	4b21      	ldr	r3, [pc, #132]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d107      	bne.n	8002f1c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f0c:	4b1e      	ldr	r3, [pc, #120]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	e005      	b.n	8002f28 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f1c:	4b1a      	ldr	r3, [pc, #104]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	091b      	lsrs	r3, r3, #4
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002f28:	4a19      	ldr	r2, [pc, #100]	; (8002f90 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f30:	613b      	str	r3, [r7, #16]
    break;
 8002f32:	e002      	b.n	8002f3a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	613b      	str	r3, [r7, #16]
    break;
 8002f38:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f3a:	4b13      	ldr	r3, [pc, #76]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 030f 	and.w	r3, r3, #15
 8002f44:	3301      	adds	r3, #1
 8002f46:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f48:	4b0f      	ldr	r3, [pc, #60]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	0a1b      	lsrs	r3, r3, #8
 8002f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	fb03 f202 	mul.w	r2, r3, r2
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f5e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f60:	4b09      	ldr	r3, [pc, #36]	; (8002f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	0e5b      	lsrs	r3, r3, #25
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f78:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002f7a:	683b      	ldr	r3, [r7, #0]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	371c      	adds	r7, #28
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	00f42400 	.word	0x00f42400
 8002f90:	08009ed8 	.word	0x08009ed8

08002f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d040      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fb4:	2b80      	cmp	r3, #128	; 0x80
 8002fb6:	d02a      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002fb8:	2b80      	cmp	r3, #128	; 0x80
 8002fba:	d825      	bhi.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002fbc:	2b60      	cmp	r3, #96	; 0x60
 8002fbe:	d026      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002fc0:	2b60      	cmp	r3, #96	; 0x60
 8002fc2:	d821      	bhi.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002fc4:	2b40      	cmp	r3, #64	; 0x40
 8002fc6:	d006      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002fc8:	2b40      	cmp	r3, #64	; 0x40
 8002fca:	d81d      	bhi.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d009      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d010      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002fd4:	e018      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fd6:	4b89      	ldr	r3, [pc, #548]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	4a88      	ldr	r2, [pc, #544]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fe0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fe2:	e015      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3304      	adds	r3, #4
 8002fe8:	2100      	movs	r1, #0
 8002fea:	4618      	mov	r0, r3
 8002fec:	f001 fa82 	bl	80044f4 <RCCEx_PLLSAI1_Config>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ff4:	e00c      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3320      	adds	r3, #32
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f001 fb6d 	bl	80046dc <RCCEx_PLLSAI2_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003006:	e003      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	74fb      	strb	r3, [r7, #19]
      break;
 800300c:	e000      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800300e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003010:	7cfb      	ldrb	r3, [r7, #19]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10b      	bne.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003016:	4b79      	ldr	r3, [pc, #484]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003018:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800301c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003024:	4975      	ldr	r1, [pc, #468]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003026:	4313      	orrs	r3, r2
 8003028:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800302c:	e001      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800302e:	7cfb      	ldrb	r3, [r7, #19]
 8003030:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d047      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003046:	d030      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003048:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800304c:	d82a      	bhi.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800304e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003052:	d02a      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003054:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003058:	d824      	bhi.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800305a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800305e:	d008      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003064:	d81e      	bhi.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800306a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800306e:	d010      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003070:	e018      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003072:	4b62      	ldr	r3, [pc, #392]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	4a61      	ldr	r2, [pc, #388]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800307c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800307e:	e015      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3304      	adds	r3, #4
 8003084:	2100      	movs	r1, #0
 8003086:	4618      	mov	r0, r3
 8003088:	f001 fa34 	bl	80044f4 <RCCEx_PLLSAI1_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003090:	e00c      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	3320      	adds	r3, #32
 8003096:	2100      	movs	r1, #0
 8003098:	4618      	mov	r0, r3
 800309a:	f001 fb1f 	bl	80046dc <RCCEx_PLLSAI2_Config>
 800309e:	4603      	mov	r3, r0
 80030a0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030a2:	e003      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	74fb      	strb	r3, [r7, #19]
      break;
 80030a8:	e000      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80030aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10b      	bne.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030b2:	4b52      	ldr	r3, [pc, #328]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c0:	494e      	ldr	r1, [pc, #312]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80030c8:	e001      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ca:	7cfb      	ldrb	r3, [r7, #19]
 80030cc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 809f 	beq.w	800321a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030dc:	2300      	movs	r3, #0
 80030de:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030e0:	4b46      	ldr	r3, [pc, #280]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80030f0:	2300      	movs	r3, #0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00d      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030f6:	4b41      	ldr	r3, [pc, #260]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fa:	4a40      	ldr	r2, [pc, #256]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80030fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003100:	6593      	str	r3, [r2, #88]	; 0x58
 8003102:	4b3e      	ldr	r3, [pc, #248]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310a:	60bb      	str	r3, [r7, #8]
 800310c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800310e:	2301      	movs	r3, #1
 8003110:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003112:	4b3b      	ldr	r3, [pc, #236]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a3a      	ldr	r2, [pc, #232]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800311c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800311e:	f7fe fad1 	bl	80016c4 <HAL_GetTick>
 8003122:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003124:	e009      	b.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003126:	f7fe facd 	bl	80016c4 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d902      	bls.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	74fb      	strb	r3, [r7, #19]
        break;
 8003138:	e005      	b.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800313a:	4b31      	ldr	r3, [pc, #196]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0ef      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003146:	7cfb      	ldrb	r3, [r7, #19]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d15b      	bne.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800314c:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800314e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003156:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d01f      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	429a      	cmp	r2, r3
 8003168:	d019      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800316a:	4b24      	ldr	r3, [pc, #144]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800316c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003174:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003176:	4b21      	ldr	r3, [pc, #132]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	4a1f      	ldr	r2, [pc, #124]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800317e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003182:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003186:	4b1d      	ldr	r3, [pc, #116]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318c:	4a1b      	ldr	r2, [pc, #108]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800318e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003196:	4a19      	ldr	r2, [pc, #100]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d016      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7fe fa8c 	bl	80016c4 <HAL_GetTick>
 80031ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ae:	e00b      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b0:	f7fe fa88 	bl	80016c4 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80031be:	4293      	cmp	r3, r2
 80031c0:	d902      	bls.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	74fb      	strb	r3, [r7, #19]
            break;
 80031c6:	e006      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031c8:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0ec      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80031d6:	7cfb      	ldrb	r3, [r7, #19]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d10c      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ec:	4903      	ldr	r1, [pc, #12]	; (80031fc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80031f4:	e008      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031f6:	7cfb      	ldrb	r3, [r7, #19]
 80031f8:	74bb      	strb	r3, [r7, #18]
 80031fa:	e005      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80031fc:	40021000 	.word	0x40021000
 8003200:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003208:	7c7b      	ldrb	r3, [r7, #17]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d105      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800320e:	4ba0      	ldr	r3, [pc, #640]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003212:	4a9f      	ldr	r2, [pc, #636]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003218:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00a      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003226:	4b9a      	ldr	r3, [pc, #616]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322c:	f023 0203 	bic.w	r2, r3, #3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003234:	4996      	ldr	r1, [pc, #600]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00a      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003248:	4b91      	ldr	r3, [pc, #580]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324e:	f023 020c 	bic.w	r2, r3, #12
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	498e      	ldr	r1, [pc, #568]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003258:	4313      	orrs	r3, r2
 800325a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800326a:	4b89      	ldr	r3, [pc, #548]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003270:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003278:	4985      	ldr	r1, [pc, #532]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0308 	and.w	r3, r3, #8
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800328c:	4b80      	ldr	r3, [pc, #512]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003292:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329a:	497d      	ldr	r1, [pc, #500]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0310 	and.w	r3, r3, #16
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00a      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032ae:	4b78      	ldr	r3, [pc, #480]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032bc:	4974      	ldr	r1, [pc, #464]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0320 	and.w	r3, r3, #32
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00a      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032d0:	4b6f      	ldr	r3, [pc, #444]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032de:	496c      	ldr	r1, [pc, #432]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032f2:	4b67      	ldr	r3, [pc, #412]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003300:	4963      	ldr	r1, [pc, #396]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00a      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003314:	4b5e      	ldr	r3, [pc, #376]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800331a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003322:	495b      	ldr	r1, [pc, #364]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00a      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003336:	4b56      	ldr	r3, [pc, #344]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800333c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003344:	4952      	ldr	r1, [pc, #328]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003346:	4313      	orrs	r3, r2
 8003348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003358:	4b4d      	ldr	r3, [pc, #308]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003366:	494a      	ldr	r1, [pc, #296]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800337a:	4b45      	ldr	r3, [pc, #276]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800337c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003380:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003388:	4941      	ldr	r1, [pc, #260]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00a      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800339c:	4b3c      	ldr	r3, [pc, #240]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800339e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033a2:	f023 0203 	bic.w	r2, r3, #3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033aa:	4939      	ldr	r1, [pc, #228]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d028      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033be:	4b34      	ldr	r3, [pc, #208]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033cc:	4930      	ldr	r1, [pc, #192]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033dc:	d106      	bne.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033de:	4b2c      	ldr	r3, [pc, #176]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	4a2b      	ldr	r2, [pc, #172]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033e8:	60d3      	str	r3, [r2, #12]
 80033ea:	e011      	b.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033f4:	d10c      	bne.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3304      	adds	r3, #4
 80033fa:	2101      	movs	r1, #1
 80033fc:	4618      	mov	r0, r3
 80033fe:	f001 f879 	bl	80044f4 <RCCEx_PLLSAI1_Config>
 8003402:	4603      	mov	r3, r0
 8003404:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003406:	7cfb      	ldrb	r3, [r7, #19]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d04d      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003420:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003424:	d108      	bne.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003426:	4b1a      	ldr	r3, [pc, #104]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003428:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800342c:	4a18      	ldr	r2, [pc, #96]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003432:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003436:	e012      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003438:	4b15      	ldr	r3, [pc, #84]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800343a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800343e:	4a14      	ldr	r2, [pc, #80]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003440:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003444:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003448:	4b11      	ldr	r3, [pc, #68]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800344a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800344e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003456:	490e      	ldr	r1, [pc, #56]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003458:	4313      	orrs	r3, r2
 800345a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003462:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003466:	d106      	bne.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003468:	4b09      	ldr	r3, [pc, #36]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a08      	ldr	r2, [pc, #32]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800346e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003472:	60d3      	str	r3, [r2, #12]
 8003474:	e020      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800347a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800347e:	d109      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003480:	4b03      	ldr	r3, [pc, #12]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4a02      	ldr	r2, [pc, #8]	; (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003486:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800348a:	60d3      	str	r3, [r2, #12]
 800348c:	e014      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003498:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800349c:	d10c      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	3304      	adds	r3, #4
 80034a2:	2101      	movs	r1, #1
 80034a4:	4618      	mov	r0, r3
 80034a6:	f001 f825 	bl	80044f4 <RCCEx_PLLSAI1_Config>
 80034aa:	4603      	mov	r3, r0
 80034ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034ae:	7cfb      	ldrb	r3, [r7, #19]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d028      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034c4:	4b7a      	ldr	r3, [pc, #488]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034d2:	4977      	ldr	r1, [pc, #476]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034e2:	d106      	bne.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034e4:	4b72      	ldr	r3, [pc, #456]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	4a71      	ldr	r2, [pc, #452]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034ee:	60d3      	str	r3, [r2, #12]
 80034f0:	e011      	b.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80034fa:	d10c      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3304      	adds	r3, #4
 8003500:	2101      	movs	r1, #1
 8003502:	4618      	mov	r0, r3
 8003504:	f000 fff6 	bl	80044f4 <RCCEx_PLLSAI1_Config>
 8003508:	4603      	mov	r3, r0
 800350a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800350c:	7cfb      	ldrb	r3, [r7, #19]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003512:	7cfb      	ldrb	r3, [r7, #19]
 8003514:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d01e      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003522:	4b63      	ldr	r3, [pc, #396]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003528:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003532:	495f      	ldr	r1, [pc, #380]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003534:	4313      	orrs	r3, r2
 8003536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003540:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003544:	d10c      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	3304      	adds	r3, #4
 800354a:	2102      	movs	r1, #2
 800354c:	4618      	mov	r0, r3
 800354e:	f000 ffd1 	bl	80044f4 <RCCEx_PLLSAI1_Config>
 8003552:	4603      	mov	r3, r0
 8003554:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003556:	7cfb      	ldrb	r3, [r7, #19]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800355c:	7cfb      	ldrb	r3, [r7, #19]
 800355e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00b      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800356c:	4b50      	ldr	r3, [pc, #320]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800356e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003572:	f023 0204 	bic.w	r2, r3, #4
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800357c:	494c      	ldr	r1, [pc, #304]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00b      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003590:	4b47      	ldr	r3, [pc, #284]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003592:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003596:	f023 0218 	bic.w	r2, r3, #24
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a0:	4943      	ldr	r1, [pc, #268]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d035      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035b4:	4b3e      	ldr	r3, [pc, #248]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a3d      	ldr	r2, [pc, #244]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c0:	f7fe f880 	bl	80016c4 <HAL_GetTick>
 80035c4:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035c6:	e009      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035c8:	f7fe f87c 	bl	80016c4 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d902      	bls.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	74fb      	strb	r3, [r7, #19]
        break;
 80035da:	e005      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035dc:	4b34      	ldr	r3, [pc, #208]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1ef      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d113      	bne.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80035ee:	4b30      	ldr	r3, [pc, #192]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80035f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035fe:	492c      	ldr	r1, [pc, #176]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3320      	adds	r3, #32
 800360a:	2102      	movs	r1, #2
 800360c:	4618      	mov	r0, r3
 800360e:	f001 f865 	bl	80046dc <RCCEx_PLLSAI2_Config>
 8003612:	4603      	mov	r3, r0
 8003614:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8003616:	7cfb      	ldrb	r3, [r7, #19]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01e      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 800362c:	4b20      	ldr	r3, [pc, #128]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800362e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003632:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363c:	491c      	ldr	r1, [pc, #112]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800363e:	4313      	orrs	r3, r2
 8003640:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800364e:	d10c      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3320      	adds	r3, #32
 8003654:	2101      	movs	r1, #1
 8003656:	4618      	mov	r0, r3
 8003658:	f001 f840 	bl	80046dc <RCCEx_PLLSAI2_Config>
 800365c:	4603      	mov	r3, r0
 800365e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003660:	7cfb      	ldrb	r3, [r7, #19]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 8003666:	7cfb      	ldrb	r3, [r7, #19]
 8003668:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d017      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003676:	4b0e      	ldr	r3, [pc, #56]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003678:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800367c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003686:	490a      	ldr	r1, [pc, #40]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003694:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003698:	d105      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800369a:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	4a04      	ldr	r2, [pc, #16]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80036a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036a4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80036a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021000 	.word	0x40021000

080036b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b088      	sub	sp, #32
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036c6:	d13e      	bne.n	8003746 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80036c8:	4bb6      	ldr	r3, [pc, #728]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80036ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d2:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036da:	d028      	beq.n	800372e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036e2:	f200 86f2 	bhi.w	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ec:	d005      	beq.n	80036fa <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036f4:	d00e      	beq.n	8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80036f6:	f000 bee8 	b.w	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80036fa:	4baa      	ldr	r3, [pc, #680]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80036fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b02      	cmp	r3, #2
 8003706:	f040 86e2 	bne.w	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 800370a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800370e:	61fb      	str	r3, [r7, #28]
      break;
 8003710:	f000 bedd 	b.w	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003714:	4ba3      	ldr	r3, [pc, #652]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003716:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b02      	cmp	r3, #2
 8003720:	f040 86d7 	bne.w	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 8003724:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003728:	61fb      	str	r3, [r7, #28]
      break;
 800372a:	f000 bed2 	b.w	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800372e:	4b9d      	ldr	r3, [pc, #628]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003736:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800373a:	f040 86cc 	bne.w	80044d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 800373e:	4b9a      	ldr	r3, [pc, #616]	; (80039a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003740:	61fb      	str	r3, [r7, #28]
      break;
 8003742:	f000 bec8 	b.w	80044d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003746:	4b97      	ldr	r3, [pc, #604]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	2b03      	cmp	r3, #3
 8003754:	d036      	beq.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	2b03      	cmp	r3, #3
 800375a:	d840      	bhi.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d003      	beq.n	800376a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	2b02      	cmp	r3, #2
 8003766:	d020      	beq.n	80037aa <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003768:	e039      	b.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800376a:	4b8e      	ldr	r3, [pc, #568]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b02      	cmp	r3, #2
 8003774:	d116      	bne.n	80037a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003776:	4b8b      	ldr	r3, [pc, #556]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d005      	beq.n	800378e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003782:	4b88      	ldr	r3, [pc, #544]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	f003 030f 	and.w	r3, r3, #15
 800378c:	e005      	b.n	800379a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800378e:	4b85      	ldr	r3, [pc, #532]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003790:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003794:	0a1b      	lsrs	r3, r3, #8
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	4a84      	ldr	r2, [pc, #528]	; (80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800379c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80037a2:	e01f      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	61bb      	str	r3, [r7, #24]
      break;
 80037a8:	e01c      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037aa:	4b7e      	ldr	r3, [pc, #504]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b6:	d102      	bne.n	80037be <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80037b8:	4b7d      	ldr	r3, [pc, #500]	; (80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80037ba:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80037bc:	e012      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80037be:	2300      	movs	r3, #0
 80037c0:	61bb      	str	r3, [r7, #24]
      break;
 80037c2:	e00f      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80037c4:	4b77      	ldr	r3, [pc, #476]	; (80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037d0:	d102      	bne.n	80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80037d2:	4b77      	ldr	r3, [pc, #476]	; (80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80037d4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80037d6:	e005      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	61bb      	str	r3, [r7, #24]
      break;
 80037dc:	e002      	b.n	80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	61bb      	str	r3, [r7, #24]
      break;
 80037e2:	bf00      	nop
    }

    switch(PeriphClk)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037ea:	f000 8604 	beq.w	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037f4:	f200 8671 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037fe:	f000 8467 	beq.w	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003808:	f200 8667 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003812:	f000 852f 	beq.w	8004274 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800381c:	f200 865d 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003826:	f000 8185 	beq.w	8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003830:	f200 8653 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800383a:	f000 80cb 	beq.w	80039d4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003844:	f200 8649 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800384e:	f000 842e 	beq.w	80040ae <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003858:	f200 863f 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003862:	f000 83e2 	beq.w	800402a <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800386c:	f200 8635 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003876:	f000 80ad 	beq.w	80039d4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003880:	f200 862b 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800388a:	f000 809b 	beq.w	80039c4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003894:	f200 8621 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800389e:	f000 8089 	beq.w	80039b4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038a8:	f200 8617 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b2:	f000 8552 	beq.w	800435a <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038bc:	f200 860d 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038c6:	f000 84fe 	beq.w	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038d0:	f200 8603 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038da:	f000 849f 	beq.w	800421c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038e4:	f200 85f9 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b80      	cmp	r3, #128	; 0x80
 80038ec:	f000 846a 	beq.w	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b80      	cmp	r3, #128	; 0x80
 80038f4:	f200 85f1 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	d84c      	bhi.n	8003998 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 85ea 	beq.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3b01      	subs	r3, #1
 800390a:	2b1f      	cmp	r3, #31
 800390c:	f200 85e5 	bhi.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003910:	a201      	add	r2, pc, #4	; (adr r2, 8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8003912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003916:	bf00      	nop
 8003918:	08003d29 	.word	0x08003d29
 800391c:	08003d97 	.word	0x08003d97
 8003920:	080044db 	.word	0x080044db
 8003924:	08003e2b 	.word	0x08003e2b
 8003928:	080044db 	.word	0x080044db
 800392c:	080044db 	.word	0x080044db
 8003930:	080044db 	.word	0x080044db
 8003934:	08003ea3 	.word	0x08003ea3
 8003938:	080044db 	.word	0x080044db
 800393c:	080044db 	.word	0x080044db
 8003940:	080044db 	.word	0x080044db
 8003944:	080044db 	.word	0x080044db
 8003948:	080044db 	.word	0x080044db
 800394c:	080044db 	.word	0x080044db
 8003950:	080044db 	.word	0x080044db
 8003954:	08003f27 	.word	0x08003f27
 8003958:	080044db 	.word	0x080044db
 800395c:	080044db 	.word	0x080044db
 8003960:	080044db 	.word	0x080044db
 8003964:	080044db 	.word	0x080044db
 8003968:	080044db 	.word	0x080044db
 800396c:	080044db 	.word	0x080044db
 8003970:	080044db 	.word	0x080044db
 8003974:	080044db 	.word	0x080044db
 8003978:	080044db 	.word	0x080044db
 800397c:	080044db 	.word	0x080044db
 8003980:	080044db 	.word	0x080044db
 8003984:	080044db 	.word	0x080044db
 8003988:	080044db 	.word	0x080044db
 800398c:	080044db 	.word	0x080044db
 8003990:	080044db 	.word	0x080044db
 8003994:	08003fa9 	.word	0x08003fa9
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b40      	cmp	r3, #64	; 0x40
 800399c:	f000 83e6 	beq.w	800416c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80039a0:	f000 bd9b 	b.w	80044da <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80039a4:	40021000 	.word	0x40021000
 80039a8:	0007a120 	.word	0x0007a120
 80039ac:	08009ed8 	.word	0x08009ed8
 80039b0:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80039b4:	69b9      	ldr	r1, [r7, #24]
 80039b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80039ba:	f000 ff83 	bl	80048c4 <RCCEx_GetSAIxPeriphCLKFreq>
 80039be:	61f8      	str	r0, [r7, #28]
      break;
 80039c0:	f000 bd8e 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80039c4:	69b9      	ldr	r1, [r7, #24]
 80039c6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039ca:	f000 ff7b 	bl	80048c4 <RCCEx_GetSAIxPeriphCLKFreq>
 80039ce:	61f8      	str	r0, [r7, #28]
      break;
 80039d0:	f000 bd86 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80039d4:	4b9a      	ldr	r3, [pc, #616]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039da:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80039e6:	d015      	beq.n	8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80039ee:	f200 8092 	bhi.w	8003b16 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039f8:	d029      	beq.n	8003a4e <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a00:	f200 8089 	bhi.w	8003b16 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d07b      	beq.n	8003b02 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a10:	d04a      	beq.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 8003a12:	e080      	b.n	8003b16 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003a14:	4b8a      	ldr	r3, [pc, #552]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d17d      	bne.n	8003b1c <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003a20:	4b87      	ldr	r3, [pc, #540]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 8003a2c:	4b84      	ldr	r3, [pc, #528]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	091b      	lsrs	r3, r3, #4
 8003a32:	f003 030f 	and.w	r3, r3, #15
 8003a36:	e005      	b.n	8003a44 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8003a38:	4b81      	ldr	r3, [pc, #516]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a3e:	0a1b      	lsrs	r3, r3, #8
 8003a40:	f003 030f 	and.w	r3, r3, #15
 8003a44:	4a7f      	ldr	r2, [pc, #508]	; (8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a4a:	61fb      	str	r3, [r7, #28]
          break;
 8003a4c:	e066      	b.n	8003b1c <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003a4e:	4b7c      	ldr	r3, [pc, #496]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a5a:	d162      	bne.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003a5c:	4b78      	ldr	r3, [pc, #480]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a68:	d15b      	bne.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003a6a:	4b75      	ldr	r3, [pc, #468]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	0a1b      	lsrs	r3, r3, #8
 8003a70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a74:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	fb03 f202 	mul.w	r2, r3, r2
 8003a7e:	4b70      	ldr	r3, [pc, #448]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	f003 030f 	and.w	r3, r3, #15
 8003a88:	3301      	adds	r3, #1
 8003a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003a90:	4b6b      	ldr	r3, [pc, #428]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	0d5b      	lsrs	r3, r3, #21
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	69ba      	ldr	r2, [r7, #24]
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	61fb      	str	r3, [r7, #28]
          break;
 8003aa6:	e03c      	b.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003aa8:	4b65      	ldr	r3, [pc, #404]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ab0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ab4:	d138      	bne.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003ab6:	4b62      	ldr	r3, [pc, #392]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003abe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ac2:	d131      	bne.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003ac4:	4b5e      	ldr	r3, [pc, #376]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	0a1b      	lsrs	r3, r3, #8
 8003aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ace:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	fb03 f202 	mul.w	r2, r3, r2
 8003ad8:	4b59      	ldr	r3, [pc, #356]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	091b      	lsrs	r3, r3, #4
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003aea:	4b55      	ldr	r3, [pc, #340]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	0d5b      	lsrs	r3, r3, #21
 8003af0:	f003 0303 	and.w	r3, r3, #3
 8003af4:	3301      	adds	r3, #1
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	61fb      	str	r3, [r7, #28]
          break;
 8003b00:	e012      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003b02:	4b4f      	ldr	r3, [pc, #316]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d10e      	bne.n	8003b2e <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8003b10:	4b4d      	ldr	r3, [pc, #308]	; (8003c48 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8003b12:	61fb      	str	r3, [r7, #28]
          break;
 8003b14:	e00b      	b.n	8003b2e <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 8003b16:	bf00      	nop
 8003b18:	f000 bce2 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003b1c:	bf00      	nop
 8003b1e:	f000 bcdf 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003b22:	bf00      	nop
 8003b24:	f000 bcdc 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003b28:	bf00      	nop
 8003b2a:	f000 bcd9 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003b2e:	bf00      	nop
        break;
 8003b30:	f000 bcd6 	b.w	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8003b34:	4b42      	ldr	r3, [pc, #264]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b42:	d13d      	bne.n	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003b44:	4b3e      	ldr	r3, [pc, #248]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b4c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b50:	f040 84c5 	bne.w	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8003b54:	4b3a      	ldr	r3, [pc, #232]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b60:	f040 84bd 	bne.w	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003b64:	4b36      	ldr	r3, [pc, #216]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	0a1b      	lsrs	r3, r3, #8
 8003b6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b6e:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	fb03 f202 	mul.w	r2, r3, r2
 8003b78:	4b31      	ldr	r3, [pc, #196]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	091b      	lsrs	r3, r3, #4
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	3301      	adds	r3, #1
 8003b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b88:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003b8a:	4b2d      	ldr	r3, [pc, #180]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	0edb      	lsrs	r3, r3, #27
 8003b90:	f003 031f 	and.w	r3, r3, #31
 8003b94:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10a      	bne.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003b9c:	4b28      	ldr	r3, [pc, #160]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d002      	beq.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003ba8:	2311      	movs	r3, #17
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	e001      	b.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8003bae:	2307      	movs	r3, #7
 8003bb0:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bba:	61fb      	str	r3, [r7, #28]
      break;
 8003bbc:	f000 bc8f 	b.w	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003bc0:	4b1f      	ldr	r3, [pc, #124]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc6:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003bd2:	d016      	beq.n	8003c02 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003bda:	f200 809b 	bhi.w	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003be4:	d032      	beq.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bec:	f200 8092 	bhi.w	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 8084 	beq.w	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bfe:	d052      	beq.n	8003ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8003c00:	e088      	b.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003c02:	4b0f      	ldr	r3, [pc, #60]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	f040 8084 	bne.w	8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003c10:	4b0b      	ldr	r3, [pc, #44]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d005      	beq.n	8003c28 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003c1c:	4b08      	ldr	r3, [pc, #32]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	091b      	lsrs	r3, r3, #4
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	e005      	b.n	8003c34 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003c28:	4b05      	ldr	r3, [pc, #20]	; (8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c2e:	0a1b      	lsrs	r3, r3, #8
 8003c30:	f003 030f 	and.w	r3, r3, #15
 8003c34:	4a03      	ldr	r2, [pc, #12]	; (8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3a:	61fb      	str	r3, [r7, #28]
          break;
 8003c3c:	e06c      	b.n	8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003c3e:	bf00      	nop
 8003c40:	40021000 	.word	0x40021000
 8003c44:	08009ed8 	.word	0x08009ed8
 8003c48:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003c4c:	4ba5      	ldr	r3, [pc, #660]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c58:	d160      	bne.n	8003d1c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003c5a:	4ba2      	ldr	r3, [pc, #648]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c66:	d159      	bne.n	8003d1c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003c68:	4b9e      	ldr	r3, [pc, #632]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	0a1b      	lsrs	r3, r3, #8
 8003c6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c72:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	fb03 f202 	mul.w	r2, r3, r2
 8003c7c:	4b99      	ldr	r3, [pc, #612]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	091b      	lsrs	r3, r3, #4
 8003c82:	f003 030f 	and.w	r3, r3, #15
 8003c86:	3301      	adds	r3, #1
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003c8e:	4b95      	ldr	r3, [pc, #596]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	0d5b      	lsrs	r3, r3, #21
 8003c94:	f003 0303 	and.w	r3, r3, #3
 8003c98:	3301      	adds	r3, #1
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca2:	61fb      	str	r3, [r7, #28]
          break;
 8003ca4:	e03a      	b.n	8003d1c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003ca6:	4b8f      	ldr	r3, [pc, #572]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cb2:	d135      	bne.n	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003cb4:	4b8b      	ldr	r3, [pc, #556]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cc0:	d12e      	bne.n	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003cc2:	4b88      	ldr	r3, [pc, #544]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ccc:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	fb03 f202 	mul.w	r2, r3, r2
 8003cd6:	4b83      	ldr	r3, [pc, #524]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	091b      	lsrs	r3, r3, #4
 8003cdc:	f003 030f 	and.w	r3, r3, #15
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003ce8:	4b7e      	ldr	r3, [pc, #504]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	0d5b      	lsrs	r3, r3, #21
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	005b      	lsls	r3, r3, #1
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cfc:	61fb      	str	r3, [r7, #28]
          break;
 8003cfe:	e00f      	b.n	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003d00:	4b78      	ldr	r3, [pc, #480]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d06:	f003 0302 	and.w	r3, r3, #2
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d10a      	bne.n	8003d24 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8003d0e:	4b76      	ldr	r3, [pc, #472]	; (8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8003d10:	61fb      	str	r3, [r7, #28]
          break;
 8003d12:	e007      	b.n	8003d24 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8003d14:	bf00      	nop
 8003d16:	e3e2      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003d18:	bf00      	nop
 8003d1a:	e3e0      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003d1c:	bf00      	nop
 8003d1e:	e3de      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003d20:	bf00      	nop
 8003d22:	e3dc      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003d24:	bf00      	nop
      break;
 8003d26:	e3da      	b.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003d28:	4b6e      	ldr	r3, [pc, #440]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2e:	f003 0303 	and.w	r3, r3, #3
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d827      	bhi.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 8003d3a:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8003d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d40:	08003d51 	.word	0x08003d51
 8003d44:	08003d59 	.word	0x08003d59
 8003d48:	08003d61 	.word	0x08003d61
 8003d4c:	08003d75 	.word	0x08003d75
          frequency = HAL_RCC_GetPCLK2Freq();
 8003d50:	f7ff f84c 	bl	8002dec <HAL_RCC_GetPCLK2Freq>
 8003d54:	61f8      	str	r0, [r7, #28]
          break;
 8003d56:	e01d      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d58:	f7fe ff9c 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003d5c:	61f8      	str	r0, [r7, #28]
          break;
 8003d5e:	e019      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d60:	4b60      	ldr	r3, [pc, #384]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d6c:	d10f      	bne.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8003d6e:	4b5f      	ldr	r3, [pc, #380]	; (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003d70:	61fb      	str	r3, [r7, #28]
          break;
 8003d72:	e00c      	b.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d74:	4b5b      	ldr	r3, [pc, #364]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d107      	bne.n	8003d92 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8003d82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d86:	61fb      	str	r3, [r7, #28]
          break;
 8003d88:	e003      	b.n	8003d92 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 8003d8a:	bf00      	nop
 8003d8c:	e3a8      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d8e:	bf00      	nop
 8003d90:	e3a6      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d92:	bf00      	nop
        break;
 8003d94:	e3a4      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003d96:	4b53      	ldr	r3, [pc, #332]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9c:	f003 030c 	and.w	r3, r3, #12
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2b0c      	cmp	r3, #12
 8003da6:	d83a      	bhi.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8003da8:	a201      	add	r2, pc, #4	; (adr r2, 8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8003daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dae:	bf00      	nop
 8003db0:	08003de5 	.word	0x08003de5
 8003db4:	08003e1f 	.word	0x08003e1f
 8003db8:	08003e1f 	.word	0x08003e1f
 8003dbc:	08003e1f 	.word	0x08003e1f
 8003dc0:	08003ded 	.word	0x08003ded
 8003dc4:	08003e1f 	.word	0x08003e1f
 8003dc8:	08003e1f 	.word	0x08003e1f
 8003dcc:	08003e1f 	.word	0x08003e1f
 8003dd0:	08003df5 	.word	0x08003df5
 8003dd4:	08003e1f 	.word	0x08003e1f
 8003dd8:	08003e1f 	.word	0x08003e1f
 8003ddc:	08003e1f 	.word	0x08003e1f
 8003de0:	08003e09 	.word	0x08003e09
          frequency = HAL_RCC_GetPCLK1Freq();
 8003de4:	f7fe ffec 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8003de8:	61f8      	str	r0, [r7, #28]
          break;
 8003dea:	e01d      	b.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8003dec:	f7fe ff52 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003df0:	61f8      	str	r0, [r7, #28]
          break;
 8003df2:	e019      	b.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003df4:	4b3b      	ldr	r3, [pc, #236]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e00:	d10f      	bne.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8003e02:	4b3a      	ldr	r3, [pc, #232]	; (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003e04:	61fb      	str	r3, [r7, #28]
          break;
 8003e06:	e00c      	b.n	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e08:	4b36      	ldr	r3, [pc, #216]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e0e:	f003 0302 	and.w	r3, r3, #2
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d107      	bne.n	8003e26 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 8003e16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e1a:	61fb      	str	r3, [r7, #28]
          break;
 8003e1c:	e003      	b.n	8003e26 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8003e1e:	bf00      	nop
 8003e20:	e35e      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e22:	bf00      	nop
 8003e24:	e35c      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e26:	bf00      	nop
        break;
 8003e28:	e35a      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003e2a:	4b2e      	ldr	r3, [pc, #184]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e30:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e34:	60fb      	str	r3, [r7, #12]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2b30      	cmp	r3, #48	; 0x30
 8003e3a:	d021      	beq.n	8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2b30      	cmp	r3, #48	; 0x30
 8003e40:	d829      	bhi.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d011      	beq.n	8003e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d823      	bhi.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b10      	cmp	r3, #16
 8003e58:	d004      	beq.n	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 8003e5a:	e01c      	b.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e5c:	f7fe ffb0 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8003e60:	61f8      	str	r0, [r7, #28]
          break;
 8003e62:	e01d      	b.n	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e64:	f7fe ff16 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003e68:	61f8      	str	r0, [r7, #28]
          break;
 8003e6a:	e019      	b.n	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e78:	d10f      	bne.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 8003e7a:	4b1c      	ldr	r3, [pc, #112]	; (8003eec <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003e7c:	61fb      	str	r3, [r7, #28]
          break;
 8003e7e:	e00c      	b.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e80:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d107      	bne.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 8003e8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e92:	61fb      	str	r3, [r7, #28]
          break;
 8003e94:	e003      	b.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 8003e96:	bf00      	nop
 8003e98:	e322      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e9a:	bf00      	nop
 8003e9c:	e320      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e9e:	bf00      	nop
        break;
 8003ea0:	e31e      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003ea2:	4b10      	ldr	r3, [pc, #64]	; (8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2bc0      	cmp	r3, #192	; 0xc0
 8003eb2:	d027      	beq.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2bc0      	cmp	r3, #192	; 0xc0
 8003eb8:	d82f      	bhi.n	8003f1a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2b80      	cmp	r3, #128	; 0x80
 8003ebe:	d017      	beq.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2b80      	cmp	r3, #128	; 0x80
 8003ec4:	d829      	bhi.n	8003f1a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d004      	beq.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8003ed2:	e022      	b.n	8003f1a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ed4:	f7fe ff74 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8003ed8:	61f8      	str	r0, [r7, #28]
          break;
 8003eda:	e023      	b.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8003edc:	f7fe feda 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003ee0:	61f8      	str	r0, [r7, #28]
          break;
 8003ee2:	e01f      	b.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	02dc6c00 	.word	0x02dc6c00
 8003eec:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ef0:	4b9b      	ldr	r3, [pc, #620]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003efc:	d10f      	bne.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8003efe:	4b99      	ldr	r3, [pc, #612]	; (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003f00:	61fb      	str	r3, [r7, #28]
          break;
 8003f02:	e00c      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f04:	4b96      	ldr	r3, [pc, #600]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d107      	bne.n	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8003f12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f16:	61fb      	str	r3, [r7, #28]
          break;
 8003f18:	e003      	b.n	8003f22 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8003f1a:	bf00      	nop
 8003f1c:	e2e0      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f1e:	bf00      	nop
 8003f20:	e2de      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f22:	bf00      	nop
        break;
 8003f24:	e2dc      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003f26:	4b8e      	ldr	r3, [pc, #568]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f38:	d025      	beq.n	8003f86 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f40:	d82c      	bhi.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f48:	d013      	beq.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f50:	d824      	bhi.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d004      	beq.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5e:	d004      	beq.n	8003f6a <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8003f60:	e01c      	b.n	8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f62:	f7fe ff2d 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8003f66:	61f8      	str	r0, [r7, #28]
          break;
 8003f68:	e01d      	b.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f6a:	f7fe fe93 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003f6e:	61f8      	str	r0, [r7, #28]
          break;
 8003f70:	e019      	b.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f72:	4b7b      	ldr	r3, [pc, #492]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f7e:	d10f      	bne.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 8003f80:	4b78      	ldr	r3, [pc, #480]	; (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003f82:	61fb      	str	r3, [r7, #28]
          break;
 8003f84:	e00c      	b.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f86:	4b76      	ldr	r3, [pc, #472]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d107      	bne.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8003f94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f98:	61fb      	str	r3, [r7, #28]
          break;
 8003f9a:	e003      	b.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8003f9c:	bf00      	nop
 8003f9e:	e29f      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fa0:	bf00      	nop
 8003fa2:	e29d      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003fa4:	bf00      	nop
        break;
 8003fa6:	e29b      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003fa8:	4b6d      	ldr	r3, [pc, #436]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fae:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003fba:	d025      	beq.n	8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003fc2:	d82c      	bhi.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fca:	d013      	beq.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fd2:	d824      	bhi.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d004      	beq.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fe0:	d004      	beq.n	8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8003fe2:	e01c      	b.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fe4:	f7fe feec 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8003fe8:	61f8      	str	r0, [r7, #28]
          break;
 8003fea:	e01d      	b.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fec:	f7fe fe52 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8003ff0:	61f8      	str	r0, [r7, #28]
          break;
 8003ff2:	e019      	b.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ff4:	4b5a      	ldr	r3, [pc, #360]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004000:	d10f      	bne.n	8004022 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8004002:	4b58      	ldr	r3, [pc, #352]	; (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8004004:	61fb      	str	r3, [r7, #28]
          break;
 8004006:	e00c      	b.n	8004022 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004008:	4b55      	ldr	r3, [pc, #340]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800400a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b02      	cmp	r3, #2
 8004014:	d107      	bne.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8004016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800401a:	61fb      	str	r3, [r7, #28]
          break;
 800401c:	e003      	b.n	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 800401e:	bf00      	nop
 8004020:	e25e      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004022:	bf00      	nop
 8004024:	e25c      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004026:	bf00      	nop
        break;
 8004028:	e25a      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800402a:	4b4d      	ldr	r3, [pc, #308]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800402c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004030:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800403c:	d007      	beq.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004044:	d12f      	bne.n	80040a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8004046:	f7fe fe25 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 800404a:	61f8      	str	r0, [r7, #28]
          break;
 800404c:	e02e      	b.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800404e:	4b44      	ldr	r3, [pc, #272]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004056:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800405a:	d126      	bne.n	80040aa <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 800405c:	4b40      	ldr	r3, [pc, #256]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d020      	beq.n	80040aa <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004068:	4b3d      	ldr	r3, [pc, #244]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	0a1b      	lsrs	r3, r3, #8
 800406e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004072:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	fb03 f202 	mul.w	r2, r3, r2
 800407c:	4b38      	ldr	r3, [pc, #224]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	091b      	lsrs	r3, r3, #4
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	3301      	adds	r3, #1
 8004088:	fbb2 f3f3 	udiv	r3, r2, r3
 800408c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800408e:	4b34      	ldr	r3, [pc, #208]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	0e5b      	lsrs	r3, r3, #25
 8004094:	f003 0303 	and.w	r3, r3, #3
 8004098:	3301      	adds	r3, #1
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a2:	61fb      	str	r3, [r7, #28]
          break;
 80040a4:	e001      	b.n	80040aa <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 80040a6:	bf00      	nop
 80040a8:	e21a      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040aa:	bf00      	nop
        break;
 80040ac:	e218      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80040ae:	4b2c      	ldr	r3, [pc, #176]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d103      	bne.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 80040c0:	f7fe fe94 	bl	8002dec <HAL_RCC_GetPCLK2Freq>
 80040c4:	61f8      	str	r0, [r7, #28]
        break;
 80040c6:	e20b      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 80040c8:	f7fe fde4 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 80040cc:	61f8      	str	r0, [r7, #28]
        break;
 80040ce:	e207      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 80040d0:	4b23      	ldr	r3, [pc, #140]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80040d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040d6:	f003 0318 	and.w	r3, r3, #24
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b10      	cmp	r3, #16
 80040e0:	d010      	beq.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2b10      	cmp	r3, #16
 80040e6:	d834      	bhi.n	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d024      	beq.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 80040f4:	e02d      	b.n	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80040f6:	69b9      	ldr	r1, [r7, #24]
 80040f8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80040fc:	f000 fbe2 	bl	80048c4 <RCCEx_GetSAIxPeriphCLKFreq>
 8004100:	61f8      	str	r0, [r7, #28]
          break;
 8004102:	e02b      	b.n	800415c <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004104:	4b16      	ldr	r3, [pc, #88]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b02      	cmp	r3, #2
 800410e:	d122      	bne.n	8004156 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004110:	4b13      	ldr	r3, [pc, #76]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800411c:	4b10      	ldr	r3, [pc, #64]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	091b      	lsrs	r3, r3, #4
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	e005      	b.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8004128:	4b0d      	ldr	r3, [pc, #52]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800412a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800412e:	0a1b      	lsrs	r3, r3, #8
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	4a0c      	ldr	r2, [pc, #48]	; (8004168 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8004136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800413a:	61fb      	str	r3, [r7, #28]
          break;
 800413c:	e00b      	b.n	8004156 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800413e:	4b08      	ldr	r3, [pc, #32]	; (8004160 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800414a:	d106      	bne.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 800414c:	4b05      	ldr	r3, [pc, #20]	; (8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800414e:	61fb      	str	r3, [r7, #28]
          break;
 8004150:	e003      	b.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8004152:	bf00      	nop
 8004154:	e1c4      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004156:	bf00      	nop
 8004158:	e1c2      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800415a:	bf00      	nop
        break;
 800415c:	e1c0      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 800415e:	bf00      	nop
 8004160:	40021000 	.word	0x40021000
 8004164:	00f42400 	.word	0x00f42400
 8004168:	08009ed8 	.word	0x08009ed8
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800416c:	4b96      	ldr	r3, [pc, #600]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800416e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004172:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800417e:	d013      	beq.n	80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004186:	d819      	bhi.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d004      	beq.n	8004198 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004194:	d004      	beq.n	80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8004196:	e011      	b.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004198:	f7fe fe12 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 800419c:	61f8      	str	r0, [r7, #28]
          break;
 800419e:	e010      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80041a0:	f7fe fd78 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 80041a4:	61f8      	str	r0, [r7, #28]
          break;
 80041a6:	e00c      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041a8:	4b87      	ldr	r3, [pc, #540]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b4:	d104      	bne.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 80041b6:	4b85      	ldr	r3, [pc, #532]	; (80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80041b8:	61fb      	str	r3, [r7, #28]
          break;
 80041ba:	e001      	b.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 80041bc:	bf00      	nop
 80041be:	e18f      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041c0:	bf00      	nop
        break;
 80041c2:	e18d      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80041c4:	4b80      	ldr	r3, [pc, #512]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041d6:	d013      	beq.n	8004200 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041de:	d819      	bhi.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d004      	beq.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041ec:	d004      	beq.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 80041ee:	e011      	b.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041f0:	f7fe fde6 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 80041f4:	61f8      	str	r0, [r7, #28]
          break;
 80041f6:	e010      	b.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 80041f8:	f7fe fd4c 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 80041fc:	61f8      	str	r0, [r7, #28]
          break;
 80041fe:	e00c      	b.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004200:	4b71      	ldr	r3, [pc, #452]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800420c:	d104      	bne.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 800420e:	4b6f      	ldr	r3, [pc, #444]	; (80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004210:	61fb      	str	r3, [r7, #28]
          break;
 8004212:	e001      	b.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8004214:	bf00      	nop
 8004216:	e163      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004218:	bf00      	nop
        break;
 800421a:	e161      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800421c:	4b6a      	ldr	r3, [pc, #424]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004222:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800422e:	d013      	beq.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004236:	d819      	bhi.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d004      	beq.n	8004248 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004244:	d004      	beq.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 8004246:	e011      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004248:	f7fe fdba 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 800424c:	61f8      	str	r0, [r7, #28]
          break;
 800424e:	e010      	b.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 8004250:	f7fe fd20 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8004254:	61f8      	str	r0, [r7, #28]
          break;
 8004256:	e00c      	b.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004258:	4b5b      	ldr	r3, [pc, #364]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004260:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004264:	d104      	bne.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 8004266:	4b59      	ldr	r3, [pc, #356]	; (80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004268:	61fb      	str	r3, [r7, #28]
          break;
 800426a:	e001      	b.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 800426c:	bf00      	nop
 800426e:	e137      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004270:	bf00      	nop
        break;
 8004272:	e135      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004274:	4b54      	ldr	r3, [pc, #336]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004276:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800427a:	f003 0303 	and.w	r3, r3, #3
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b02      	cmp	r3, #2
 8004284:	d011      	beq.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b02      	cmp	r3, #2
 800428a:	d818      	bhi.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d004      	beq.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8004298:	e011      	b.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800429a:	f7fe fd91 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 800429e:	61f8      	str	r0, [r7, #28]
          break;
 80042a0:	e010      	b.n	80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 80042a2:	f7fe fcf7 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 80042a6:	61f8      	str	r0, [r7, #28]
          break;
 80042a8:	e00c      	b.n	80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042aa:	4b47      	ldr	r3, [pc, #284]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042b6:	d104      	bne.n	80042c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 80042b8:	4b44      	ldr	r3, [pc, #272]	; (80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80042ba:	61fb      	str	r3, [r7, #28]
          break;
 80042bc:	e001      	b.n	80042c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 80042be:	bf00      	nop
 80042c0:	e10e      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80042c2:	bf00      	nop
        break;
 80042c4:	e10c      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80042c6:	4b40      	ldr	r3, [pc, #256]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042cc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80042d8:	d02c      	beq.n	8004334 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80042e0:	d833      	bhi.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80042e8:	d01a      	beq.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80042f0:	d82b      	bhi.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d004      	beq.n	8004302 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80042fe:	d004      	beq.n	800430a <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 8004300:	e023      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004302:	f7fe fd5d 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8004306:	61f8      	str	r0, [r7, #28]
          break;
 8004308:	e026      	b.n	8004358 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800430a:	4b2f      	ldr	r3, [pc, #188]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800430c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b02      	cmp	r3, #2
 8004316:	d11a      	bne.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 8004318:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800431c:	61fb      	str	r3, [r7, #28]
          break;
 800431e:	e016      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004320:	4b29      	ldr	r3, [pc, #164]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800432c:	d111      	bne.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 800432e:	4b27      	ldr	r3, [pc, #156]	; (80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004330:	61fb      	str	r3, [r7, #28]
          break;
 8004332:	e00e      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004334:	4b24      	ldr	r3, [pc, #144]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b02      	cmp	r3, #2
 8004340:	d109      	bne.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 8004342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004346:	61fb      	str	r3, [r7, #28]
          break;
 8004348:	e005      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 800434a:	bf00      	nop
 800434c:	e0c8      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800434e:	bf00      	nop
 8004350:	e0c6      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004352:	bf00      	nop
 8004354:	e0c4      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004356:	bf00      	nop
        break;
 8004358:	e0c2      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800435a:	4b1b      	ldr	r3, [pc, #108]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800435c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004360:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800436c:	d030      	beq.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004374:	d837      	bhi.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800437c:	d01a      	beq.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004384:	d82f      	bhi.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d004      	beq.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004392:	d004      	beq.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 8004394:	e027      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004396:	f7fe fd13 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 800439a:	61f8      	str	r0, [r7, #28]
          break;
 800439c:	e02a      	b.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800439e:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80043a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d11e      	bne.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 80043ac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80043b0:	61fb      	str	r3, [r7, #28]
          break;
 80043b2:	e01a      	b.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80043b4:	4b04      	ldr	r3, [pc, #16]	; (80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c0:	d115      	bne.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 80043c2:	4b02      	ldr	r3, [pc, #8]	; (80043cc <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80043c4:	61fb      	str	r3, [r7, #28]
          break;
 80043c6:	e012      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80043c8:	40021000 	.word	0x40021000
 80043cc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80043d0:	4b46      	ldr	r3, [pc, #280]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d109      	bne.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 80043de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043e2:	61fb      	str	r3, [r7, #28]
          break;
 80043e4:	e005      	b.n	80043f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 80043e6:	bf00      	nop
 80043e8:	e07a      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80043ea:	bf00      	nop
 80043ec:	e078      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80043ee:	bf00      	nop
 80043f0:	e076      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80043f2:	bf00      	nop
        break;
 80043f4:	e074      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80043f6:	4b3d      	ldr	r3, [pc, #244]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80043f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004408:	d02c      	beq.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004410:	d855      	bhi.n	80044be <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d004      	beq.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800441e:	d004      	beq.n	800442a <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 8004420:	e04d      	b.n	80044be <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004422:	f7fe fc37 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 8004426:	61f8      	str	r0, [r7, #28]
          break;
 8004428:	e04e      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800442a:	4b30      	ldr	r3, [pc, #192]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b02      	cmp	r3, #2
 8004434:	d145      	bne.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004436:	4b2d      	ldr	r3, [pc, #180]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d005      	beq.n	800444e <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 8004442:	4b2a      	ldr	r3, [pc, #168]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	091b      	lsrs	r3, r3, #4
 8004448:	f003 030f 	and.w	r3, r3, #15
 800444c:	e005      	b.n	800445a <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 800444e:	4b27      	ldr	r3, [pc, #156]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004450:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004454:	0a1b      	lsrs	r3, r3, #8
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	4a25      	ldr	r2, [pc, #148]	; (80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800445c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004460:	61fb      	str	r3, [r7, #28]
          break;
 8004462:	e02e      	b.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004464:	4b21      	ldr	r3, [pc, #132]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800446c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004470:	d129      	bne.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004472:	4b1e      	ldr	r3, [pc, #120]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800447a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800447e:	d122      	bne.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004480:	4b1a      	ldr	r3, [pc, #104]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	0a1b      	lsrs	r3, r3, #8
 8004486:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800448a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	68ba      	ldr	r2, [r7, #8]
 8004490:	fb03 f202 	mul.w	r2, r3, r2
 8004494:	4b15      	ldr	r3, [pc, #84]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	3301      	adds	r3, #1
 80044a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80044a6:	4b11      	ldr	r3, [pc, #68]	; (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	0d5b      	lsrs	r3, r3, #21
 80044ac:	f003 0303 	and.w	r3, r3, #3
 80044b0:	3301      	adds	r3, #1
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ba:	61fb      	str	r3, [r7, #28]
          break;
 80044bc:	e003      	b.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 80044be:	bf00      	nop
 80044c0:	e00e      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80044c2:	bf00      	nop
 80044c4:	e00c      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80044c6:	bf00      	nop
        break;
 80044c8:	e00a      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80044ca:	bf00      	nop
 80044cc:	e008      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80044ce:	bf00      	nop
 80044d0:	e006      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80044d2:	bf00      	nop
 80044d4:	e004      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80044d6:	bf00      	nop
 80044d8:	e002      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80044da:	bf00      	nop
 80044dc:	e000      	b.n	80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 80044de:	bf00      	nop
    }
  }

  return(frequency);
 80044e0:	69fb      	ldr	r3, [r7, #28]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3720      	adds	r7, #32
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	40021000 	.word	0x40021000
 80044f0:	08009ed8 	.word	0x08009ed8

080044f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044fe:	2300      	movs	r3, #0
 8004500:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004502:	4b72      	ldr	r3, [pc, #456]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00e      	beq.n	800452c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800450e:	4b6f      	ldr	r3, [pc, #444]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f003 0203 	and.w	r2, r3, #3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d103      	bne.n	8004526 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
       ||
 8004522:	2b00      	cmp	r3, #0
 8004524:	d142      	bne.n	80045ac <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
 800452a:	e03f      	b.n	80045ac <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b03      	cmp	r3, #3
 8004532:	d018      	beq.n	8004566 <RCCEx_PLLSAI1_Config+0x72>
 8004534:	2b03      	cmp	r3, #3
 8004536:	d825      	bhi.n	8004584 <RCCEx_PLLSAI1_Config+0x90>
 8004538:	2b01      	cmp	r3, #1
 800453a:	d002      	beq.n	8004542 <RCCEx_PLLSAI1_Config+0x4e>
 800453c:	2b02      	cmp	r3, #2
 800453e:	d009      	beq.n	8004554 <RCCEx_PLLSAI1_Config+0x60>
 8004540:	e020      	b.n	8004584 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004542:	4b62      	ldr	r3, [pc, #392]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d11d      	bne.n	800458a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004552:	e01a      	b.n	800458a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004554:	4b5d      	ldr	r3, [pc, #372]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800455c:	2b00      	cmp	r3, #0
 800455e:	d116      	bne.n	800458e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004564:	e013      	b.n	800458e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004566:	4b59      	ldr	r3, [pc, #356]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10f      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004572:	4b56      	ldr	r3, [pc, #344]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d109      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004582:	e006      	b.n	8004592 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]
      break;
 8004588:	e004      	b.n	8004594 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800458a:	bf00      	nop
 800458c:	e002      	b.n	8004594 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800458e:	bf00      	nop
 8004590:	e000      	b.n	8004594 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004592:	bf00      	nop
    }

    if(status == HAL_OK)
 8004594:	7bfb      	ldrb	r3, [r7, #15]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d108      	bne.n	80045ac <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800459a:	4b4c      	ldr	r3, [pc, #304]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f023 0203 	bic.w	r2, r3, #3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4949      	ldr	r1, [pc, #292]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	f040 8086 	bne.w	80046c0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80045b4:	4b45      	ldr	r3, [pc, #276]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a44      	ldr	r2, [pc, #272]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80045be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045c0:	f7fd f880 	bl	80016c4 <HAL_GetTick>
 80045c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045c6:	e009      	b.n	80045dc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045c8:	f7fd f87c 	bl	80016c4 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d902      	bls.n	80045dc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	73fb      	strb	r3, [r7, #15]
        break;
 80045da:	e005      	b.n	80045e8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045dc:	4b3b      	ldr	r3, [pc, #236]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1ef      	bne.n	80045c8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d168      	bne.n	80046c0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d113      	bne.n	800461c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045f4:	4b35      	ldr	r3, [pc, #212]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	4b35      	ldr	r3, [pc, #212]	; (80046d0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6892      	ldr	r2, [r2, #8]
 8004600:	0211      	lsls	r1, r2, #8
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	68d2      	ldr	r2, [r2, #12]
 8004606:	06d2      	lsls	r2, r2, #27
 8004608:	4311      	orrs	r1, r2
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6852      	ldr	r2, [r2, #4]
 800460e:	3a01      	subs	r2, #1
 8004610:	0112      	lsls	r2, r2, #4
 8004612:	430a      	orrs	r2, r1
 8004614:	492d      	ldr	r1, [pc, #180]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004616:	4313      	orrs	r3, r2
 8004618:	610b      	str	r3, [r1, #16]
 800461a:	e02d      	b.n	8004678 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d115      	bne.n	800464e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004622:	4b2a      	ldr	r3, [pc, #168]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	4b2b      	ldr	r3, [pc, #172]	; (80046d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004628:	4013      	ands	r3, r2
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6892      	ldr	r2, [r2, #8]
 800462e:	0211      	lsls	r1, r2, #8
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	6912      	ldr	r2, [r2, #16]
 8004634:	0852      	lsrs	r2, r2, #1
 8004636:	3a01      	subs	r2, #1
 8004638:	0552      	lsls	r2, r2, #21
 800463a:	4311      	orrs	r1, r2
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6852      	ldr	r2, [r2, #4]
 8004640:	3a01      	subs	r2, #1
 8004642:	0112      	lsls	r2, r2, #4
 8004644:	430a      	orrs	r2, r1
 8004646:	4921      	ldr	r1, [pc, #132]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004648:	4313      	orrs	r3, r2
 800464a:	610b      	str	r3, [r1, #16]
 800464c:	e014      	b.n	8004678 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800464e:	4b1f      	ldr	r3, [pc, #124]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004650:	691a      	ldr	r2, [r3, #16]
 8004652:	4b21      	ldr	r3, [pc, #132]	; (80046d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004654:	4013      	ands	r3, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6892      	ldr	r2, [r2, #8]
 800465a:	0211      	lsls	r1, r2, #8
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6952      	ldr	r2, [r2, #20]
 8004660:	0852      	lsrs	r2, r2, #1
 8004662:	3a01      	subs	r2, #1
 8004664:	0652      	lsls	r2, r2, #25
 8004666:	4311      	orrs	r1, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6852      	ldr	r2, [r2, #4]
 800466c:	3a01      	subs	r2, #1
 800466e:	0112      	lsls	r2, r2, #4
 8004670:	430a      	orrs	r2, r1
 8004672:	4916      	ldr	r1, [pc, #88]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004674:	4313      	orrs	r3, r2
 8004676:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004678:	4b14      	ldr	r3, [pc, #80]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a13      	ldr	r2, [pc, #76]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 800467e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004682:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004684:	f7fd f81e 	bl	80016c4 <HAL_GetTick>
 8004688:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800468a:	e009      	b.n	80046a0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800468c:	f7fd f81a 	bl	80016c4 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d902      	bls.n	80046a0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	73fb      	strb	r3, [r7, #15]
          break;
 800469e:	e005      	b.n	80046ac <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80046a0:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0ef      	beq.n	800468c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d106      	bne.n	80046c0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80046b2:	4b06      	ldr	r3, [pc, #24]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80046b4:	691a      	ldr	r2, [r3, #16]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	4904      	ldr	r1, [pc, #16]	; (80046cc <RCCEx_PLLSAI1_Config+0x1d8>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	07ff800f 	.word	0x07ff800f
 80046d4:	ff9f800f 	.word	0xff9f800f
 80046d8:	f9ff800f 	.word	0xf9ff800f

080046dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046ea:	4b72      	ldr	r3, [pc, #456]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	f003 0303 	and.w	r3, r3, #3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00e      	beq.n	8004714 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046f6:	4b6f      	ldr	r3, [pc, #444]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f003 0203 	and.w	r2, r3, #3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	429a      	cmp	r2, r3
 8004704:	d103      	bne.n	800470e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
       ||
 800470a:	2b00      	cmp	r3, #0
 800470c:	d142      	bne.n	8004794 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	73fb      	strb	r3, [r7, #15]
 8004712:	e03f      	b.n	8004794 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2b03      	cmp	r3, #3
 800471a:	d018      	beq.n	800474e <RCCEx_PLLSAI2_Config+0x72>
 800471c:	2b03      	cmp	r3, #3
 800471e:	d825      	bhi.n	800476c <RCCEx_PLLSAI2_Config+0x90>
 8004720:	2b01      	cmp	r3, #1
 8004722:	d002      	beq.n	800472a <RCCEx_PLLSAI2_Config+0x4e>
 8004724:	2b02      	cmp	r3, #2
 8004726:	d009      	beq.n	800473c <RCCEx_PLLSAI2_Config+0x60>
 8004728:	e020      	b.n	800476c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800472a:	4b62      	ldr	r3, [pc, #392]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d11d      	bne.n	8004772 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800473a:	e01a      	b.n	8004772 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800473c:	4b5d      	ldr	r3, [pc, #372]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004744:	2b00      	cmp	r3, #0
 8004746:	d116      	bne.n	8004776 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800474c:	e013      	b.n	8004776 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800474e:	4b59      	ldr	r3, [pc, #356]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10f      	bne.n	800477a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800475a:	4b56      	ldr	r3, [pc, #344]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d109      	bne.n	800477a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800476a:	e006      	b.n	800477a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	e004      	b.n	800477c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004772:	bf00      	nop
 8004774:	e002      	b.n	800477c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004776:	bf00      	nop
 8004778:	e000      	b.n	800477c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800477a:	bf00      	nop
    }

    if(status == HAL_OK)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d108      	bne.n	8004794 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004782:	4b4c      	ldr	r3, [pc, #304]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	f023 0203 	bic.w	r2, r3, #3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4949      	ldr	r1, [pc, #292]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004790:	4313      	orrs	r3, r2
 8004792:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	2b00      	cmp	r3, #0
 8004798:	f040 8086 	bne.w	80048a8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800479c:	4b45      	ldr	r3, [pc, #276]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a44      	ldr	r2, [pc, #272]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a8:	f7fc ff8c 	bl	80016c4 <HAL_GetTick>
 80047ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047ae:	e009      	b.n	80047c4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047b0:	f7fc ff88 	bl	80016c4 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d902      	bls.n	80047c4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	73fb      	strb	r3, [r7, #15]
        break;
 80047c2:	e005      	b.n	80047d0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047c4:	4b3b      	ldr	r3, [pc, #236]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1ef      	bne.n	80047b0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d168      	bne.n	80048a8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d113      	bne.n	8004804 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047dc:	4b35      	ldr	r3, [pc, #212]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047de:	695a      	ldr	r2, [r3, #20]
 80047e0:	4b35      	ldr	r3, [pc, #212]	; (80048b8 <RCCEx_PLLSAI2_Config+0x1dc>)
 80047e2:	4013      	ands	r3, r2
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6892      	ldr	r2, [r2, #8]
 80047e8:	0211      	lsls	r1, r2, #8
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68d2      	ldr	r2, [r2, #12]
 80047ee:	06d2      	lsls	r2, r2, #27
 80047f0:	4311      	orrs	r1, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6852      	ldr	r2, [r2, #4]
 80047f6:	3a01      	subs	r2, #1
 80047f8:	0112      	lsls	r2, r2, #4
 80047fa:	430a      	orrs	r2, r1
 80047fc:	492d      	ldr	r1, [pc, #180]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	614b      	str	r3, [r1, #20]
 8004802:	e02d      	b.n	8004860 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d115      	bne.n	8004836 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800480a:	4b2a      	ldr	r3, [pc, #168]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800480c:	695a      	ldr	r2, [r3, #20]
 800480e:	4b2b      	ldr	r3, [pc, #172]	; (80048bc <RCCEx_PLLSAI2_Config+0x1e0>)
 8004810:	4013      	ands	r3, r2
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6892      	ldr	r2, [r2, #8]
 8004816:	0211      	lsls	r1, r2, #8
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6912      	ldr	r2, [r2, #16]
 800481c:	0852      	lsrs	r2, r2, #1
 800481e:	3a01      	subs	r2, #1
 8004820:	0552      	lsls	r2, r2, #21
 8004822:	4311      	orrs	r1, r2
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6852      	ldr	r2, [r2, #4]
 8004828:	3a01      	subs	r2, #1
 800482a:	0112      	lsls	r2, r2, #4
 800482c:	430a      	orrs	r2, r1
 800482e:	4921      	ldr	r1, [pc, #132]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004830:	4313      	orrs	r3, r2
 8004832:	614b      	str	r3, [r1, #20]
 8004834:	e014      	b.n	8004860 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004836:	4b1f      	ldr	r3, [pc, #124]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004838:	695a      	ldr	r2, [r3, #20]
 800483a:	4b21      	ldr	r3, [pc, #132]	; (80048c0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800483c:	4013      	ands	r3, r2
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6892      	ldr	r2, [r2, #8]
 8004842:	0211      	lsls	r1, r2, #8
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	6952      	ldr	r2, [r2, #20]
 8004848:	0852      	lsrs	r2, r2, #1
 800484a:	3a01      	subs	r2, #1
 800484c:	0652      	lsls	r2, r2, #25
 800484e:	4311      	orrs	r1, r2
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6852      	ldr	r2, [r2, #4]
 8004854:	3a01      	subs	r2, #1
 8004856:	0112      	lsls	r2, r2, #4
 8004858:	430a      	orrs	r2, r1
 800485a:	4916      	ldr	r1, [pc, #88]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800485c:	4313      	orrs	r3, r2
 800485e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004860:	4b14      	ldr	r3, [pc, #80]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a13      	ldr	r2, [pc, #76]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004866:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800486a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800486c:	f7fc ff2a 	bl	80016c4 <HAL_GetTick>
 8004870:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004872:	e009      	b.n	8004888 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004874:	f7fc ff26 	bl	80016c4 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d902      	bls.n	8004888 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	73fb      	strb	r3, [r7, #15]
          break;
 8004886:	e005      	b.n	8004894 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004888:	4b0a      	ldr	r3, [pc, #40]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0ef      	beq.n	8004874 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004894:	7bfb      	ldrb	r3, [r7, #15]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d106      	bne.n	80048a8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800489a:	4b06      	ldr	r3, [pc, #24]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800489c:	695a      	ldr	r2, [r3, #20]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	4904      	ldr	r1, [pc, #16]	; (80048b4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	40021000 	.word	0x40021000
 80048b8:	07ff800f 	.word	0x07ff800f
 80048bc:	ff9f800f 	.word	0xff9f800f
 80048c0:	f9ff800f 	.word	0xf9ff800f

080048c4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b089      	sub	sp, #36	; 0x24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048e0:	d10b      	bne.n	80048fa <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80048e2:	4b7e      	ldr	r3, [pc, #504]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048e8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80048ec:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	2b60      	cmp	r3, #96	; 0x60
 80048f2:	d112      	bne.n	800491a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80048f4:	4b7a      	ldr	r3, [pc, #488]	; (8004ae0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80048f6:	61fb      	str	r3, [r7, #28]
 80048f8:	e00f      	b.n	800491a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004900:	d10b      	bne.n	800491a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004902:	4b76      	ldr	r3, [pc, #472]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004904:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004908:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800490c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004914:	d101      	bne.n	800491a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004916:	4b72      	ldr	r3, [pc, #456]	; (8004ae0 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004918:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	2b00      	cmp	r3, #0
 800491e:	f040 80d6 	bne.w	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	2b40      	cmp	r3, #64	; 0x40
 800492a:	d003      	beq.n	8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004932:	d13b      	bne.n	80049ac <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004934:	4b69      	ldr	r3, [pc, #420]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800493c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004940:	f040 80c4 	bne.w	8004acc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8004944:	4b65      	ldr	r3, [pc, #404]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 80bd 	beq.w	8004acc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004952:	4b62      	ldr	r3, [pc, #392]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	091b      	lsrs	r3, r3, #4
 8004958:	f003 030f 	and.w	r3, r3, #15
 800495c:	3301      	adds	r3, #1
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	fbb2 f3f3 	udiv	r3, r2, r3
 8004964:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004966:	4b5d      	ldr	r3, [pc, #372]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	0a1b      	lsrs	r3, r3, #8
 800496c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004970:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004972:	4b5a      	ldr	r3, [pc, #360]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	0edb      	lsrs	r3, r3, #27
 8004978:	f003 031f 	and.w	r3, r3, #31
 800497c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10a      	bne.n	800499a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004984:	4b55      	ldr	r3, [pc, #340]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d002      	beq.n	8004996 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8004990:	2311      	movs	r3, #17
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	e001      	b.n	800499a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8004996:	2307      	movs	r3, #7
 8004998:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	fb03 f202 	mul.w	r2, r3, r2
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80049aa:	e08f      	b.n	8004acc <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d13a      	bne.n	8004a28 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80049b2:	4b4a      	ldr	r3, [pc, #296]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049be:	f040 8086 	bne.w	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80049c2:	4b46      	ldr	r3, [pc, #280]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d07f      	beq.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80049ce:	4b43      	ldr	r3, [pc, #268]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	091b      	lsrs	r3, r3, #4
 80049d4:	f003 030f 	and.w	r3, r3, #15
 80049d8:	3301      	adds	r3, #1
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80049e2:	4b3e      	ldr	r3, [pc, #248]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	0a1b      	lsrs	r3, r3, #8
 80049e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ec:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80049ee:	4b3b      	ldr	r3, [pc, #236]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	0edb      	lsrs	r3, r3, #27
 80049f4:	f003 031f 	and.w	r3, r3, #31
 80049f8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d10a      	bne.n	8004a16 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004a00:	4b36      	ldr	r3, [pc, #216]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8004a0c:	2311      	movs	r3, #17
 8004a0e:	617b      	str	r3, [r7, #20]
 8004a10:	e001      	b.n	8004a16 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8004a12:	2307      	movs	r3, #7
 8004a14:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	fb03 f202 	mul.w	r2, r3, r2
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	e052      	b.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2b80      	cmp	r3, #128	; 0x80
 8004a2c:	d003      	beq.n	8004a36 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a34:	d109      	bne.n	8004a4a <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a36:	4b29      	ldr	r3, [pc, #164]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a42:	d144      	bne.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8004a44:	4b27      	ldr	r3, [pc, #156]	; (8004ae4 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8004a46:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a48:	e041      	b.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	d003      	beq.n	8004a58 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a56:	d13a      	bne.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8004a58:	4b20      	ldr	r3, [pc, #128]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a64:	d133      	bne.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004a66:	4b1d      	ldr	r3, [pc, #116]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d02d      	beq.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8004a72:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	091b      	lsrs	r3, r3, #4
 8004a78:	f003 030f 	and.w	r3, r3, #15
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a84:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004a86:	4b15      	ldr	r3, [pc, #84]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	0a1b      	lsrs	r3, r3, #8
 8004a8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a90:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8004a92:	4b12      	ldr	r3, [pc, #72]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	0edb      	lsrs	r3, r3, #27
 8004a98:	f003 031f 	and.w	r3, r3, #31
 8004a9c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004aa4:	4b0d      	ldr	r3, [pc, #52]	; (8004adc <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8004ab0:	2311      	movs	r3, #17
 8004ab2:	617b      	str	r3, [r7, #20]
 8004ab4:	e001      	b.n	8004aba <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8004ab6:	2307      	movs	r3, #7
 8004ab8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	fb03 f202 	mul.w	r2, r3, r2
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	e000      	b.n	8004ace <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004acc:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004ace:	69fb      	ldr	r3, [r7, #28]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3724      	adds	r7, #36	; 0x24
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	001fff68 	.word	0x001fff68
 8004ae4:	00f42400 	.word	0x00f42400

08004ae8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b08a      	sub	sp, #40	; 0x28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e1c7      	b.n	8004e8a <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d10e      	bne.n	8004b22 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a81      	ldr	r2, [pc, #516]	; (8004d10 <HAL_SAI_Init+0x228>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d107      	bne.n	8004b1e <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d103      	bne.n	8004b1e <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e1b3      	b.n	8004e8a <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d106      	bne.n	8004b3c <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7fc fc44 	bl	80013c4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f9b1 	bl	8004ea4 <SAI_Disable>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e19e      	b.n	8004e8a <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d00c      	beq.n	8004b76 <HAL_SAI_Init+0x8e>
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d80d      	bhi.n	8004b7c <HAL_SAI_Init+0x94>
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <HAL_SAI_Init+0x82>
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d003      	beq.n	8004b70 <HAL_SAI_Init+0x88>
 8004b68:	e008      	b.n	8004b7c <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b6e:	e008      	b.n	8004b82 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004b70:	2310      	movs	r3, #16
 8004b72:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b74:	e005      	b.n	8004b82 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004b76:	2320      	movs	r3, #32
 8004b78:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b7a:	e002      	b.n	8004b82 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004b80:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d81d      	bhi.n	8004bc6 <HAL_SAI_Init+0xde>
 8004b8a:	a201      	add	r2, pc, #4	; (adr r2, 8004b90 <HAL_SAI_Init+0xa8>)
 8004b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b90:	08004ba1 	.word	0x08004ba1
 8004b94:	08004ba7 	.word	0x08004ba7
 8004b98:	08004baf 	.word	0x08004baf
 8004b9c:	08004bb7 	.word	0x08004bb7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	61fb      	str	r3, [r7, #28]
      break;
 8004ba4:	e012      	b.n	8004bcc <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004baa:	61fb      	str	r3, [r7, #28]
      break;
 8004bac:	e00e      	b.n	8004bcc <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004bae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004bb2:	61fb      	str	r3, [r7, #28]
      break;
 8004bb4:	e00a      	b.n	8004bcc <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004bb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004bba:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbe:	f043 0301 	orr.w	r3, r3, #1
 8004bc2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8004bc4:	e002      	b.n	8004bcc <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	61fb      	str	r3, [r7, #28]
      break;
 8004bca:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a4f      	ldr	r2, [pc, #316]	; (8004d10 <HAL_SAI_Init+0x228>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d004      	beq.n	8004be0 <HAL_SAI_Init+0xf8>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a4e      	ldr	r2, [pc, #312]	; (8004d14 <HAL_SAI_Init+0x22c>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d103      	bne.n	8004be8 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8004be0:	4a4d      	ldr	r2, [pc, #308]	; (8004d18 <HAL_SAI_Init+0x230>)
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	e002      	b.n	8004bee <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004be8:	4a4c      	ldr	r2, [pc, #304]	; (8004d1c <HAL_SAI_Init+0x234>)
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d073      	beq.n	8004cde <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a45      	ldr	r2, [pc, #276]	; (8004d10 <HAL_SAI_Init+0x228>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d004      	beq.n	8004c0a <HAL_SAI_Init+0x122>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a43      	ldr	r2, [pc, #268]	; (8004d14 <HAL_SAI_Init+0x22c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d105      	bne.n	8004c16 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004c0a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c0e:	f7fe fd51 	bl	80036b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c12:	61b8      	str	r0, [r7, #24]
 8004c14:	e004      	b.n	8004c20 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004c16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c1a:	f7fe fd4b 	bl	80036b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c1e:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004c28:	d120      	bne.n	8004c6c <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d102      	bne.n	8004c38 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8004c32:	2340      	movs	r3, #64	; 0x40
 8004c34:	613b      	str	r3, [r7, #16]
 8004c36:	e00a      	b.n	8004c4e <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d103      	bne.n	8004c48 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8004c40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c44:	613b      	str	r3, [r7, #16]
 8004c46:	e002      	b.n	8004c4e <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c4c:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	4619      	mov	r1, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	fb02 f303 	mul.w	r3, r2, r3
 8004c64:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c68:	617b      	str	r3, [r7, #20]
 8004c6a:	e017      	b.n	8004c9c <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c74:	d101      	bne.n	8004c7a <HAL_SAI_Init+0x192>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e000      	b.n	8004c7c <HAL_SAI_Init+0x194>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	4619      	mov	r1, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	fb02 f303 	mul.w	r3, r2, r3
 8004c94:	021b      	lsls	r3, r3, #8
 8004c96:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c9a:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	4a20      	ldr	r2, [pc, #128]	; (8004d20 <HAL_SAI_Init+0x238>)
 8004ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca4:	08da      	lsrs	r2, r3, #3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004caa:	6979      	ldr	r1, [r7, #20]
 8004cac:	4b1c      	ldr	r3, [pc, #112]	; (8004d20 <HAL_SAI_Init+0x238>)
 8004cae:	fba3 2301 	umull	r2, r3, r3, r1
 8004cb2:	08da      	lsrs	r2, r3, #3
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	1aca      	subs	r2, r1, r3
 8004cbe:	2a08      	cmp	r2, #8
 8004cc0:	d904      	bls.n	8004ccc <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d104      	bne.n	8004cde <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	085a      	lsrs	r2, r3, #1
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <HAL_SAI_Init+0x206>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d109      	bne.n	8004d02 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d101      	bne.n	8004cfa <HAL_SAI_Init+0x212>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	e001      	b.n	8004cfe <HAL_SAI_Init+0x216>
 8004cfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cfe:	623b      	str	r3, [r7, #32]
 8004d00:	e012      	b.n	8004d28 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d10c      	bne.n	8004d24 <HAL_SAI_Init+0x23c>
 8004d0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d0e:	e00a      	b.n	8004d26 <HAL_SAI_Init+0x23e>
 8004d10:	40015404 	.word	0x40015404
 8004d14:	40015424 	.word	0x40015424
 8004d18:	40015400 	.word	0x40015400
 8004d1c:	40015800 	.word	0x40015800
 8004d20:	cccccccd 	.word	0xcccccccd
 8004d24:	2300      	movs	r3, #0
 8004d26:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6819      	ldr	r1, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4b58      	ldr	r3, [pc, #352]	; (8004e94 <HAL_SAI_Init+0x3ac>)
 8004d34:	400b      	ands	r3, r1
 8004d36:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6819      	ldr	r1, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d46:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d4c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d52:	431a      	orrs	r2, r3
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8004d60:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d6c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	051b      	lsls	r3, r3, #20
 8004d74:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004d7a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6812      	ldr	r2, [r2, #0]
 8004d8e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004d92:	f023 030f 	bic.w	r3, r3, #15
 8004d96:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6859      	ldr	r1, [r3, #4]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699a      	ldr	r2, [r3, #24]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6899      	ldr	r1, [r3, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	4b35      	ldr	r3, [pc, #212]	; (8004e98 <HAL_SAI_Init+0x3b0>)
 8004dc2:	400b      	ands	r3, r1
 8004dc4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	6899      	ldr	r1, [r3, #8]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dd0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004dd6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8004ddc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 8004de2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de8:	3b01      	subs	r3, #1
 8004dea:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004dec:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68d9      	ldr	r1, [r3, #12]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004e04:	400b      	ands	r3, r1
 8004e06:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68d9      	ldr	r1, [r3, #12]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e16:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e1c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004e1e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e24:	3b01      	subs	r3, #1
 8004e26:	021b      	lsls	r3, r3, #8
 8004e28:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a19      	ldr	r2, [pc, #100]	; (8004e9c <HAL_SAI_Init+0x3b4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d119      	bne.n	8004e70 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8004e3c:	4b18      	ldr	r3, [pc, #96]	; (8004ea0 <HAL_SAI_Init+0x3b8>)
 8004e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e40:	4a17      	ldr	r2, [pc, #92]	; (8004ea0 <HAL_SAI_Init+0x3b8>)
 8004e42:	f023 0301 	bic.w	r3, r3, #1
 8004e46:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d10e      	bne.n	8004e70 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004e5e:	4910      	ldr	r1, [pc, #64]	; (8004ea0 <HAL_SAI_Init+0x3b8>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8004e64:	4b0e      	ldr	r3, [pc, #56]	; (8004ea0 <HAL_SAI_Init+0x3b8>)
 8004e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e68:	4a0d      	ldr	r2, [pc, #52]	; (8004ea0 <HAL_SAI_Init+0x3b8>)
 8004e6a:	f043 0301 	orr.w	r3, r3, #1
 8004e6e:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3728      	adds	r7, #40	; 0x28
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	f805c010 	.word	0xf805c010
 8004e98:	fff88000 	.word	0xfff88000
 8004e9c:	40015404 	.word	0x40015404
 8004ea0:	40015400 	.word	0x40015400

08004ea4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004eac:	4b18      	ldr	r3, [pc, #96]	; (8004f10 <SAI_Disable+0x6c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a18      	ldr	r2, [pc, #96]	; (8004f14 <SAI_Disable+0x70>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	0b1b      	lsrs	r3, r3, #12
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004ece:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10a      	bne.n	8004eec <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004edc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	72fb      	strb	r3, [r7, #11]
      break;
 8004eea:	e009      	b.n	8004f00 <SAI_Disable+0x5c>
    }
    count--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1e7      	bne.n	8004ed0 <SAI_Disable+0x2c>

  return status;
 8004f00:	7afb      	ldrb	r3, [r7, #11]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	20000000 	.word	0x20000000
 8004f14:	95cbec1b 	.word	0x95cbec1b

08004f18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e095      	b.n	8005056 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d108      	bne.n	8004f44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f3a:	d009      	beq.n	8004f50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	61da      	str	r2, [r3, #28]
 8004f42:	e005      	b.n	8004f50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d106      	bne.n	8004f70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7fc f87a 	bl	8001064 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f86:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f90:	d902      	bls.n	8004f98 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f92:	2300      	movs	r3, #0
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	e002      	b.n	8004f9e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f9c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004fa6:	d007      	beq.n	8004fb8 <HAL_SPI_Init+0xa0>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004fb0:	d002      	beq.n	8004fb8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004fc8:	431a      	orrs	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ffa:	ea42 0103 	orr.w	r1, r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005002:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	0c1b      	lsrs	r3, r3, #16
 8005014:	f003 0204 	and.w	r2, r3, #4
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501c:	f003 0310 	and.w	r3, r3, #16
 8005020:	431a      	orrs	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005026:	f003 0308 	and.w	r3, r3, #8
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005034:	ea42 0103 	orr.w	r1, r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b084      	sub	sp, #16
 8005062:	af00      	add	r7, sp, #0
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e038      	b.n	80050e6 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d106      	bne.n	800508e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f7fc f991 	bl	80013b0 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	3308      	adds	r3, #8
 8005096:	4619      	mov	r1, r3
 8005098:	4610      	mov	r0, r2
 800509a:	f000 ffe9 	bl	8006070 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6818      	ldr	r0, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	461a      	mov	r2, r3
 80050a8:	68b9      	ldr	r1, [r7, #8]
 80050aa:	f001 f87b 	bl	80061a4 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6858      	ldr	r0, [r3, #4]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ba:	6879      	ldr	r1, [r7, #4]
 80050bc:	f001 f8c4 	bl	8006248 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	6892      	ldr	r2, [r2, #8]
 80050c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	6892      	ldr	r2, [r2, #8]
 80050d4:	f041 0101 	orr.w	r1, r1, #1
 80050d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b082      	sub	sp, #8
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d101      	bne.n	8005100 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e042      	b.n	8005186 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005106:	2b00      	cmp	r3, #0
 8005108:	d106      	bne.n	8005118 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fc f808 	bl	8001128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2224      	movs	r2, #36	; 0x24
 800511c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f022 0201 	bic.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005134:	2b00      	cmp	r3, #0
 8005136:	d002      	beq.n	800513e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fc7d 	bl	8005a38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f97e 	bl	8005440 <UART_SetConfig>
 8005144:	4603      	mov	r3, r0
 8005146:	2b01      	cmp	r3, #1
 8005148:	d101      	bne.n	800514e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e01b      	b.n	8005186 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800515c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689a      	ldr	r2, [r3, #8]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800516c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0201 	orr.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fcfc 	bl	8005b7c <UART_CheckIdleState>
 8005184:	4603      	mov	r3, r0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800518e:	b580      	push	{r7, lr}
 8005190:	b08a      	sub	sp, #40	; 0x28
 8005192:	af02      	add	r7, sp, #8
 8005194:	60f8      	str	r0, [r7, #12]
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	603b      	str	r3, [r7, #0]
 800519a:	4613      	mov	r3, r2
 800519c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a4:	2b20      	cmp	r3, #32
 80051a6:	d17c      	bne.n	80052a2 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <HAL_UART_Transmit+0x26>
 80051ae:	88fb      	ldrh	r3, [r7, #6]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e075      	b.n	80052a4 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2221      	movs	r2, #33	; 0x21
 80051c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051c8:	f7fc fa7c 	bl	80016c4 <HAL_GetTick>
 80051cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	88fa      	ldrh	r2, [r7, #6]
 80051da:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051e6:	d108      	bne.n	80051fa <HAL_UART_Transmit+0x6c>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d104      	bne.n	80051fa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051f0:	2300      	movs	r3, #0
 80051f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	61bb      	str	r3, [r7, #24]
 80051f8:	e003      	b.n	8005202 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005202:	e031      	b.n	8005268 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	2200      	movs	r2, #0
 800520c:	2180      	movs	r1, #128	; 0x80
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 fd5e 	bl	8005cd0 <UART_WaitOnFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2220      	movs	r2, #32
 800521e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e03e      	b.n	80052a4 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	881a      	ldrh	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005238:	b292      	uxth	r2, r2
 800523a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	3302      	adds	r3, #2
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	e008      	b.n	8005256 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	781a      	ldrb	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	b292      	uxth	r2, r2
 800524e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	3301      	adds	r3, #1
 8005254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800525c:	b29b      	uxth	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800526e:	b29b      	uxth	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1c7      	bne.n	8005204 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	2200      	movs	r2, #0
 800527c:	2140      	movs	r1, #64	; 0x40
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 fd26 	bl	8005cd0 <UART_WaitOnFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e006      	b.n	80052a4 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2220      	movs	r2, #32
 800529a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800529e:	2300      	movs	r3, #0
 80052a0:	e000      	b.n	80052a4 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 80052a2:	2302      	movs	r3, #2
  }
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3720      	adds	r7, #32
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08a      	sub	sp, #40	; 0x28
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	603b      	str	r3, [r7, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052c2:	2b20      	cmp	r3, #32
 80052c4:	f040 80b6 	bne.w	8005434 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <HAL_UART_Receive+0x28>
 80052ce:	88fb      	ldrh	r3, [r7, #6]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e0ae      	b.n	8005436 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2222      	movs	r2, #34	; 0x22
 80052e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ee:	f7fc f9e9 	bl	80016c4 <HAL_GetTick>
 80052f2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	88fa      	ldrh	r2, [r7, #6]
 80052f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	88fa      	ldrh	r2, [r7, #6]
 8005300:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800530c:	d10e      	bne.n	800532c <HAL_UART_Receive+0x80>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d105      	bne.n	8005322 <HAL_UART_Receive+0x76>
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f240 12ff 	movw	r2, #511	; 0x1ff
 800531c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005320:	e02d      	b.n	800537e <HAL_UART_Receive+0xd2>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	22ff      	movs	r2, #255	; 0xff
 8005326:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800532a:	e028      	b.n	800537e <HAL_UART_Receive+0xd2>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10d      	bne.n	8005350 <HAL_UART_Receive+0xa4>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d104      	bne.n	8005346 <HAL_UART_Receive+0x9a>
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	22ff      	movs	r2, #255	; 0xff
 8005340:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005344:	e01b      	b.n	800537e <HAL_UART_Receive+0xd2>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	227f      	movs	r2, #127	; 0x7f
 800534a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800534e:	e016      	b.n	800537e <HAL_UART_Receive+0xd2>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005358:	d10d      	bne.n	8005376 <HAL_UART_Receive+0xca>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d104      	bne.n	800536c <HAL_UART_Receive+0xc0>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	227f      	movs	r2, #127	; 0x7f
 8005366:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800536a:	e008      	b.n	800537e <HAL_UART_Receive+0xd2>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	223f      	movs	r2, #63	; 0x3f
 8005370:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005374:	e003      	b.n	800537e <HAL_UART_Receive+0xd2>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005384:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800538e:	d108      	bne.n	80053a2 <HAL_UART_Receive+0xf6>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d104      	bne.n	80053a2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005398:	2300      	movs	r3, #0
 800539a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	61bb      	str	r3, [r7, #24]
 80053a0:	e003      	b.n	80053aa <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053a6:	2300      	movs	r3, #0
 80053a8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80053aa:	e037      	b.n	800541c <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	2200      	movs	r2, #0
 80053b4:	2120      	movs	r1, #32
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 fc8a 	bl	8005cd0 <UART_WaitOnFlagUntilTimeout>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2220      	movs	r2, #32
 80053c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e033      	b.n	8005436 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10c      	bne.n	80053ee <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053da:	b29a      	uxth	r2, r3
 80053dc:	8a7b      	ldrh	r3, [r7, #18]
 80053de:	4013      	ands	r3, r2
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	3302      	adds	r3, #2
 80053ea:	61bb      	str	r3, [r7, #24]
 80053ec:	e00d      	b.n	800540a <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	8a7b      	ldrh	r3, [r7, #18]
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	4013      	ands	r3, r2
 80053fe:	b2da      	uxtb	r2, r3
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	3301      	adds	r3, #1
 8005408:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b01      	subs	r3, #1
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005422:	b29b      	uxth	r3, r3
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1c1      	bne.n	80053ac <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	e000      	b.n	8005436 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005434:	2302      	movs	r3, #2
  }
}
 8005436:	4618      	mov	r0, r3
 8005438:	3720      	adds	r7, #32
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
	...

08005440 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005444:	b08c      	sub	sp, #48	; 0x30
 8005446:	af00      	add	r7, sp, #0
 8005448:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	691b      	ldr	r3, [r3, #16]
 8005458:	431a      	orrs	r2, r3
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	431a      	orrs	r2, r3
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	69db      	ldr	r3, [r3, #28]
 8005464:	4313      	orrs	r3, r2
 8005466:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	4baa      	ldr	r3, [pc, #680]	; (8005718 <UART_SetConfig+0x2d8>)
 8005470:	4013      	ands	r3, r2
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	6812      	ldr	r2, [r2, #0]
 8005476:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005478:	430b      	orrs	r3, r1
 800547a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a9f      	ldr	r2, [pc, #636]	; (800571c <UART_SetConfig+0x2dc>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d004      	beq.n	80054ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054a8:	4313      	orrs	r3, r2
 80054aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80054b6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	6812      	ldr	r2, [r2, #0]
 80054be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054c0:	430b      	orrs	r3, r1
 80054c2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ca:	f023 010f 	bic.w	r1, r3, #15
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a90      	ldr	r2, [pc, #576]	; (8005720 <UART_SetConfig+0x2e0>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d125      	bne.n	8005530 <UART_SetConfig+0xf0>
 80054e4:	4b8f      	ldr	r3, [pc, #572]	; (8005724 <UART_SetConfig+0x2e4>)
 80054e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ea:	f003 0303 	and.w	r3, r3, #3
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d81a      	bhi.n	8005528 <UART_SetConfig+0xe8>
 80054f2:	a201      	add	r2, pc, #4	; (adr r2, 80054f8 <UART_SetConfig+0xb8>)
 80054f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f8:	08005509 	.word	0x08005509
 80054fc:	08005519 	.word	0x08005519
 8005500:	08005511 	.word	0x08005511
 8005504:	08005521 	.word	0x08005521
 8005508:	2301      	movs	r3, #1
 800550a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800550e:	e116      	b.n	800573e <UART_SetConfig+0x2fe>
 8005510:	2302      	movs	r3, #2
 8005512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005516:	e112      	b.n	800573e <UART_SetConfig+0x2fe>
 8005518:	2304      	movs	r3, #4
 800551a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800551e:	e10e      	b.n	800573e <UART_SetConfig+0x2fe>
 8005520:	2308      	movs	r3, #8
 8005522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005526:	e10a      	b.n	800573e <UART_SetConfig+0x2fe>
 8005528:	2310      	movs	r3, #16
 800552a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800552e:	e106      	b.n	800573e <UART_SetConfig+0x2fe>
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a7c      	ldr	r2, [pc, #496]	; (8005728 <UART_SetConfig+0x2e8>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d138      	bne.n	80055ac <UART_SetConfig+0x16c>
 800553a:	4b7a      	ldr	r3, [pc, #488]	; (8005724 <UART_SetConfig+0x2e4>)
 800553c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005540:	f003 030c 	and.w	r3, r3, #12
 8005544:	2b0c      	cmp	r3, #12
 8005546:	d82d      	bhi.n	80055a4 <UART_SetConfig+0x164>
 8005548:	a201      	add	r2, pc, #4	; (adr r2, 8005550 <UART_SetConfig+0x110>)
 800554a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554e:	bf00      	nop
 8005550:	08005585 	.word	0x08005585
 8005554:	080055a5 	.word	0x080055a5
 8005558:	080055a5 	.word	0x080055a5
 800555c:	080055a5 	.word	0x080055a5
 8005560:	08005595 	.word	0x08005595
 8005564:	080055a5 	.word	0x080055a5
 8005568:	080055a5 	.word	0x080055a5
 800556c:	080055a5 	.word	0x080055a5
 8005570:	0800558d 	.word	0x0800558d
 8005574:	080055a5 	.word	0x080055a5
 8005578:	080055a5 	.word	0x080055a5
 800557c:	080055a5 	.word	0x080055a5
 8005580:	0800559d 	.word	0x0800559d
 8005584:	2300      	movs	r3, #0
 8005586:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800558a:	e0d8      	b.n	800573e <UART_SetConfig+0x2fe>
 800558c:	2302      	movs	r3, #2
 800558e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005592:	e0d4      	b.n	800573e <UART_SetConfig+0x2fe>
 8005594:	2304      	movs	r3, #4
 8005596:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800559a:	e0d0      	b.n	800573e <UART_SetConfig+0x2fe>
 800559c:	2308      	movs	r3, #8
 800559e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055a2:	e0cc      	b.n	800573e <UART_SetConfig+0x2fe>
 80055a4:	2310      	movs	r3, #16
 80055a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055aa:	e0c8      	b.n	800573e <UART_SetConfig+0x2fe>
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a5e      	ldr	r2, [pc, #376]	; (800572c <UART_SetConfig+0x2ec>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d125      	bne.n	8005602 <UART_SetConfig+0x1c2>
 80055b6:	4b5b      	ldr	r3, [pc, #364]	; (8005724 <UART_SetConfig+0x2e4>)
 80055b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80055c0:	2b30      	cmp	r3, #48	; 0x30
 80055c2:	d016      	beq.n	80055f2 <UART_SetConfig+0x1b2>
 80055c4:	2b30      	cmp	r3, #48	; 0x30
 80055c6:	d818      	bhi.n	80055fa <UART_SetConfig+0x1ba>
 80055c8:	2b20      	cmp	r3, #32
 80055ca:	d00a      	beq.n	80055e2 <UART_SetConfig+0x1a2>
 80055cc:	2b20      	cmp	r3, #32
 80055ce:	d814      	bhi.n	80055fa <UART_SetConfig+0x1ba>
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d002      	beq.n	80055da <UART_SetConfig+0x19a>
 80055d4:	2b10      	cmp	r3, #16
 80055d6:	d008      	beq.n	80055ea <UART_SetConfig+0x1aa>
 80055d8:	e00f      	b.n	80055fa <UART_SetConfig+0x1ba>
 80055da:	2300      	movs	r3, #0
 80055dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055e0:	e0ad      	b.n	800573e <UART_SetConfig+0x2fe>
 80055e2:	2302      	movs	r3, #2
 80055e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055e8:	e0a9      	b.n	800573e <UART_SetConfig+0x2fe>
 80055ea:	2304      	movs	r3, #4
 80055ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055f0:	e0a5      	b.n	800573e <UART_SetConfig+0x2fe>
 80055f2:	2308      	movs	r3, #8
 80055f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055f8:	e0a1      	b.n	800573e <UART_SetConfig+0x2fe>
 80055fa:	2310      	movs	r3, #16
 80055fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005600:	e09d      	b.n	800573e <UART_SetConfig+0x2fe>
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a4a      	ldr	r2, [pc, #296]	; (8005730 <UART_SetConfig+0x2f0>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d125      	bne.n	8005658 <UART_SetConfig+0x218>
 800560c:	4b45      	ldr	r3, [pc, #276]	; (8005724 <UART_SetConfig+0x2e4>)
 800560e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005612:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005616:	2bc0      	cmp	r3, #192	; 0xc0
 8005618:	d016      	beq.n	8005648 <UART_SetConfig+0x208>
 800561a:	2bc0      	cmp	r3, #192	; 0xc0
 800561c:	d818      	bhi.n	8005650 <UART_SetConfig+0x210>
 800561e:	2b80      	cmp	r3, #128	; 0x80
 8005620:	d00a      	beq.n	8005638 <UART_SetConfig+0x1f8>
 8005622:	2b80      	cmp	r3, #128	; 0x80
 8005624:	d814      	bhi.n	8005650 <UART_SetConfig+0x210>
 8005626:	2b00      	cmp	r3, #0
 8005628:	d002      	beq.n	8005630 <UART_SetConfig+0x1f0>
 800562a:	2b40      	cmp	r3, #64	; 0x40
 800562c:	d008      	beq.n	8005640 <UART_SetConfig+0x200>
 800562e:	e00f      	b.n	8005650 <UART_SetConfig+0x210>
 8005630:	2300      	movs	r3, #0
 8005632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005636:	e082      	b.n	800573e <UART_SetConfig+0x2fe>
 8005638:	2302      	movs	r3, #2
 800563a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800563e:	e07e      	b.n	800573e <UART_SetConfig+0x2fe>
 8005640:	2304      	movs	r3, #4
 8005642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005646:	e07a      	b.n	800573e <UART_SetConfig+0x2fe>
 8005648:	2308      	movs	r3, #8
 800564a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800564e:	e076      	b.n	800573e <UART_SetConfig+0x2fe>
 8005650:	2310      	movs	r3, #16
 8005652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005656:	e072      	b.n	800573e <UART_SetConfig+0x2fe>
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a35      	ldr	r2, [pc, #212]	; (8005734 <UART_SetConfig+0x2f4>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d12a      	bne.n	80056b8 <UART_SetConfig+0x278>
 8005662:	4b30      	ldr	r3, [pc, #192]	; (8005724 <UART_SetConfig+0x2e4>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800566c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005670:	d01a      	beq.n	80056a8 <UART_SetConfig+0x268>
 8005672:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005676:	d81b      	bhi.n	80056b0 <UART_SetConfig+0x270>
 8005678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800567c:	d00c      	beq.n	8005698 <UART_SetConfig+0x258>
 800567e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005682:	d815      	bhi.n	80056b0 <UART_SetConfig+0x270>
 8005684:	2b00      	cmp	r3, #0
 8005686:	d003      	beq.n	8005690 <UART_SetConfig+0x250>
 8005688:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800568c:	d008      	beq.n	80056a0 <UART_SetConfig+0x260>
 800568e:	e00f      	b.n	80056b0 <UART_SetConfig+0x270>
 8005690:	2300      	movs	r3, #0
 8005692:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005696:	e052      	b.n	800573e <UART_SetConfig+0x2fe>
 8005698:	2302      	movs	r3, #2
 800569a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800569e:	e04e      	b.n	800573e <UART_SetConfig+0x2fe>
 80056a0:	2304      	movs	r3, #4
 80056a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056a6:	e04a      	b.n	800573e <UART_SetConfig+0x2fe>
 80056a8:	2308      	movs	r3, #8
 80056aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ae:	e046      	b.n	800573e <UART_SetConfig+0x2fe>
 80056b0:	2310      	movs	r3, #16
 80056b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056b6:	e042      	b.n	800573e <UART_SetConfig+0x2fe>
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a17      	ldr	r2, [pc, #92]	; (800571c <UART_SetConfig+0x2dc>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d13a      	bne.n	8005738 <UART_SetConfig+0x2f8>
 80056c2:	4b18      	ldr	r3, [pc, #96]	; (8005724 <UART_SetConfig+0x2e4>)
 80056c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80056cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056d0:	d01a      	beq.n	8005708 <UART_SetConfig+0x2c8>
 80056d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056d6:	d81b      	bhi.n	8005710 <UART_SetConfig+0x2d0>
 80056d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056dc:	d00c      	beq.n	80056f8 <UART_SetConfig+0x2b8>
 80056de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056e2:	d815      	bhi.n	8005710 <UART_SetConfig+0x2d0>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <UART_SetConfig+0x2b0>
 80056e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056ec:	d008      	beq.n	8005700 <UART_SetConfig+0x2c0>
 80056ee:	e00f      	b.n	8005710 <UART_SetConfig+0x2d0>
 80056f0:	2300      	movs	r3, #0
 80056f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056f6:	e022      	b.n	800573e <UART_SetConfig+0x2fe>
 80056f8:	2302      	movs	r3, #2
 80056fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056fe:	e01e      	b.n	800573e <UART_SetConfig+0x2fe>
 8005700:	2304      	movs	r3, #4
 8005702:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005706:	e01a      	b.n	800573e <UART_SetConfig+0x2fe>
 8005708:	2308      	movs	r3, #8
 800570a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800570e:	e016      	b.n	800573e <UART_SetConfig+0x2fe>
 8005710:	2310      	movs	r3, #16
 8005712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005716:	e012      	b.n	800573e <UART_SetConfig+0x2fe>
 8005718:	cfff69f3 	.word	0xcfff69f3
 800571c:	40008000 	.word	0x40008000
 8005720:	40013800 	.word	0x40013800
 8005724:	40021000 	.word	0x40021000
 8005728:	40004400 	.word	0x40004400
 800572c:	40004800 	.word	0x40004800
 8005730:	40004c00 	.word	0x40004c00
 8005734:	40005000 	.word	0x40005000
 8005738:	2310      	movs	r3, #16
 800573a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4aae      	ldr	r2, [pc, #696]	; (80059fc <UART_SetConfig+0x5bc>)
 8005744:	4293      	cmp	r3, r2
 8005746:	f040 8097 	bne.w	8005878 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800574a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800574e:	2b08      	cmp	r3, #8
 8005750:	d823      	bhi.n	800579a <UART_SetConfig+0x35a>
 8005752:	a201      	add	r2, pc, #4	; (adr r2, 8005758 <UART_SetConfig+0x318>)
 8005754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005758:	0800577d 	.word	0x0800577d
 800575c:	0800579b 	.word	0x0800579b
 8005760:	08005785 	.word	0x08005785
 8005764:	0800579b 	.word	0x0800579b
 8005768:	0800578b 	.word	0x0800578b
 800576c:	0800579b 	.word	0x0800579b
 8005770:	0800579b 	.word	0x0800579b
 8005774:	0800579b 	.word	0x0800579b
 8005778:	08005793 	.word	0x08005793
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800577c:	f7fd fb20 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8005780:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005782:	e010      	b.n	80057a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005784:	4b9e      	ldr	r3, [pc, #632]	; (8005a00 <UART_SetConfig+0x5c0>)
 8005786:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005788:	e00d      	b.n	80057a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800578a:	f7fd fa83 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 800578e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005790:	e009      	b.n	80057a6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005792:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005796:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005798:	e005      	b.n	80057a6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80057a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 8130 	beq.w	8005a0e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b2:	4a94      	ldr	r2, [pc, #592]	; (8005a04 <UART_SetConfig+0x5c4>)
 80057b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057b8:	461a      	mov	r2, r3
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80057c0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	4613      	mov	r3, r2
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	4413      	add	r3, r2
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d305      	bcc.n	80057de <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d903      	bls.n	80057e6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80057e4:	e113      	b.n	8005a0e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e8:	2200      	movs	r2, #0
 80057ea:	60bb      	str	r3, [r7, #8]
 80057ec:	60fa      	str	r2, [r7, #12]
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f2:	4a84      	ldr	r2, [pc, #528]	; (8005a04 <UART_SetConfig+0x5c4>)
 80057f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2200      	movs	r2, #0
 80057fc:	603b      	str	r3, [r7, #0]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005804:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005808:	f7fa fd4a 	bl	80002a0 <__aeabi_uldivmod>
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	4610      	mov	r0, r2
 8005812:	4619      	mov	r1, r3
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	020b      	lsls	r3, r1, #8
 800581e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005822:	0202      	lsls	r2, r0, #8
 8005824:	6979      	ldr	r1, [r7, #20]
 8005826:	6849      	ldr	r1, [r1, #4]
 8005828:	0849      	lsrs	r1, r1, #1
 800582a:	2000      	movs	r0, #0
 800582c:	460c      	mov	r4, r1
 800582e:	4605      	mov	r5, r0
 8005830:	eb12 0804 	adds.w	r8, r2, r4
 8005834:	eb43 0905 	adc.w	r9, r3, r5
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	469a      	mov	sl, r3
 8005840:	4693      	mov	fp, r2
 8005842:	4652      	mov	r2, sl
 8005844:	465b      	mov	r3, fp
 8005846:	4640      	mov	r0, r8
 8005848:	4649      	mov	r1, r9
 800584a:	f7fa fd29 	bl	80002a0 <__aeabi_uldivmod>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4613      	mov	r3, r2
 8005854:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800585c:	d308      	bcc.n	8005870 <UART_SetConfig+0x430>
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005864:	d204      	bcs.n	8005870 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6a3a      	ldr	r2, [r7, #32]
 800586c:	60da      	str	r2, [r3, #12]
 800586e:	e0ce      	b.n	8005a0e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005876:	e0ca      	b.n	8005a0e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	69db      	ldr	r3, [r3, #28]
 800587c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005880:	d166      	bne.n	8005950 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005882:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005886:	2b08      	cmp	r3, #8
 8005888:	d827      	bhi.n	80058da <UART_SetConfig+0x49a>
 800588a:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <UART_SetConfig+0x450>)
 800588c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005890:	080058b5 	.word	0x080058b5
 8005894:	080058bd 	.word	0x080058bd
 8005898:	080058c5 	.word	0x080058c5
 800589c:	080058db 	.word	0x080058db
 80058a0:	080058cb 	.word	0x080058cb
 80058a4:	080058db 	.word	0x080058db
 80058a8:	080058db 	.word	0x080058db
 80058ac:	080058db 	.word	0x080058db
 80058b0:	080058d3 	.word	0x080058d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058b4:	f7fd fa84 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 80058b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058ba:	e014      	b.n	80058e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058bc:	f7fd fa96 	bl	8002dec <HAL_RCC_GetPCLK2Freq>
 80058c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058c2:	e010      	b.n	80058e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058c4:	4b4e      	ldr	r3, [pc, #312]	; (8005a00 <UART_SetConfig+0x5c0>)
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058c8:	e00d      	b.n	80058e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ca:	f7fd f9e3 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 80058ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80058d0:	e009      	b.n	80058e6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058d8:	e005      	b.n	80058e6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80058da:	2300      	movs	r3, #0
 80058dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80058e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 8090 	beq.w	8005a0e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	4a44      	ldr	r2, [pc, #272]	; (8005a04 <UART_SetConfig+0x5c4>)
 80058f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058f8:	461a      	mov	r2, r3
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005900:	005a      	lsls	r2, r3, #1
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	085b      	lsrs	r3, r3, #1
 8005908:	441a      	add	r2, r3
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005912:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	2b0f      	cmp	r3, #15
 8005918:	d916      	bls.n	8005948 <UART_SetConfig+0x508>
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005920:	d212      	bcs.n	8005948 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	b29b      	uxth	r3, r3
 8005926:	f023 030f 	bic.w	r3, r3, #15
 800592a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	085b      	lsrs	r3, r3, #1
 8005930:	b29b      	uxth	r3, r3
 8005932:	f003 0307 	and.w	r3, r3, #7
 8005936:	b29a      	uxth	r2, r3
 8005938:	8bfb      	ldrh	r3, [r7, #30]
 800593a:	4313      	orrs	r3, r2
 800593c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	8bfa      	ldrh	r2, [r7, #30]
 8005944:	60da      	str	r2, [r3, #12]
 8005946:	e062      	b.n	8005a0e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800594e:	e05e      	b.n	8005a0e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005950:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005954:	2b08      	cmp	r3, #8
 8005956:	d828      	bhi.n	80059aa <UART_SetConfig+0x56a>
 8005958:	a201      	add	r2, pc, #4	; (adr r2, 8005960 <UART_SetConfig+0x520>)
 800595a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595e:	bf00      	nop
 8005960:	08005985 	.word	0x08005985
 8005964:	0800598d 	.word	0x0800598d
 8005968:	08005995 	.word	0x08005995
 800596c:	080059ab 	.word	0x080059ab
 8005970:	0800599b 	.word	0x0800599b
 8005974:	080059ab 	.word	0x080059ab
 8005978:	080059ab 	.word	0x080059ab
 800597c:	080059ab 	.word	0x080059ab
 8005980:	080059a3 	.word	0x080059a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005984:	f7fd fa1c 	bl	8002dc0 <HAL_RCC_GetPCLK1Freq>
 8005988:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800598a:	e014      	b.n	80059b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800598c:	f7fd fa2e 	bl	8002dec <HAL_RCC_GetPCLK2Freq>
 8005990:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005992:	e010      	b.n	80059b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005994:	4b1a      	ldr	r3, [pc, #104]	; (8005a00 <UART_SetConfig+0x5c0>)
 8005996:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005998:	e00d      	b.n	80059b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800599a:	f7fd f97b 	bl	8002c94 <HAL_RCC_GetSysClockFreq>
 800599e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80059a0:	e009      	b.n	80059b6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80059a8:	e005      	b.n	80059b6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80059b4:	bf00      	nop
    }

    if (pclk != 0U)
 80059b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d028      	beq.n	8005a0e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c0:	4a10      	ldr	r2, [pc, #64]	; (8005a04 <UART_SetConfig+0x5c4>)
 80059c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059c6:	461a      	mov	r2, r3
 80059c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ca:	fbb3 f2f2 	udiv	r2, r3, r2
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	085b      	lsrs	r3, r3, #1
 80059d4:	441a      	add	r2, r3
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	fbb2 f3f3 	udiv	r3, r2, r3
 80059de:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	d910      	bls.n	8005a08 <UART_SetConfig+0x5c8>
 80059e6:	6a3b      	ldr	r3, [r7, #32]
 80059e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059ec:	d20c      	bcs.n	8005a08 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059ee:	6a3b      	ldr	r3, [r7, #32]
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	60da      	str	r2, [r3, #12]
 80059f8:	e009      	b.n	8005a0e <UART_SetConfig+0x5ce>
 80059fa:	bf00      	nop
 80059fc:	40008000 	.word	0x40008000
 8005a00:	00f42400 	.word	0x00f42400
 8005a04:	08009f08 	.word	0x08009f08
      }
      else
      {
        ret = HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2201      	movs	r2, #1
 8005a12:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	2200      	movs	r2, #0
 8005a22:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2200      	movs	r2, #0
 8005a28:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005a2a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3730      	adds	r7, #48	; 0x30
 8005a32:	46bd      	mov	sp, r7
 8005a34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005a38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a44:	f003 0308 	and.w	r3, r3, #8
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00a      	beq.n	8005a62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00a      	beq.n	8005a84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00a      	beq.n	8005aa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aaa:	f003 0304 	and.w	r3, r3, #4
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00a      	beq.n	8005ac8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005acc:	f003 0310 	and.w	r3, r3, #16
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	430a      	orrs	r2, r1
 8005ae8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aee:	f003 0320 	and.w	r3, r3, #32
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01a      	beq.n	8005b4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b36:	d10a      	bne.n	8005b4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00a      	beq.n	8005b70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	605a      	str	r2, [r3, #4]
  }
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b098      	sub	sp, #96	; 0x60
 8005b80:	af02      	add	r7, sp, #8
 8005b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b8c:	f7fb fd9a 	bl	80016c4 <HAL_GetTick>
 8005b90:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0308 	and.w	r3, r3, #8
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d12f      	bne.n	8005c00 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f88e 	bl	8005cd0 <UART_WaitOnFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d022      	beq.n	8005c00 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc2:	e853 3f00 	ldrex	r3, [r3]
 8005bc6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bce:	653b      	str	r3, [r7, #80]	; 0x50
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bd8:	647b      	str	r3, [r7, #68]	; 0x44
 8005bda:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e6      	bne.n	8005bba <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e063      	b.n	8005cc8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0304 	and.w	r3, r3, #4
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d149      	bne.n	8005ca2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c16:	2200      	movs	r2, #0
 8005c18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 f857 	bl	8005cd0 <UART_WaitOnFlagUntilTimeout>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d03c      	beq.n	8005ca2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	e853 3f00 	ldrex	r3, [r3]
 8005c34:	623b      	str	r3, [r7, #32]
   return(result);
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	461a      	mov	r2, r3
 8005c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c46:	633b      	str	r3, [r7, #48]	; 0x30
 8005c48:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1e6      	bne.n	8005c28 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	3308      	adds	r3, #8
 8005c60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	e853 3f00 	ldrex	r3, [r3]
 8005c68:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f023 0301 	bic.w	r3, r3, #1
 8005c70:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3308      	adds	r3, #8
 8005c78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c7a:	61fa      	str	r2, [r7, #28]
 8005c7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7e:	69b9      	ldr	r1, [r7, #24]
 8005c80:	69fa      	ldr	r2, [r7, #28]
 8005c82:	e841 2300 	strex	r3, r2, [r1]
 8005c86:	617b      	str	r3, [r7, #20]
   return(result);
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1e5      	bne.n	8005c5a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2220      	movs	r2, #32
 8005c92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e012      	b.n	8005cc8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2220      	movs	r2, #32
 8005ca6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2220      	movs	r2, #32
 8005cae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3758      	adds	r7, #88	; 0x58
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	603b      	str	r3, [r7, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ce0:	e049      	b.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce8:	d045      	beq.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cea:	f7fb fceb 	bl	80016c4 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	69ba      	ldr	r2, [r7, #24]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d302      	bcc.n	8005d00 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e048      	b.n	8005d96 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0304 	and.w	r3, r3, #4
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d031      	beq.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69db      	ldr	r3, [r3, #28]
 8005d18:	f003 0308 	and.w	r3, r3, #8
 8005d1c:	2b08      	cmp	r3, #8
 8005d1e:	d110      	bne.n	8005d42 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2208      	movs	r2, #8
 8005d26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 f838 	bl	8005d9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2208      	movs	r2, #8
 8005d32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e029      	b.n	8005d96 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	69db      	ldr	r3, [r3, #28]
 8005d48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d50:	d111      	bne.n	8005d76 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f000 f81e 	bl	8005d9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2220      	movs	r2, #32
 8005d66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e00f      	b.n	8005d96 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	69da      	ldr	r2, [r3, #28]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	4013      	ands	r3, r2
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	bf0c      	ite	eq
 8005d86:	2301      	moveq	r3, #1
 8005d88:	2300      	movne	r3, #0
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	79fb      	ldrb	r3, [r7, #7]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d0a6      	beq.n	8005ce2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b095      	sub	sp, #84	; 0x54
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8005dc6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005dca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005dcc:	e841 2300 	strex	r3, r2, [r1]
 8005dd0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e6      	bne.n	8005da6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3308      	adds	r3, #8
 8005dde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	e853 3f00 	ldrex	r3, [r3]
 8005de6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dee:	f023 0301 	bic.w	r3, r3, #1
 8005df2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	3308      	adds	r3, #8
 8005dfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005dfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005dfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e04:	e841 2300 	strex	r3, r2, [r1]
 8005e08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1e3      	bne.n	8005dd8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d118      	bne.n	8005e4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	e853 3f00 	ldrex	r3, [r3]
 8005e24:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	f023 0310 	bic.w	r3, r3, #16
 8005e2c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e36:	61bb      	str	r3, [r7, #24]
 8005e38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3a:	6979      	ldr	r1, [r7, #20]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	e841 2300 	strex	r3, r2, [r1]
 8005e42:	613b      	str	r3, [r7, #16]
   return(result);
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1e6      	bne.n	8005e18 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2220      	movs	r2, #32
 8005e4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005e5e:	bf00      	nop
 8005e60:	3754      	adds	r7, #84	; 0x54
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b085      	sub	sp, #20
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_UARTEx_DisableFifoMode+0x16>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	e027      	b.n	8005ed0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2224      	movs	r2, #36	; 0x24
 8005e8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0201 	bic.w	r2, r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005eae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3714      	adds	r7, #20
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e02d      	b.n	8005f50 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2224      	movs	r2, #36	; 0x24
 8005f00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0201 	bic.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 f84f 	bl	8005fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2220      	movs	r2, #32
 8005f42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e02d      	b.n	8005fcc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2224      	movs	r2, #36	; 0x24
 8005f7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 0201 	bic.w	r2, r2, #1
 8005f96:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f811 	bl	8005fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d108      	bne.n	8005ff6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ff4:	e031      	b.n	800605a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ff6:	2308      	movs	r3, #8
 8005ff8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ffa:	2308      	movs	r3, #8
 8005ffc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	0e5b      	lsrs	r3, r3, #25
 8006006:	b2db      	uxtb	r3, r3
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	0f5b      	lsrs	r3, r3, #29
 8006016:	b2db      	uxtb	r3, r3
 8006018:	f003 0307 	and.w	r3, r3, #7
 800601c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800601e:	7bbb      	ldrb	r3, [r7, #14]
 8006020:	7b3a      	ldrb	r2, [r7, #12]
 8006022:	4911      	ldr	r1, [pc, #68]	; (8006068 <UARTEx_SetNbDataToProcess+0x94>)
 8006024:	5c8a      	ldrb	r2, [r1, r2]
 8006026:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800602a:	7b3a      	ldrb	r2, [r7, #12]
 800602c:	490f      	ldr	r1, [pc, #60]	; (800606c <UARTEx_SetNbDataToProcess+0x98>)
 800602e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006030:	fb93 f3f2 	sdiv	r3, r3, r2
 8006034:	b29a      	uxth	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	7b7a      	ldrb	r2, [r7, #13]
 8006040:	4909      	ldr	r1, [pc, #36]	; (8006068 <UARTEx_SetNbDataToProcess+0x94>)
 8006042:	5c8a      	ldrb	r2, [r1, r2]
 8006044:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006048:	7b7a      	ldrb	r2, [r7, #13]
 800604a:	4908      	ldr	r1, [pc, #32]	; (800606c <UARTEx_SetNbDataToProcess+0x98>)
 800604c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800604e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006052:	b29a      	uxth	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800605a:	bf00      	nop
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	08009f20 	.word	0x08009f20
 800606c:	08009f28 	.word	0x08009f28

08006070 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006084:	683a      	ldr	r2, [r7, #0]
 8006086:	6812      	ldr	r2, [r2, #0]
 8006088:	f023 0101 	bic.w	r1, r3, #1
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	2b08      	cmp	r3, #8
 8006098:	d102      	bne.n	80060a0 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800609a:	2340      	movs	r3, #64	; 0x40
 800609c:	617b      	str	r3, [r7, #20]
 800609e:	e001      	b.n	80060a4 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80060a0:	2300      	movs	r3, #0
 80060a2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80060b0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80060b6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80060bc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80060c2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80060c8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80060ce:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80060d4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 80060da:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 80060e0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 80060e6:	4313      	orrs	r3, r2
 80060e8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	693a      	ldr	r2, [r7, #16]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	4313      	orrs	r3, r2
 8006106:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800610c:	693a      	ldr	r2, [r7, #16]
 800610e:	4313      	orrs	r3, r2
 8006110:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8006112:	4b23      	ldr	r3, [pc, #140]	; (80061a0 <FMC_NORSRAM_Init+0x130>)
 8006114:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800611c:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006124:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800612c:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8006134:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	43db      	mvns	r3, r3
 8006144:	ea02 0103 	and.w	r1, r2, r3
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	4319      	orrs	r1, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800615e:	d10c      	bne.n	800617a <FMC_NORSRAM_Init+0x10a>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d008      	beq.n	800617a <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006174:	431a      	orrs	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d006      	beq.n	8006190 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	371c      	adds	r7, #28
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	0008fb7f 	.word	0x0008fb7f

080061a4 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b087      	sub	sp, #28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	1c5a      	adds	r2, r3, #1
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	011b      	lsls	r3, r3, #4
 80061c4:	431a      	orrs	r2, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	021b      	lsls	r3, r3, #8
 80061cc:	431a      	orrs	r2, r3
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	079b      	lsls	r3, r3, #30
 80061d4:	431a      	orrs	r2, r3
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	041b      	lsls	r3, r3, #16
 80061dc:	431a      	orrs	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	3b01      	subs	r3, #1
 80061e4:	051b      	lsls	r3, r3, #20
 80061e6:	431a      	orrs	r2, r3
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	3b02      	subs	r3, #2
 80061ee:	061b      	lsls	r3, r3, #24
 80061f0:	ea42 0103 	orr.w	r1, r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	3201      	adds	r2, #1
 80061fc:	4319      	orrs	r1, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800620c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006210:	d113      	bne.n	800623a <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800621a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	3b01      	subs	r3, #1
 8006222:	051b      	lsls	r3, r3, #20
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	431a      	orrs	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	371c      	adds	r7, #28
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800625c:	d121      	bne.n	80062a2 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006266:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	6819      	ldr	r1, [r3, #0]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	011b      	lsls	r3, r3, #4
 8006274:	4319      	orrs	r1, r3
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	021b      	lsls	r3, r3, #8
 800627c:	4319      	orrs	r1, r3
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	079b      	lsls	r3, r3, #30
 8006284:	4319      	orrs	r1, r3
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	4319      	orrs	r1, r3
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	041b      	lsls	r3, r3, #16
 8006292:	430b      	orrs	r3, r1
 8006294:	ea42 0103 	orr.w	r1, r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80062a0:	e005      	b.n	80062ae <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80062aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d009      	beq.n	80062e0 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 80062cc:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 80062ce:	461a      	mov	r2, r3
        err.type, err.code);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 80062d6:	6839      	ldr	r1, [r7, #0]
 80062d8:	4806      	ldr	r0, [pc, #24]	; (80062f4 <ai_log_err+0x38>)
 80062da:	f002 fcc5 	bl	8008c68 <iprintf>
 80062de:	e008      	b.n	80062f2 <ai_log_err+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 80062e0:	793b      	ldrb	r3, [r7, #4]
 80062e2:	4619      	mov	r1, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80062ea:	461a      	mov	r2, r3
 80062ec:	4802      	ldr	r0, [pc, #8]	; (80062f8 <ai_log_err+0x3c>)
 80062ee:	f002 fcbb 	bl	8008c68 <iprintf>

  do {} while (1);
 80062f2:	e7fe      	b.n	80062f2 <ai_log_err+0x36>
 80062f4:	08009da0 	.word	0x08009da0
 80062f8:	08009dd4 	.word	0x08009dd4

080062fc <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_wine_quality_create_and_init(&wine_quality, act_addr, NULL);
 8006304:	2200      	movs	r2, #0
 8006306:	6879      	ldr	r1, [r7, #4]
 8006308:	4828      	ldr	r0, [pc, #160]	; (80063ac <ai_boostrap+0xb0>)
 800630a:	f000 faf9 	bl	8006900 <ai_wine_quality_create_and_init>
 800630e:	4603      	mov	r3, r0
 8006310:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8006312:	7b3b      	ldrb	r3, [r7, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d006      	beq.n	8006326 <ai_boostrap+0x2a>
    ai_log_err(err, "ai_wine_quality_create_and_init");
 8006318:	4925      	ldr	r1, [pc, #148]	; (80063b0 <ai_boostrap+0xb4>)
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f7ff ffce 	bl	80062bc <ai_log_err>
    return -1;
 8006320:	f04f 33ff 	mov.w	r3, #4294967295
 8006324:	e03e      	b.n	80063a4 <ai_boostrap+0xa8>
  }

  ai_input = ai_wine_quality_inputs_get(wine_quality, NULL);
 8006326:	4b21      	ldr	r3, [pc, #132]	; (80063ac <ai_boostrap+0xb0>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2100      	movs	r1, #0
 800632c:	4618      	mov	r0, r3
 800632e:	f000 fb5b 	bl	80069e8 <ai_wine_quality_inputs_get>
 8006332:	4603      	mov	r3, r0
 8006334:	4a1f      	ldr	r2, [pc, #124]	; (80063b4 <ai_boostrap+0xb8>)
 8006336:	6013      	str	r3, [r2, #0]
  ai_output = ai_wine_quality_outputs_get(wine_quality, NULL);
 8006338:	4b1c      	ldr	r3, [pc, #112]	; (80063ac <ai_boostrap+0xb0>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2100      	movs	r1, #0
 800633e:	4618      	mov	r0, r3
 8006340:	f000 fb6c 	bl	8006a1c <ai_wine_quality_outputs_get>
 8006344:	4603      	mov	r3, r0
 8006346:	4a1c      	ldr	r2, [pc, #112]	; (80063b8 <ai_boostrap+0xbc>)
 8006348:	6013      	str	r3, [r2, #0]

#if defined(AI_WINE_QUALITY_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_WINE_QUALITY_IN_NUM; idx++) {
 800634a:	2300      	movs	r3, #0
 800634c:	617b      	str	r3, [r7, #20]
 800634e:	e00f      	b.n	8006370 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8006350:	4b18      	ldr	r3, [pc, #96]	; (80063b4 <ai_boostrap+0xb8>)
 8006352:	6819      	ldr	r1, [r3, #0]
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	4613      	mov	r3, r2
 8006358:	00db      	lsls	r3, r3, #3
 800635a:	1a9b      	subs	r3, r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	440b      	add	r3, r1
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	4916      	ldr	r1, [pc, #88]	; (80063bc <ai_boostrap+0xc0>)
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_WINE_QUALITY_IN_NUM; idx++) {
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	3301      	adds	r3, #1
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	2b00      	cmp	r3, #0
 8006374:	ddec      	ble.n	8006350 <ai_boostrap+0x54>

#if defined(AI_WINE_QUALITY_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_WINE_QUALITY_OUT_NUM; idx++) {
 8006376:	2300      	movs	r3, #0
 8006378:	613b      	str	r3, [r7, #16]
 800637a:	e00f      	b.n	800639c <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 800637c:	4b0e      	ldr	r3, [pc, #56]	; (80063b8 <ai_boostrap+0xbc>)
 800637e:	6819      	ldr	r1, [r3, #0]
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4613      	mov	r3, r2
 8006384:	00db      	lsls	r3, r3, #3
 8006386:	1a9b      	subs	r3, r3, r2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	440b      	add	r3, r1
 800638c:	685a      	ldr	r2, [r3, #4]
 800638e:	490c      	ldr	r1, [pc, #48]	; (80063c0 <ai_boostrap+0xc4>)
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_WINE_QUALITY_OUT_NUM; idx++) {
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	3301      	adds	r3, #1
 800639a:	613b      	str	r3, [r7, #16]
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	ddec      	ble.n	800637c <ai_boostrap+0x80>
  for (int idx=0; idx < AI_WINE_QUALITY_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20001140 	.word	0x20001140
 80063b0:	08009e04 	.word	0x08009e04
 80063b4:	20001144 	.word	0x20001144
 80063b8:	20001148 	.word	0x20001148
 80063bc:	20000cb4 	.word	0x20000cb4
 80063c0:	20000cb8 	.word	0x20000cb8

080063c4 <ai_run>:

static int ai_run(void)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_wine_quality_run(wine_quality, ai_input, ai_output);
 80063ca:	4b0f      	ldr	r3, [pc, #60]	; (8006408 <ai_run+0x44>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a0f      	ldr	r2, [pc, #60]	; (800640c <ai_run+0x48>)
 80063d0:	6811      	ldr	r1, [r2, #0]
 80063d2:	4a0f      	ldr	r2, [pc, #60]	; (8006410 <ai_run+0x4c>)
 80063d4:	6812      	ldr	r2, [r2, #0]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 fb76 	bl	8006ac8 <ai_wine_quality_run>
 80063dc:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d00c      	beq.n	80063fe <ai_run+0x3a>
    ai_log_err(ai_wine_quality_get_error(wine_quality),
 80063e4:	4b08      	ldr	r3, [pc, #32]	; (8006408 <ai_run+0x44>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4618      	mov	r0, r3
 80063ea:	f000 fa67 	bl	80068bc <ai_wine_quality_get_error>
 80063ee:	4603      	mov	r3, r0
 80063f0:	4908      	ldr	r1, [pc, #32]	; (8006414 <ai_run+0x50>)
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7ff ff62 	bl	80062bc <ai_log_err>
        "ai_wine_quality_run");
    return -1;
 80063f8:	f04f 33ff 	mov.w	r3, #4294967295
 80063fc:	e000      	b.n	8006400 <ai_run+0x3c>
  }

  return 0;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	20001140 	.word	0x20001140
 800640c:	20001144 	.word	0x20001144
 8006410:	20001148 	.word	0x20001148
 8006414:	08009e24 	.word	0x08009e24

08006418 <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 8006418:	b480      	push	{r7}
 800641a:	b087      	sub	sp, #28
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 /* fill the inputs of the c-model */
	uint8_t tmp[4] = {0};
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]
	#if _DEBUG
	float input[8] = {0};
	#endif

	  int i,k;
	  for (i = 0; i < 8; i++){
 8006424:	2300      	movs	r3, #0
 8006426:	617b      	str	r3, [r7, #20]
 8006428:	e020      	b.n	800646c <acquire_and_process_data+0x54>
		  //HAL_UART_Receive(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
		  tmp[i] = i;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	b2d9      	uxtb	r1, r3
 800642e:	f107 020c 	add.w	r2, r7, #12
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	4413      	add	r3, r2
 8006436:	460a      	mov	r2, r1
 8006438:	701a      	strb	r2, [r3, #0]

	#if _DEBUG
	input[i] = *(float*) &tmp;
	#endif
		  for ( k = 0; k < 4; k++){
 800643a:	2300      	movs	r3, #0
 800643c:	613b      	str	r3, [r7, #16]
 800643e:	e00f      	b.n	8006460 <acquire_and_process_data+0x48>
			((uint8_t *) data)[((i*8)*4)+k] = tmp[k];
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	015a      	lsls	r2, r3, #5
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	4413      	add	r3, r2
 8006448:	461a      	mov	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4413      	add	r3, r2
 800644e:	f107 010c 	add.w	r1, r7, #12
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	440a      	add	r2, r1
 8006456:	7812      	ldrb	r2, [r2, #0]
 8006458:	701a      	strb	r2, [r3, #0]
		  for ( k = 0; k < 4; k++){
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	3301      	adds	r3, #1
 800645e:	613b      	str	r3, [r7, #16]
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	2b03      	cmp	r3, #3
 8006464:	ddec      	ble.n	8006440 <acquire_and_process_data+0x28>
	  for (i = 0; i < 8; i++){
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	3301      	adds	r3, #1
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	2b07      	cmp	r3, #7
 8006470:	dddb      	ble.n	800642a <acquire_and_process_data+0x12>
		HAL_UART_Transmit(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
	}

	#endif

	  return 0;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	371c      	adds	r7, #28
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <post_process>:

int post_process(ai_i8* data[])
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b088      	sub	sp, #32
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
/* process the predictions */
	  unsigned char output_to_be_tx[3] = "010";
 8006488:	4a1f      	ldr	r2, [pc, #124]	; (8006508 <post_process+0x88>)
 800648a:	f107 0310 	add.w	r3, r7, #16
 800648e:	6812      	ldr	r2, [r2, #0]
 8006490:	4611      	mov	r1, r2
 8006492:	8019      	strh	r1, [r3, #0]
 8006494:	3302      	adds	r3, #2
 8006496:	0c12      	lsrs	r2, r2, #16
 8006498:	701a      	strb	r2, [r3, #0]
	  uint8_t *output = data; // don't care about the signed value of ai_i8...
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	617b      	str	r3, [r7, #20]
	  }
	  prob_classes[i] = *(float*) &tmp;
	}
	#endif

	  HAL_UART_Transmit(&huart2, (uint8_t *) output_to_be_tx, sizeof(output_to_be_tx),100);
 800649e:	f107 0110 	add.w	r1, r7, #16
 80064a2:	2364      	movs	r3, #100	; 0x64
 80064a4:	2203      	movs	r2, #3
 80064a6:	4819      	ldr	r0, [pc, #100]	; (800650c <post_process+0x8c>)
 80064a8:	f7fe fe71 	bl	800518e <HAL_UART_Transmit>

	  for(i = 0; i < 7; i++){
 80064ac:	2300      	movs	r3, #0
 80064ae:	61fb      	str	r3, [r7, #28]
 80064b0:	e022      	b.n	80064f8 <post_process+0x78>
		uint8_t tmp[4] = {0};
 80064b2:	2300      	movs	r3, #0
 80064b4:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < 4; j++){
 80064b6:	2300      	movs	r3, #0
 80064b8:	61bb      	str	r3, [r7, #24]
 80064ba:	e010      	b.n	80064de <post_process+0x5e>
		  tmp[j] = output[i*4+j];
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	009a      	lsls	r2, r3, #2
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	4413      	add	r3, r2
 80064c4:	461a      	mov	r2, r3
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	4413      	add	r3, r2
 80064ca:	7819      	ldrb	r1, [r3, #0]
 80064cc:	f107 020c 	add.w	r2, r7, #12
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	4413      	add	r3, r2
 80064d4:	460a      	mov	r2, r1
 80064d6:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 4; j++){
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	3301      	adds	r3, #1
 80064dc:	61bb      	str	r3, [r7, #24]
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	2b03      	cmp	r3, #3
 80064e2:	ddeb      	ble.n	80064bc <post_process+0x3c>
		}
		HAL_UART_Transmit(&huart2, (uint8_t *) tmp, sizeof(tmp), 100);
 80064e4:	f107 010c 	add.w	r1, r7, #12
 80064e8:	2364      	movs	r3, #100	; 0x64
 80064ea:	2204      	movs	r2, #4
 80064ec:	4807      	ldr	r0, [pc, #28]	; (800650c <post_process+0x8c>)
 80064ee:	f7fe fe4e 	bl	800518e <HAL_UART_Transmit>
	  for(i = 0; i < 7; i++){
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	3301      	adds	r3, #1
 80064f6:	61fb      	str	r3, [r7, #28]
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	2b06      	cmp	r3, #6
 80064fc:	ddd9      	ble.n	80064b2 <post_process+0x32>
	  }
	  return 0;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3720      	adds	r7, #32
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	08009e38 	.word	0x08009e38
 800650c:	20000b2c 	.word	0x20000b2c

08006510 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8006514:	4803      	ldr	r0, [pc, #12]	; (8006524 <MX_X_CUBE_AI_Init+0x14>)
 8006516:	f002 fc2d 	bl	8008d74 <puts>

  ai_boostrap(data_activations0);
 800651a:	4803      	ldr	r0, [pc, #12]	; (8006528 <MX_X_CUBE_AI_Init+0x18>)
 800651c:	f7ff feee 	bl	80062fc <ai_boostrap>
    /* USER CODE END 5 */
}
 8006520:	bf00      	nop
 8006522:	bd80      	pop	{r7, pc}
 8006524:	08009e3c 	.word	0x08009e3c
 8006528:	2000000c 	.word	0x2000000c

0800652c <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8006532:	f04f 33ff 	mov.w	r3, #4294967295
 8006536:	61fb      	str	r3, [r7, #28]
  uint8_t *in_data = NULL;
 8006538:	2300      	movs	r3, #0
 800653a:	617b      	str	r3, [r7, #20]
  uint8_t *out_data = NULL;
 800653c:	2300      	movs	r3, #0
 800653e:	613b      	str	r3, [r7, #16]
  printf("TEMPLATE - run - main loop\r\n");
 8006540:	4832      	ldr	r0, [pc, #200]	; (800660c <MX_X_CUBE_AI_Process+0xe0>)
 8006542:	f002 fc17 	bl	8008d74 <puts>

  if (wine_quality) {
 8006546:	4b32      	ldr	r3, [pc, #200]	; (8006610 <MX_X_CUBE_AI_Process+0xe4>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d04b      	beq.n	80065e6 <MX_X_CUBE_AI_Process+0xba>
	  out_data = ai_output[0].data;

	#endif

	  /* TO MODIFY -> 0 - Synchronisation with Python Script */
	unsigned char ack[4] = "0000";
 800654e:	f04f 3330 	mov.w	r3, #808464432	; 0x30303030
 8006552:	60fb      	str	r3, [r7, #12]
	unsigned char return_ack[3] = "101";
 8006554:	4a2f      	ldr	r2, [pc, #188]	; (8006614 <MX_X_CUBE_AI_Process+0xe8>)
 8006556:	f107 0308 	add.w	r3, r7, #8
 800655a:	6812      	ldr	r2, [r2, #0]
 800655c:	4611      	mov	r1, r2
 800655e:	8019      	strh	r1, [r3, #0]
 8006560:	3302      	adds	r3, #2
 8006562:	0c12      	lsrs	r2, r2, #16
 8006564:	701a      	strb	r2, [r3, #0]
	uint8_t sync = 0;
 8006566:	2300      	movs	r3, #0
 8006568:	76fb      	strb	r3, [r7, #27]
	uint8_t ack_received = 0;
 800656a:	2300      	movs	r3, #0
 800656c:	76bb      	strb	r3, [r7, #26]

// Synchronisation loop
	while(sync == 0){
 800656e:	e020      	b.n	80065b2 <MX_X_CUBE_AI_Process+0x86>
	  while(ack_received != 1){
		  HAL_UART_Receive(&huart2, (uint8_t *) ack, sizeof(ack), 100);
 8006570:	f107 010c 	add.w	r1, r7, #12
 8006574:	2364      	movs	r3, #100	; 0x64
 8006576:	2204      	movs	r2, #4
 8006578:	4827      	ldr	r0, [pc, #156]	; (8006618 <MX_X_CUBE_AI_Process+0xec>)
 800657a:	f7fe fe97 	bl	80052ac <HAL_UART_Receive>
		  if ((ack[0] == 's') && (ack[1] == 'y') && (ack[2] == 'n') && (ack[3] == 'c')){
 800657e:	7b3b      	ldrb	r3, [r7, #12]
 8006580:	2b73      	cmp	r3, #115	; 0x73
 8006582:	d10a      	bne.n	800659a <MX_X_CUBE_AI_Process+0x6e>
 8006584:	7b7b      	ldrb	r3, [r7, #13]
 8006586:	2b79      	cmp	r3, #121	; 0x79
 8006588:	d107      	bne.n	800659a <MX_X_CUBE_AI_Process+0x6e>
 800658a:	7bbb      	ldrb	r3, [r7, #14]
 800658c:	2b6e      	cmp	r3, #110	; 0x6e
 800658e:	d104      	bne.n	800659a <MX_X_CUBE_AI_Process+0x6e>
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	2b63      	cmp	r3, #99	; 0x63
 8006594:	d101      	bne.n	800659a <MX_X_CUBE_AI_Process+0x6e>
			  ack_received = 1;
 8006596:	2301      	movs	r3, #1
 8006598:	76bb      	strb	r3, [r7, #26]
		  }
		  HAL_UART_Transmit(&huart2, (uint8_t *) return_ack, sizeof(return_ack), 100);
 800659a:	f107 0108 	add.w	r1, r7, #8
 800659e:	2364      	movs	r3, #100	; 0x64
 80065a0:	2203      	movs	r2, #3
 80065a2:	481d      	ldr	r0, [pc, #116]	; (8006618 <MX_X_CUBE_AI_Process+0xec>)
 80065a4:	f7fe fdf3 	bl	800518e <HAL_UART_Transmit>
		  sync = 1;
 80065a8:	2301      	movs	r3, #1
 80065aa:	76fb      	strb	r3, [r7, #27]
	  while(ack_received != 1){
 80065ac:	7ebb      	ldrb	r3, [r7, #26]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d1de      	bne.n	8006570 <MX_X_CUBE_AI_Process+0x44>
	while(sync == 0){
 80065b2:	7efb      	ldrb	r3, [r7, #27]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d0f9      	beq.n	80065ac <MX_X_CUBE_AI_Process+0x80>
	  }
	}

	data_ins[0] = 0x7;
 80065b8:	4b18      	ldr	r3, [pc, #96]	; (800661c <MX_X_CUBE_AI_Process+0xf0>)
 80065ba:	2207      	movs	r2, #7
 80065bc:	601a      	str	r2, [r3, #0]

    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 80065be:	4817      	ldr	r0, [pc, #92]	; (800661c <MX_X_CUBE_AI_Process+0xf0>)
 80065c0:	f7ff ff2a 	bl	8006418 <acquire_and_process_data>
 80065c4:	61f8      	str	r0, [r7, #28]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d102      	bne.n	80065d2 <MX_X_CUBE_AI_Process+0xa6>
        res = ai_run();
 80065cc:	f7ff fefa 	bl	80063c4 <ai_run>
 80065d0:	61f8      	str	r0, [r7, #28]
      /* 3- post-process the predictions */
      if (res == 0)
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d103      	bne.n	80065e0 <MX_X_CUBE_AI_Process+0xb4>
        res = post_process(data_outs);
 80065d8:	4811      	ldr	r0, [pc, #68]	; (8006620 <MX_X_CUBE_AI_Process+0xf4>)
 80065da:	f7ff ff51 	bl	8006480 <post_process>
 80065de:	61f8      	str	r0, [r7, #28]
    } while (res==0);
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0eb      	beq.n	80065be <MX_X_CUBE_AI_Process+0x92>
  }

  if (res) {
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00a      	beq.n	8006602 <MX_X_CUBE_AI_Process+0xd6>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 80065ec:	2311      	movs	r3, #17
 80065ee:	713b      	strb	r3, [r7, #4]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2210      	movs	r2, #16
 80065f4:	f362 231f 	bfi	r3, r2, #8, #24
 80065f8:	607b      	str	r3, [r7, #4]
    ai_log_err(err, "Process has FAILED");
 80065fa:	490a      	ldr	r1, [pc, #40]	; (8006624 <MX_X_CUBE_AI_Process+0xf8>)
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f7ff fe5d 	bl	80062bc <ai_log_err>
  }
    /* USER CODE END 6 */
}
 8006602:	bf00      	nop
 8006604:	3720      	adds	r7, #32
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	08009e5c 	.word	0x08009e5c
 8006610:	20001140 	.word	0x20001140
 8006614:	08009e8c 	.word	0x08009e8c
 8006618:	20000b2c 	.word	0x20000b2c
 800661c:	20000cb4 	.word	0x20000cb4
 8006620:	20000cb8 	.word	0x20000cb8
 8006624:	08009e78 	.word	0x08009e78

08006628 <wine_quality_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool wine_quality_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_wine_quality_activations_map, 1, params)) {
 8006632:	683a      	ldr	r2, [r7, #0]
 8006634:	2101      	movs	r1, #1
 8006636:	4837      	ldr	r0, [pc, #220]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006638:	f000 fb24 	bl	8006c84 <ai_platform_get_activations_map>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d05d      	beq.n	80066fe <wine_quality_configure_activations+0xd6>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 352);
 8006642:	4b34      	ldr	r3, [pc, #208]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800664a:	4a33      	ldr	r2, [pc, #204]	; (8006718 <wine_quality_configure_activations+0xf0>)
 800664c:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 352);
 800664e:	4b31      	ldr	r3, [pc, #196]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8006656:	4a30      	ldr	r2, [pc, #192]	; (8006718 <wine_quality_configure_activations+0xf0>)
 8006658:	60d3      	str	r3, [r2, #12]
    
    dense_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 384);
 800665a:	4b2e      	ldr	r3, [pc, #184]	; (8006714 <wine_quality_configure_activations+0xec>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006662:	4a2e      	ldr	r2, [pc, #184]	; (800671c <wine_quality_configure_activations+0xf4>)
 8006664:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 384);
 8006666:	4b2b      	ldr	r3, [pc, #172]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800666e:	4a2b      	ldr	r2, [pc, #172]	; (800671c <wine_quality_configure_activations+0xf4>)
 8006670:	60d3      	str	r3, [r2, #12]
    
    dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 384);
 8006672:	4b28      	ldr	r3, [pc, #160]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800667a:	4a29      	ldr	r2, [pc, #164]	; (8006720 <wine_quality_configure_activations+0xf8>)
 800667c:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 384);
 800667e:	4b25      	ldr	r3, [pc, #148]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006686:	4a26      	ldr	r2, [pc, #152]	; (8006720 <wine_quality_configure_activations+0xf8>)
 8006688:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 0);
 800668a:	4b22      	ldr	r3, [pc, #136]	; (8006714 <wine_quality_configure_activations+0xec>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a25      	ldr	r2, [pc, #148]	; (8006724 <wine_quality_configure_activations+0xfc>)
 8006690:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 0);
 8006692:	4b20      	ldr	r3, [pc, #128]	; (8006714 <wine_quality_configure_activations+0xec>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a23      	ldr	r2, [pc, #140]	; (8006724 <wine_quality_configure_activations+0xfc>)
 8006698:	60d3      	str	r3, [r2, #12]
    
    dense_1_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 384);
 800669a:	4b1e      	ldr	r3, [pc, #120]	; (8006714 <wine_quality_configure_activations+0xec>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80066a2:	4a21      	ldr	r2, [pc, #132]	; (8006728 <wine_quality_configure_activations+0x100>)
 80066a4:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 384);
 80066a6:	4b1b      	ldr	r3, [pc, #108]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80066ae:	4a1e      	ldr	r2, [pc, #120]	; (8006728 <wine_quality_configure_activations+0x100>)
 80066b0:	60d3      	str	r3, [r2, #12]
    
    dense_2_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 0);
 80066b2:	4b18      	ldr	r3, [pc, #96]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a1d      	ldr	r2, [pc, #116]	; (800672c <wine_quality_configure_activations+0x104>)
 80066b8:	6093      	str	r3, [r2, #8]
    dense_2_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 0);
 80066ba:	4b16      	ldr	r3, [pc, #88]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a1b      	ldr	r2, [pc, #108]	; (800672c <wine_quality_configure_activations+0x104>)
 80066c0:	60d3      	str	r3, [r2, #12]
    
    dense_2_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 128);
 80066c2:	4b14      	ldr	r3, [pc, #80]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	3380      	adds	r3, #128	; 0x80
 80066c8:	4a19      	ldr	r2, [pc, #100]	; (8006730 <wine_quality_configure_activations+0x108>)
 80066ca:	6093      	str	r3, [r2, #8]
    dense_2_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 128);
 80066cc:	4b11      	ldr	r3, [pc, #68]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	3380      	adds	r3, #128	; 0x80
 80066d2:	4a17      	ldr	r2, [pc, #92]	; (8006730 <wine_quality_configure_activations+0x108>)
 80066d4:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 0);
 80066d6:	4b0f      	ldr	r3, [pc, #60]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a16      	ldr	r2, [pc, #88]	; (8006734 <wine_quality_configure_activations+0x10c>)
 80066dc:	6093      	str	r3, [r2, #8]
    dense_3_dense_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 0);
 80066de:	4b0d      	ldr	r3, [pc, #52]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a14      	ldr	r2, [pc, #80]	; (8006734 <wine_quality_configure_activations+0x10c>)
 80066e4:	60d3      	str	r3, [r2, #12]
    
    activation_output_array.data = AI_PTR(g_wine_quality_activations_map[0] + 28);
 80066e6:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	331c      	adds	r3, #28
 80066ec:	4a12      	ldr	r2, [pc, #72]	; (8006738 <wine_quality_configure_activations+0x110>)
 80066ee:	6093      	str	r3, [r2, #8]
    activation_output_array.data_start = AI_PTR(g_wine_quality_activations_map[0] + 28);
 80066f0:	4b08      	ldr	r3, [pc, #32]	; (8006714 <wine_quality_configure_activations+0xec>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	331c      	adds	r3, #28
 80066f6:	4a10      	ldr	r2, [pc, #64]	; (8006738 <wine_quality_configure_activations+0x110>)
 80066f8:	60d3      	str	r3, [r2, #12]
    
    return true;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e005      	b.n	800670a <wine_quality_configure_activations+0xe2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80066fe:	2213      	movs	r2, #19
 8006700:	2130      	movs	r1, #48	; 0x30
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fba2 	bl	8006e4c <ai_platform_network_set_error>
  return false;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	2000114c 	.word	0x2000114c
 8006718:	20000010 	.word	0x20000010
 800671c:	20000030 	.word	0x20000030
 8006720:	20000040 	.word	0x20000040
 8006724:	20000060 	.word	0x20000060
 8006728:	20000080 	.word	0x20000080
 800672c:	20000090 	.word	0x20000090
 8006730:	200000a0 	.word	0x200000a0
 8006734:	200000b0 	.word	0x200000b0
 8006738:	200000c0 	.word	0x200000c0

0800673c <wine_quality_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool wine_quality_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_wine_quality_weights_map, 1, params)) {
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	2101      	movs	r1, #1
 800674a:	4853      	ldr	r0, [pc, #332]	; (8006898 <wine_quality_configure_weights+0x15c>)
 800674c:	f000 fa46 	bl	8006bdc <ai_platform_get_weights_map>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 8096 	beq.w	8006884 <wine_quality_configure_weights+0x148>
    /* Updating weights (byte) offsets */
    
    dense_2_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8006758:	4b50      	ldr	r3, [pc, #320]	; (800689c <wine_quality_configure_weights+0x160>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006760:	4a4e      	ldr	r2, [pc, #312]	; (800689c <wine_quality_configure_weights+0x160>)
 8006762:	6013      	str	r3, [r2, #0]
    dense_2_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 0);
 8006764:	4b4c      	ldr	r3, [pc, #304]	; (8006898 <wine_quality_configure_weights+0x15c>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a4c      	ldr	r2, [pc, #304]	; (800689c <wine_quality_configure_weights+0x160>)
 800676a:	6093      	str	r3, [r2, #8]
    dense_2_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 0);
 800676c:	4b4a      	ldr	r3, [pc, #296]	; (8006898 <wine_quality_configure_weights+0x15c>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a4a      	ldr	r2, [pc, #296]	; (800689c <wine_quality_configure_weights+0x160>)
 8006772:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006774:	4b4a      	ldr	r3, [pc, #296]	; (80068a0 <wine_quality_configure_weights+0x164>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800677c:	4a48      	ldr	r2, [pc, #288]	; (80068a0 <wine_quality_configure_weights+0x164>)
 800677e:	6013      	str	r3, [r2, #0]
    dense_3_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 128);
 8006780:	4b45      	ldr	r3, [pc, #276]	; (8006898 <wine_quality_configure_weights+0x15c>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	3380      	adds	r3, #128	; 0x80
 8006786:	4a46      	ldr	r2, [pc, #280]	; (80068a0 <wine_quality_configure_weights+0x164>)
 8006788:	6093      	str	r3, [r2, #8]
    dense_3_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 128);
 800678a:	4b43      	ldr	r3, [pc, #268]	; (8006898 <wine_quality_configure_weights+0x15c>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3380      	adds	r3, #128	; 0x80
 8006790:	4a43      	ldr	r2, [pc, #268]	; (80068a0 <wine_quality_configure_weights+0x164>)
 8006792:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8006794:	4b43      	ldr	r3, [pc, #268]	; (80068a4 <wine_quality_configure_weights+0x168>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800679c:	4a41      	ldr	r2, [pc, #260]	; (80068a4 <wine_quality_configure_weights+0x168>)
 800679e:	6013      	str	r3, [r2, #0]
    dense_3_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 1024);
 80067a0:	4b3d      	ldr	r3, [pc, #244]	; (8006898 <wine_quality_configure_weights+0x15c>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067a8:	4a3e      	ldr	r2, [pc, #248]	; (80068a4 <wine_quality_configure_weights+0x168>)
 80067aa:	6093      	str	r3, [r2, #8]
    dense_3_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 1024);
 80067ac:	4b3a      	ldr	r3, [pc, #232]	; (8006898 <wine_quality_configure_weights+0x15c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067b4:	4a3b      	ldr	r2, [pc, #236]	; (80068a4 <wine_quality_configure_weights+0x168>)
 80067b6:	60d3      	str	r3, [r2, #12]
    
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80067b8:	4b3b      	ldr	r3, [pc, #236]	; (80068a8 <wine_quality_configure_weights+0x16c>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067c0:	4a39      	ldr	r2, [pc, #228]	; (80068a8 <wine_quality_configure_weights+0x16c>)
 80067c2:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 1052);
 80067c4:	4b34      	ldr	r3, [pc, #208]	; (8006898 <wine_quality_configure_weights+0x15c>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80067cc:	4a36      	ldr	r2, [pc, #216]	; (80068a8 <wine_quality_configure_weights+0x16c>)
 80067ce:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 1052);
 80067d0:	4b31      	ldr	r3, [pc, #196]	; (8006898 <wine_quality_configure_weights+0x15c>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80067d8:	4a33      	ldr	r2, [pc, #204]	; (80068a8 <wine_quality_configure_weights+0x16c>)
 80067da:	60d3      	str	r3, [r2, #12]
    
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 80067dc:	4b33      	ldr	r3, [pc, #204]	; (80068ac <wine_quality_configure_weights+0x170>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067e4:	4a31      	ldr	r2, [pc, #196]	; (80068ac <wine_quality_configure_weights+0x170>)
 80067e6:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 7196);
 80067e8:	4b2b      	ldr	r3, [pc, #172]	; (8006898 <wine_quality_configure_weights+0x15c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 80067f0:	331c      	adds	r3, #28
 80067f2:	4a2e      	ldr	r2, [pc, #184]	; (80068ac <wine_quality_configure_weights+0x170>)
 80067f4:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 7196);
 80067f6:	4b28      	ldr	r3, [pc, #160]	; (8006898 <wine_quality_configure_weights+0x15c>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f503 53e0 	add.w	r3, r3, #7168	; 0x1c00
 80067fe:	331c      	adds	r3, #28
 8006800:	4a2a      	ldr	r2, [pc, #168]	; (80068ac <wine_quality_configure_weights+0x170>)
 8006802:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006804:	4b2a      	ldr	r3, [pc, #168]	; (80068b0 <wine_quality_configure_weights+0x174>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800680c:	4a28      	ldr	r2, [pc, #160]	; (80068b0 <wine_quality_configure_weights+0x174>)
 800680e:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 7964);
 8006810:	4b21      	ldr	r3, [pc, #132]	; (8006898 <wine_quality_configure_weights+0x15c>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8006818:	331c      	adds	r3, #28
 800681a:	4a25      	ldr	r2, [pc, #148]	; (80068b0 <wine_quality_configure_weights+0x174>)
 800681c:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 7964);
 800681e:	4b1e      	ldr	r3, [pc, #120]	; (8006898 <wine_quality_configure_weights+0x15c>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8006826:	331c      	adds	r3, #28
 8006828:	4a21      	ldr	r2, [pc, #132]	; (80068b0 <wine_quality_configure_weights+0x174>)
 800682a:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800682c:	4b21      	ldr	r3, [pc, #132]	; (80068b4 <wine_quality_configure_weights+0x178>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006834:	4a1f      	ldr	r2, [pc, #124]	; (80068b4 <wine_quality_configure_weights+0x178>)
 8006836:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_wine_quality_weights_map[0] + 81692);
 8006838:	4b17      	ldr	r3, [pc, #92]	; (8006898 <wine_quality_configure_weights+0x15c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f503 339f 	add.w	r3, r3, #81408	; 0x13e00
 8006840:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006844:	4a1b      	ldr	r2, [pc, #108]	; (80068b4 <wine_quality_configure_weights+0x178>)
 8006846:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 81692);
 8006848:	4b13      	ldr	r3, [pc, #76]	; (8006898 <wine_quality_configure_weights+0x15c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f503 339f 	add.w	r3, r3, #81408	; 0x13e00
 8006850:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006854:	4a17      	ldr	r2, [pc, #92]	; (80068b4 <wine_quality_configure_weights+0x178>)
 8006856:	60d3      	str	r3, [r2, #12]
    
    dense_2_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006858:	4b17      	ldr	r3, [pc, #92]	; (80068b8 <wine_quality_configure_weights+0x17c>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006860:	4a15      	ldr	r2, [pc, #84]	; (80068b8 <wine_quality_configure_weights+0x17c>)
 8006862:	6013      	str	r3, [r2, #0]
    dense_2_dense_weights_array.data = AI_PTR(g_wine_quality_weights_map[0] + 82076);
 8006864:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <wine_quality_configure_weights+0x15c>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f503 33a0 	add.w	r3, r3, #81920	; 0x14000
 800686c:	339c      	adds	r3, #156	; 0x9c
 800686e:	4a12      	ldr	r2, [pc, #72]	; (80068b8 <wine_quality_configure_weights+0x17c>)
 8006870:	6093      	str	r3, [r2, #8]
    dense_2_dense_weights_array.data_start = AI_PTR(g_wine_quality_weights_map[0] + 82076);
 8006872:	4b09      	ldr	r3, [pc, #36]	; (8006898 <wine_quality_configure_weights+0x15c>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f503 33a0 	add.w	r3, r3, #81920	; 0x14000
 800687a:	339c      	adds	r3, #156	; 0x9c
 800687c:	4a0e      	ldr	r2, [pc, #56]	; (80068b8 <wine_quality_configure_weights+0x17c>)
 800687e:	60d3      	str	r3, [r2, #12]
    
    return true;
 8006880:	2301      	movs	r3, #1
 8006882:	e005      	b.n	8006890 <wine_quality_configure_weights+0x154>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8006884:	2212      	movs	r2, #18
 8006886:	2130      	movs	r1, #48	; 0x30
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 fadf 	bl	8006e4c <ai_platform_network_set_error>
  return false;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	20001150 	.word	0x20001150
 800689c:	20000020 	.word	0x20000020
 80068a0:	20000050 	.word	0x20000050
 80068a4:	20000070 	.word	0x20000070
 80068a8:	200000d0 	.word	0x200000d0
 80068ac:	200000e0 	.word	0x200000e0
 80068b0:	200000f0 	.word	0x200000f0
 80068b4:	20000100 	.word	0x20000100
 80068b8:	20000110 	.word	0x20000110

080068bc <ai_wine_quality_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_wine_quality_get_error(ai_handle network)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 fa53 	bl	8006d70 <ai_platform_network_get_error>
 80068ca:	4603      	mov	r3, r0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <ai_wine_quality_create>:

AI_API_ENTRY
ai_error ai_wine_quality_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af02      	add	r7, sp, #8
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80068de:	2300      	movs	r3, #0
 80068e0:	9301      	str	r3, [sp, #4]
 80068e2:	2305      	movs	r3, #5
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	2301      	movs	r3, #1
 80068e8:	4a04      	ldr	r2, [pc, #16]	; (80068fc <ai_wine_quality_create+0x28>)
 80068ea:	6839      	ldr	r1, [r7, #0]
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 fc59 	bl	80071a4 <ai_platform_network_create>
 80068f2:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	2000087c 	.word	0x2000087c

08006900 <ai_wine_quality_create_and_init>:

AI_API_ENTRY
ai_error ai_wine_quality_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b096      	sub	sp, #88	; 0x58
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_wine_quality_create(network, AI_WINE_QUALITY_DATA_CONFIG);
 800690c:	2100      	movs	r1, #0
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f7ff ffe0 	bl	80068d4 <ai_wine_quality_create>
 8006914:	4603      	mov	r3, r0
 8006916:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 8006918:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800691c:	2b00      	cmp	r3, #0
 800691e:	d001      	beq.n	8006924 <ai_wine_quality_create_and_init+0x24>
        return err;
 8006920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006922:	e05d      	b.n	80069e0 <ai_wine_quality_create_and_init+0xe0>
    if (ai_wine_quality_data_params_get(&params) != true) {
 8006924:	f107 0314 	add.w	r3, r7, #20
 8006928:	4618      	mov	r0, r3
 800692a:	f000 f8dd 	bl	8006ae8 <ai_wine_quality_data_params_get>
 800692e:	4603      	mov	r3, r0
 8006930:	f083 0301 	eor.w	r3, r3, #1
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d008      	beq.n	800694c <ai_wine_quality_create_and_init+0x4c>
        err = ai_wine_quality_get_error(*network);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4618      	mov	r0, r3
 8006940:	f7ff ffbc 	bl	80068bc <ai_wine_quality_get_error>
 8006944:	4603      	mov	r3, r0
 8006946:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 8006948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800694a:	e049      	b.n	80069e0 <ai_wine_quality_create_and_init+0xe0>
    }
#if defined(AI_WINE_QUALITY_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d016      	beq.n	8006980 <ai_wine_quality_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8006952:	2300      	movs	r3, #0
 8006954:	657b      	str	r3, [r7, #84]	; 0x54
 8006956:	e00e      	b.n	8006976 <ai_wine_quality_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8006958:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800695a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	4413      	add	r3, r2
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	f107 0314 	add.w	r3, r7, #20
 8006968:	330c      	adds	r3, #12
 800696a:	4618      	mov	r0, r3
 800696c:	f000 f922 	bl	8006bb4 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8006970:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006972:	3301      	adds	r3, #1
 8006974:	657b      	str	r3, [r7, #84]	; 0x54
 8006976:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006978:	461a      	mov	r2, r3
 800697a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800697c:	4293      	cmp	r3, r2
 800697e:	dbeb      	blt.n	8006958 <ai_wine_quality_create_and_init+0x58>
    }
#endif
#if defined(AI_WINE_QUALITY_DATA_WEIGHTS_COUNT)
    if (weights) {
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d016      	beq.n	80069b4 <ai_wine_quality_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 8006986:	2300      	movs	r3, #0
 8006988:	653b      	str	r3, [r7, #80]	; 0x50
 800698a:	e00e      	b.n	80069aa <ai_wine_quality_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800698c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800698e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	4413      	add	r3, r2
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	f107 0314 	add.w	r3, r7, #20
 800699c:	3304      	adds	r3, #4
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 f908 	bl	8006bb4 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 80069a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069a6:	3301      	adds	r3, #1
 80069a8:	653b      	str	r3, [r7, #80]	; 0x50
 80069aa:	8b7b      	ldrh	r3, [r7, #26]
 80069ac:	461a      	mov	r2, r3
 80069ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069b0:	4293      	cmp	r3, r2
 80069b2:	dbeb      	blt.n	800698c <ai_wine_quality_create_and_init+0x8c>
    }
#endif
    if (ai_wine_quality_init(*network, &params) != true) {
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f107 0214 	add.w	r2, r7, #20
 80069bc:	4611      	mov	r1, r2
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 f846 	bl	8006a50 <ai_wine_quality_init>
 80069c4:	4603      	mov	r3, r0
 80069c6:	f083 0301 	eor.w	r3, r3, #1
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d006      	beq.n	80069de <ai_wine_quality_create_and_init+0xde>
        err = ai_wine_quality_get_error(*network);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff ff71 	bl	80068bc <ai_wine_quality_get_error>
 80069da:	4603      	mov	r3, r0
 80069dc:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 80069de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3758      	adds	r7, #88	; 0x58
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <ai_wine_quality_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_wine_quality_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d104      	bne.n	8006a02 <ai_wine_quality_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80069f8:	4b06      	ldr	r3, [pc, #24]	; (8006a14 <ai_wine_quality_inputs_get+0x2c>)
 80069fa:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a06      	ldr	r2, [pc, #24]	; (8006a18 <ai_wine_quality_inputs_get+0x30>)
 8006a00:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8006a02:	6839      	ldr	r1, [r7, #0]
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 fa27 	bl	8006e58 <ai_platform_inputs_get>
 8006a0a:	4603      	mov	r3, r0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	2000087c 	.word	0x2000087c
 8006a18:	a1c00100 	.word	0xa1c00100

08006a1c <ai_wine_quality_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_wine_quality_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b082      	sub	sp, #8
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d104      	bne.n	8006a36 <ai_wine_quality_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8006a2c:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <ai_wine_quality_outputs_get+0x2c>)
 8006a2e:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a06      	ldr	r2, [pc, #24]	; (8006a4c <ai_wine_quality_outputs_get+0x30>)
 8006a34:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8006a36:	6839      	ldr	r1, [r7, #0]
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fae3 	bl	8007004 <ai_platform_outputs_get>
 8006a3e:	4603      	mov	r3, r0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	2000087c 	.word	0x2000087c
 8006a4c:	a1c00100 	.word	0xa1c00100

08006a50 <ai_wine_quality_init>:
}

AI_API_ENTRY
ai_bool ai_wine_quality_init(
  ai_handle network, const ai_network_params* params)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8006a5a:	6839      	ldr	r1, [r7, #0]
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 fc77 	bl	8007350 <ai_platform_network_init>
 8006a62:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d101      	bne.n	8006a6e <ai_wine_quality_init+0x1e>
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	e028      	b.n	8006ac0 <ai_wine_quality_init+0x70>

  ai_bool ok = true;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	72fb      	strb	r3, [r7, #11]
  ok &= wine_quality_configure_weights(net_ctx, params);
 8006a72:	6839      	ldr	r1, [r7, #0]
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f7ff fe61 	bl	800673c <wine_quality_configure_weights>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	7afb      	ldrb	r3, [r7, #11]
 8006a80:	4013      	ands	r3, r2
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	bf14      	ite	ne
 8006a86:	2301      	movne	r3, #1
 8006a88:	2300      	moveq	r3, #0
 8006a8a:	72fb      	strb	r3, [r7, #11]
  ok &= wine_quality_configure_activations(net_ctx, params);
 8006a8c:	6839      	ldr	r1, [r7, #0]
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f7ff fdca 	bl	8006628 <wine_quality_configure_activations>
 8006a94:	4603      	mov	r3, r0
 8006a96:	461a      	mov	r2, r3
 8006a98:	7afb      	ldrb	r3, [r7, #11]
 8006a9a:	4013      	ands	r3, r2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	bf14      	ite	ne
 8006aa0:	2301      	movne	r3, #1
 8006aa2:	2300      	moveq	r3, #0
 8006aa4:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fd40 	bl	800752c <ai_platform_network_post_init>
 8006aac:	4603      	mov	r3, r0
 8006aae:	461a      	mov	r2, r3
 8006ab0:	7afb      	ldrb	r3, [r7, #11]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	bf14      	ite	ne
 8006ab8:	2301      	movne	r3, #1
 8006aba:	2300      	moveq	r3, #0
 8006abc:	72fb      	strb	r3, [r7, #11]

  return ok;
 8006abe:	7afb      	ldrb	r3, [r7, #11]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3710      	adds	r7, #16
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <ai_wine_quality_run>:


AI_API_ENTRY
ai_i32 ai_wine_quality_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	68b9      	ldr	r1, [r7, #8]
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 fdaf 	bl	800763c <ai_platform_network_process>
 8006ade:	4603      	mov	r3, r0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <ai_wine_quality_data_params_get>:
 * @ingroup wine_quality_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_wine_quality_data_params_get(ai_network_params* params)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <ai_wine_quality_data_params_get+0x12>
 8006af6:	2300      	movs	r3, #0
 8006af8:	e016      	b.n	8006b28 <ai_wine_quality_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8006afa:	4a0d      	ldr	r2, [pc, #52]	; (8006b30 <ai_wine_quality_data_params_get+0x48>)
 8006afc:	f107 0310 	add.w	r3, r7, #16
 8006b00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006b04:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_WINE_QUALITY_DATA_ACTIVATIONS_COUNT, g_wine_quality_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8006b08:	4a0a      	ldr	r2, [pc, #40]	; (8006b34 <ai_wine_quality_data_params_get+0x4c>)
 8006b0a:	f107 0308 	add.w	r3, r7, #8
 8006b0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006b12:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_WINE_QUALITY_DATA_WEIGHTS_COUNT, g_wine_quality_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8006b16:	f107 0210 	add.w	r2, r7, #16
 8006b1a:	f107 0308 	add.w	r3, r7, #8
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f903 	bl	8006d2c <ai_platform_bind_network_params>
 8006b26:	4603      	mov	r3, r0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3718      	adds	r7, #24
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	08009eb0 	.word	0x08009eb0
 8006b34:	08009eb8 	.word	0x08009eb8

08006b38 <ai_buffer_get_size>:
 8006b38:	b378      	cbz	r0, 8006b9a <ai_buffer_get_size+0x62>
 8006b3a:	b410      	push	{r4}
 8006b3c:	6803      	ldr	r3, [r0, #0]
 8006b3e:	4a17      	ldr	r2, [pc, #92]	; (8006b9c <ai_buffer_get_size+0x64>)
 8006b40:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8006b44:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d01e      	beq.n	8006b8a <ai_buffer_get_size+0x52>
 8006b4c:	6984      	ldr	r4, [r0, #24]
 8006b4e:	6862      	ldr	r2, [r4, #4]
 8006b50:	7d03      	ldrb	r3, [r0, #20]
 8006b52:	6941      	ldr	r1, [r0, #20]
 8006b54:	f1a3 0301 	sub.w	r3, r3, #1
 8006b58:	fab3 f383 	clz	r3, r3
 8006b5c:	095b      	lsrs	r3, r3, #5
 8006b5e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8006b62:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8006b66:	da0b      	bge.n	8006b80 <ai_buffer_get_size+0x48>
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d102      	bne.n	8006b72 <ai_buffer_get_size+0x3a>
 8006b6c:	2802      	cmp	r0, #2
 8006b6e:	d007      	beq.n	8006b80 <ai_buffer_get_size+0x48>
 8006b70:	2302      	movs	r3, #2
 8006b72:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006b76:	3301      	adds	r3, #1
 8006b78:	4298      	cmp	r0, r3
 8006b7a:	fb01 f202 	mul.w	r2, r1, r2
 8006b7e:	d1f3      	bne.n	8006b68 <ai_buffer_get_size+0x30>
 8006b80:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8006b84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	2900      	cmp	r1, #0
 8006b8c:	d0de      	beq.n	8006b4c <ai_buffer_get_size+0x14>
 8006b8e:	6984      	ldr	r4, [r0, #24]
 8006b90:	6863      	ldr	r3, [r4, #4]
 8006b92:	331f      	adds	r3, #31
 8006b94:	f023 021f 	bic.w	r2, r3, #31
 8006b98:	e7da      	b.n	8006b50 <ai_buffer_get_size+0x18>
 8006b9a:	4770      	bx	lr
 8006b9c:	000400c0 	.word	0x000400c0

08006ba0 <ai_buffer_array_sane>:
 8006ba0:	b138      	cbz	r0, 8006bb2 <ai_buffer_array_sane+0x12>
 8006ba2:	6843      	ldr	r3, [r0, #4]
 8006ba4:	b123      	cbz	r3, 8006bb0 <ai_buffer_array_sane+0x10>
 8006ba6:	8840      	ldrh	r0, [r0, #2]
 8006ba8:	3800      	subs	r0, #0
 8006baa:	bf18      	it	ne
 8006bac:	2001      	movne	r0, #1
 8006bae:	4770      	bx	lr
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	4770      	bx	lr

08006bb4 <ai_buffer_array_item_set_address>:
 8006bb4:	b150      	cbz	r0, 8006bcc <ai_buffer_array_item_set_address+0x18>
 8006bb6:	6843      	ldr	r3, [r0, #4]
 8006bb8:	b14b      	cbz	r3, 8006bce <ai_buffer_array_item_set_address+0x1a>
 8006bba:	8840      	ldrh	r0, [r0, #2]
 8006bbc:	b900      	cbnz	r0, 8006bc0 <ai_buffer_array_item_set_address+0xc>
 8006bbe:	4770      	bx	lr
 8006bc0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006bc4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8006bc8:	2001      	movs	r0, #1
 8006bca:	604a      	str	r2, [r1, #4]
 8006bcc:	4770      	bx	lr
 8006bce:	4618      	mov	r0, r3
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop

08006bd4 <_ai_platform_acquire_crc>:
 8006bd4:	2001      	movs	r0, #1
 8006bd6:	4770      	bx	lr

08006bd8 <_ai_platform_release_crc>:
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop

08006bdc <ai_platform_get_weights_map>:
 8006bdc:	2a00      	cmp	r2, #0
 8006bde:	d037      	beq.n	8006c50 <ai_platform_get_weights_map+0x74>
 8006be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be2:	4604      	mov	r4, r0
 8006be4:	b1a0      	cbz	r0, 8006c10 <ai_platform_get_weights_map+0x34>
 8006be6:	460f      	mov	r7, r1
 8006be8:	b191      	cbz	r1, 8006c10 <ai_platform_get_weights_map+0x34>
 8006bea:	4b25      	ldr	r3, [pc, #148]	; (8006c80 <ai_platform_get_weights_map+0xa4>)
 8006bec:	6810      	ldr	r0, [r2, #0]
 8006bee:	4298      	cmp	r0, r3
 8006bf0:	4615      	mov	r5, r2
 8006bf2:	d00f      	beq.n	8006c14 <ai_platform_get_weights_map+0x38>
 8006bf4:	6855      	ldr	r5, [r2, #4]
 8006bf6:	b15d      	cbz	r5, 8006c10 <ai_platform_get_weights_map+0x34>
 8006bf8:	682e      	ldr	r6, [r5, #0]
 8006bfa:	429e      	cmp	r6, r3
 8006bfc:	d02a      	beq.n	8006c54 <ai_platform_get_weights_map+0x78>
 8006bfe:	f1a1 0001 	sub.w	r0, r1, #1
 8006c02:	6025      	str	r5, [r4, #0]
 8006c04:	fab0 f080 	clz	r0, r0
 8006c08:	0940      	lsrs	r0, r0, #5
 8006c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c0c:	42a7      	cmp	r7, r4
 8006c0e:	d034      	beq.n	8006c7a <ai_platform_get_weights_map+0x9e>
 8006c10:	2000      	movs	r0, #0
 8006c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c14:	1d10      	adds	r0, r2, #4
 8006c16:	f7ff ffc3 	bl	8006ba0 <ai_buffer_array_sane>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d0f8      	beq.n	8006c10 <ai_platform_get_weights_map+0x34>
 8006c1e:	88eb      	ldrh	r3, [r5, #6]
 8006c20:	429f      	cmp	r7, r3
 8006c22:	d1f5      	bne.n	8006c10 <ai_platform_get_weights_map+0x34>
 8006c24:	f04f 0e00 	mov.w	lr, #0
 8006c28:	1f23      	subs	r3, r4, #4
 8006c2a:	4670      	mov	r0, lr
 8006c2c:	68aa      	ldr	r2, [r5, #8]
 8006c2e:	eb02 0c0e 	add.w	ip, r2, lr
 8006c32:	f10e 0e1c 	add.w	lr, lr, #28
 8006c36:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8006c3a:	b124      	cbz	r4, 8006c46 <ai_platform_get_weights_map+0x6a>
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	4287      	cmp	r7, r0
 8006c40:	f843 4f04 	str.w	r4, [r3, #4]!
 8006c44:	d1f2      	bne.n	8006c2c <ai_platform_get_weights_map+0x50>
 8006c46:	1a38      	subs	r0, r7, r0
 8006c48:	fab0 f080 	clz	r0, r0
 8006c4c:	0940      	lsrs	r0, r0, #5
 8006c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c50:	2000      	movs	r0, #0
 8006c52:	4770      	bx	lr
 8006c54:	1f23      	subs	r3, r4, #4
 8006c56:	4628      	mov	r0, r5
 8006c58:	2400      	movs	r4, #0
 8006c5a:	e000      	b.n	8006c5e <ai_platform_get_weights_map+0x82>
 8006c5c:	4614      	mov	r4, r2
 8006c5e:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8006c62:	42b2      	cmp	r2, r6
 8006c64:	d0d2      	beq.n	8006c0c <ai_platform_get_weights_map+0x30>
 8006c66:	f843 2f04 	str.w	r2, [r3, #4]!
 8006c6a:	1c62      	adds	r2, r4, #1
 8006c6c:	4297      	cmp	r7, r2
 8006c6e:	d1f5      	bne.n	8006c5c <ai_platform_get_weights_map+0x80>
 8006c70:	3402      	adds	r4, #2
 8006c72:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006c76:	42b3      	cmp	r3, r6
 8006c78:	d1ca      	bne.n	8006c10 <ai_platform_get_weights_map+0x34>
 8006c7a:	2001      	movs	r0, #1
 8006c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	a1facade 	.word	0xa1facade

08006c84 <ai_platform_get_activations_map>:
 8006c84:	2a00      	cmp	r2, #0
 8006c86:	d038      	beq.n	8006cfa <ai_platform_get_activations_map+0x76>
 8006c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	b1a0      	cbz	r0, 8006cb8 <ai_platform_get_activations_map+0x34>
 8006c8e:	460f      	mov	r7, r1
 8006c90:	b191      	cbz	r1, 8006cb8 <ai_platform_get_activations_map+0x34>
 8006c92:	4b25      	ldr	r3, [pc, #148]	; (8006d28 <ai_platform_get_activations_map+0xa4>)
 8006c94:	6810      	ldr	r0, [r2, #0]
 8006c96:	4298      	cmp	r0, r3
 8006c98:	4615      	mov	r5, r2
 8006c9a:	d00f      	beq.n	8006cbc <ai_platform_get_activations_map+0x38>
 8006c9c:	6a15      	ldr	r5, [r2, #32]
 8006c9e:	b15d      	cbz	r5, 8006cb8 <ai_platform_get_activations_map+0x34>
 8006ca0:	682e      	ldr	r6, [r5, #0]
 8006ca2:	429e      	cmp	r6, r3
 8006ca4:	d02b      	beq.n	8006cfe <ai_platform_get_activations_map+0x7a>
 8006ca6:	f1a1 0001 	sub.w	r0, r1, #1
 8006caa:	6025      	str	r5, [r4, #0]
 8006cac:	fab0 f080 	clz	r0, r0
 8006cb0:	0940      	lsrs	r0, r0, #5
 8006cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cb4:	42a7      	cmp	r7, r4
 8006cb6:	d035      	beq.n	8006d24 <ai_platform_get_activations_map+0xa0>
 8006cb8:	2000      	movs	r0, #0
 8006cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cbc:	f102 000c 	add.w	r0, r2, #12
 8006cc0:	f7ff ff6e 	bl	8006ba0 <ai_buffer_array_sane>
 8006cc4:	2800      	cmp	r0, #0
 8006cc6:	d0f7      	beq.n	8006cb8 <ai_platform_get_activations_map+0x34>
 8006cc8:	89eb      	ldrh	r3, [r5, #14]
 8006cca:	429f      	cmp	r7, r3
 8006ccc:	d1f4      	bne.n	8006cb8 <ai_platform_get_activations_map+0x34>
 8006cce:	f04f 0e00 	mov.w	lr, #0
 8006cd2:	1f23      	subs	r3, r4, #4
 8006cd4:	4670      	mov	r0, lr
 8006cd6:	692a      	ldr	r2, [r5, #16]
 8006cd8:	eb02 0c0e 	add.w	ip, r2, lr
 8006cdc:	f10e 0e1c 	add.w	lr, lr, #28
 8006ce0:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8006ce4:	b124      	cbz	r4, 8006cf0 <ai_platform_get_activations_map+0x6c>
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	4287      	cmp	r7, r0
 8006cea:	f843 4f04 	str.w	r4, [r3, #4]!
 8006cee:	d1f2      	bne.n	8006cd6 <ai_platform_get_activations_map+0x52>
 8006cf0:	1a38      	subs	r0, r7, r0
 8006cf2:	fab0 f080 	clz	r0, r0
 8006cf6:	0940      	lsrs	r0, r0, #5
 8006cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	4770      	bx	lr
 8006cfe:	1f23      	subs	r3, r4, #4
 8006d00:	4628      	mov	r0, r5
 8006d02:	2400      	movs	r4, #0
 8006d04:	e000      	b.n	8006d08 <ai_platform_get_activations_map+0x84>
 8006d06:	4614      	mov	r4, r2
 8006d08:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8006d0c:	42b2      	cmp	r2, r6
 8006d0e:	d0d1      	beq.n	8006cb4 <ai_platform_get_activations_map+0x30>
 8006d10:	f843 2f04 	str.w	r2, [r3, #4]!
 8006d14:	1c62      	adds	r2, r4, #1
 8006d16:	4297      	cmp	r7, r2
 8006d18:	d1f5      	bne.n	8006d06 <ai_platform_get_activations_map+0x82>
 8006d1a:	3402      	adds	r4, #2
 8006d1c:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006d20:	42b3      	cmp	r3, r6
 8006d22:	d1c9      	bne.n	8006cb8 <ai_platform_get_activations_map+0x34>
 8006d24:	2001      	movs	r0, #1
 8006d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d28:	a1facade 	.word	0xa1facade

08006d2c <ai_platform_bind_network_params>:
 8006d2c:	b1a0      	cbz	r0, 8006d58 <ai_platform_bind_network_params+0x2c>
 8006d2e:	b1b1      	cbz	r1, 8006d5e <ai_platform_bind_network_params+0x32>
 8006d30:	b1c2      	cbz	r2, 8006d64 <ai_platform_bind_network_params+0x38>
 8006d32:	b410      	push	{r4}
 8006d34:	4603      	mov	r3, r0
 8006d36:	4c0d      	ldr	r4, [pc, #52]	; (8006d6c <ai_platform_bind_network_params+0x40>)
 8006d38:	f843 4b04 	str.w	r4, [r3], #4
 8006d3c:	f100 0c0c 	add.w	ip, r0, #12
 8006d40:	c903      	ldmia	r1, {r0, r1}
 8006d42:	e883 0003 	stmia.w	r3, {r0, r1}
 8006d46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006d4a:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006d4e:	2301      	movs	r3, #1
 8006d50:	4618      	mov	r0, r3
 8006d52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d56:	4770      	bx	lr
 8006d58:	4603      	mov	r3, r0
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	4770      	bx	lr
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4618      	mov	r0, r3
 8006d62:	4770      	bx	lr
 8006d64:	4613      	mov	r3, r2
 8006d66:	4618      	mov	r0, r3
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	a1facade 	.word	0xa1facade

08006d70 <ai_platform_network_get_error>:
 8006d70:	b510      	push	{r4, lr}
 8006d72:	b1f0      	cbz	r0, 8006db2 <ai_platform_network_get_error+0x42>
 8006d74:	4b2f      	ldr	r3, [pc, #188]	; (8006e34 <ai_platform_network_get_error+0xc4>)
 8006d76:	6802      	ldr	r2, [r0, #0]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	d119      	bne.n	8006db2 <ai_platform_network_get_error+0x42>
 8006d7e:	f7ff ff29 	bl	8006bd4 <_ai_platform_acquire_crc>
 8006d82:	4b2d      	ldr	r3, [pc, #180]	; (8006e38 <ai_platform_network_get_error+0xc8>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d8e:	d03c      	beq.n	8006e0a <ai_platform_network_get_error+0x9a>
 8006d90:	4a2a      	ldr	r2, [pc, #168]	; (8006e3c <ai_platform_network_get_error+0xcc>)
 8006d92:	2301      	movs	r3, #1
 8006d94:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006d98:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1fb      	bne.n	8006d98 <ai_platform_network_get_error+0x28>
 8006da0:	4b27      	ldr	r3, [pc, #156]	; (8006e40 <ai_platform_network_get_error+0xd0>)
 8006da2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006da6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006daa:	4b26      	ldr	r3, [pc, #152]	; (8006e44 <ai_platform_network_get_error+0xd4>)
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d038      	beq.n	8006e22 <ai_platform_network_get_error+0xb2>
 8006db0:	e7fe      	b.n	8006db0 <ai_platform_network_get_error+0x40>
 8006db2:	f7ff ff0f 	bl	8006bd4 <_ai_platform_acquire_crc>
 8006db6:	4b20      	ldr	r3, [pc, #128]	; (8006e38 <ai_platform_network_get_error+0xc8>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006dbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dc2:	d010      	beq.n	8006de6 <ai_platform_network_get_error+0x76>
 8006dc4:	4a1d      	ldr	r2, [pc, #116]	; (8006e3c <ai_platform_network_get_error+0xcc>)
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006dcc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1fb      	bne.n	8006dcc <ai_platform_network_get_error+0x5c>
 8006dd4:	4b1a      	ldr	r3, [pc, #104]	; (8006e40 <ai_platform_network_get_error+0xd0>)
 8006dd6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006dda:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006dde:	4b19      	ldr	r3, [pc, #100]	; (8006e44 <ai_platform_network_get_error+0xd4>)
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d00d      	beq.n	8006e00 <ai_platform_network_get_error+0x90>
 8006de4:	e7fe      	b.n	8006de4 <ai_platform_network_get_error+0x74>
 8006de6:	4a18      	ldr	r2, [pc, #96]	; (8006e48 <ai_platform_network_get_error+0xd8>)
 8006de8:	2301      	movs	r3, #1
 8006dea:	6093      	str	r3, [r2, #8]
 8006dec:	6893      	ldr	r3, [r2, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1fc      	bne.n	8006dec <ai_platform_network_get_error+0x7c>
 8006df2:	4b13      	ldr	r3, [pc, #76]	; (8006e40 <ai_platform_network_get_error+0xd0>)
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	6812      	ldr	r2, [r2, #0]
 8006df8:	4b12      	ldr	r3, [pc, #72]	; (8006e44 <ai_platform_network_get_error+0xd4>)
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d000      	beq.n	8006e00 <ai_platform_network_get_error+0x90>
 8006dfe:	e7fe      	b.n	8006dfe <ai_platform_network_get_error+0x8e>
 8006e00:	f7ff feea 	bl	8006bd8 <_ai_platform_release_crc>
 8006e04:	f241 0010 	movw	r0, #4112	; 0x1010
 8006e08:	bd10      	pop	{r4, pc}
 8006e0a:	4a0f      	ldr	r2, [pc, #60]	; (8006e48 <ai_platform_network_get_error+0xd8>)
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	6093      	str	r3, [r2, #8]
 8006e10:	6893      	ldr	r3, [r2, #8]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1fc      	bne.n	8006e10 <ai_platform_network_get_error+0xa0>
 8006e16:	4b0a      	ldr	r3, [pc, #40]	; (8006e40 <ai_platform_network_get_error+0xd0>)
 8006e18:	6013      	str	r3, [r2, #0]
 8006e1a:	6812      	ldr	r2, [r2, #0]
 8006e1c:	4b09      	ldr	r3, [pc, #36]	; (8006e44 <ai_platform_network_get_error+0xd4>)
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d107      	bne.n	8006e32 <ai_platform_network_get_error+0xc2>
 8006e22:	f7ff fed9 	bl	8006bd8 <_ai_platform_release_crc>
 8006e26:	f104 0010 	add.w	r0, r4, #16
 8006e2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e2e:	f000 be8b 	b.w	8007b48 <core_get_error>
 8006e32:	e7fe      	b.n	8006e32 <ai_platform_network_get_error+0xc2>
 8006e34:	a1c00100 	.word	0xa1c00100
 8006e38:	e0042000 	.word	0xe0042000
 8006e3c:	58024000 	.word	0x58024000
 8006e40:	f407a5c2 	.word	0xf407a5c2
 8006e44:	b5e8b5cd 	.word	0xb5e8b5cd
 8006e48:	40023000 	.word	0x40023000

08006e4c <ai_platform_network_set_error>:
 8006e4c:	b110      	cbz	r0, 8006e54 <ai_platform_network_set_error+0x8>
 8006e4e:	3010      	adds	r0, #16
 8006e50:	f000 be80 	b.w	8007b54 <core_set_error>
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop

08006e58 <ai_platform_inputs_get>:
 8006e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e5c:	b085      	sub	sp, #20
 8006e5e:	9102      	str	r1, [sp, #8]
 8006e60:	b1f0      	cbz	r0, 8006ea0 <ai_platform_inputs_get+0x48>
 8006e62:	4b62      	ldr	r3, [pc, #392]	; (8006fec <ai_platform_inputs_get+0x194>)
 8006e64:	6802      	ldr	r2, [r0, #0]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	4607      	mov	r7, r0
 8006e6a:	d119      	bne.n	8006ea0 <ai_platform_inputs_get+0x48>
 8006e6c:	f7ff feb2 	bl	8006bd4 <_ai_platform_acquire_crc>
 8006e70:	4b5f      	ldr	r3, [pc, #380]	; (8006ff0 <ai_platform_inputs_get+0x198>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e7c:	d03d      	beq.n	8006efa <ai_platform_inputs_get+0xa2>
 8006e7e:	4a5d      	ldr	r2, [pc, #372]	; (8006ff4 <ai_platform_inputs_get+0x19c>)
 8006e80:	2301      	movs	r3, #1
 8006e82:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006e86:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1fb      	bne.n	8006e86 <ai_platform_inputs_get+0x2e>
 8006e8e:	4b5a      	ldr	r3, [pc, #360]	; (8006ff8 <ai_platform_inputs_get+0x1a0>)
 8006e90:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006e94:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006e98:	4b58      	ldr	r3, [pc, #352]	; (8006ffc <ai_platform_inputs_get+0x1a4>)
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d039      	beq.n	8006f12 <ai_platform_inputs_get+0xba>
 8006e9e:	e7fe      	b.n	8006e9e <ai_platform_inputs_get+0x46>
 8006ea0:	f7ff fe98 	bl	8006bd4 <_ai_platform_acquire_crc>
 8006ea4:	4b52      	ldr	r3, [pc, #328]	; (8006ff0 <ai_platform_inputs_get+0x198>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb0:	d010      	beq.n	8006ed4 <ai_platform_inputs_get+0x7c>
 8006eb2:	4a50      	ldr	r2, [pc, #320]	; (8006ff4 <ai_platform_inputs_get+0x19c>)
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006eba:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d1fb      	bne.n	8006eba <ai_platform_inputs_get+0x62>
 8006ec2:	4b4d      	ldr	r3, [pc, #308]	; (8006ff8 <ai_platform_inputs_get+0x1a0>)
 8006ec4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006ec8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006ecc:	4b4b      	ldr	r3, [pc, #300]	; (8006ffc <ai_platform_inputs_get+0x1a4>)
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d00d      	beq.n	8006eee <ai_platform_inputs_get+0x96>
 8006ed2:	e7fe      	b.n	8006ed2 <ai_platform_inputs_get+0x7a>
 8006ed4:	4a4a      	ldr	r2, [pc, #296]	; (8007000 <ai_platform_inputs_get+0x1a8>)
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	6093      	str	r3, [r2, #8]
 8006eda:	6893      	ldr	r3, [r2, #8]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1fc      	bne.n	8006eda <ai_platform_inputs_get+0x82>
 8006ee0:	4b45      	ldr	r3, [pc, #276]	; (8006ff8 <ai_platform_inputs_get+0x1a0>)
 8006ee2:	6013      	str	r3, [r2, #0]
 8006ee4:	6812      	ldr	r2, [r2, #0]
 8006ee6:	4b45      	ldr	r3, [pc, #276]	; (8006ffc <ai_platform_inputs_get+0x1a4>)
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d000      	beq.n	8006eee <ai_platform_inputs_get+0x96>
 8006eec:	e7fe      	b.n	8006eec <ai_platform_inputs_get+0x94>
 8006eee:	f7ff fe73 	bl	8006bd8 <_ai_platform_release_crc>
 8006ef2:	2000      	movs	r0, #0
 8006ef4:	b005      	add	sp, #20
 8006ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006efa:	4a41      	ldr	r2, [pc, #260]	; (8007000 <ai_platform_inputs_get+0x1a8>)
 8006efc:	2301      	movs	r3, #1
 8006efe:	6093      	str	r3, [r2, #8]
 8006f00:	6893      	ldr	r3, [r2, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1fc      	bne.n	8006f00 <ai_platform_inputs_get+0xa8>
 8006f06:	4b3c      	ldr	r3, [pc, #240]	; (8006ff8 <ai_platform_inputs_get+0x1a0>)
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	6812      	ldr	r2, [r2, #0]
 8006f0c:	4b3b      	ldr	r3, [pc, #236]	; (8006ffc <ai_platform_inputs_get+0x1a4>)
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d155      	bne.n	8006fbe <ai_platform_inputs_get+0x166>
 8006f12:	f7ff fe61 	bl	8006bd8 <_ai_platform_release_crc>
 8006f16:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d051      	beq.n	8006fc0 <ai_platform_inputs_get+0x168>
 8006f1c:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 8006f20:	f1ba 0f00 	cmp.w	sl, #0
 8006f24:	d04c      	beq.n	8006fc0 <ai_platform_inputs_get+0x168>
 8006f26:	f04f 0b00 	mov.w	fp, #0
 8006f2a:	465d      	mov	r5, fp
 8006f2c:	9703      	str	r7, [sp, #12]
 8006f2e:	e016      	b.n	8006f5e <ai_platform_inputs_get+0x106>
 8006f30:	9901      	ldr	r1, [sp, #4]
 8006f32:	2301      	movs	r3, #1
 8006f34:	507b      	str	r3, [r7, r1]
 8006f36:	69b1      	ldr	r1, [r6, #24]
 8006f38:	6849      	ldr	r1, [r1, #4]
 8006f3a:	6121      	str	r1, [r4, #16]
 8006f3c:	f04f 0301 	mov.w	r3, #1
 8006f40:	7523      	strb	r3, [r4, #20]
 8006f42:	e9c4 c200 	strd	ip, r2, [r4]
 8006f46:	6962      	ldr	r2, [r4, #20]
 8006f48:	60a0      	str	r0, [r4, #8]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f369 221f 	bfi	r2, r9, #8, #24
 8006f50:	f8c4 8018 	str.w	r8, [r4, #24]
 8006f54:	60e3      	str	r3, [r4, #12]
 8006f56:	3501      	adds	r5, #1
 8006f58:	f10b 0b1c 	add.w	fp, fp, #28
 8006f5c:	6162      	str	r2, [r4, #20]
 8006f5e:	f8ba 3000 	ldrh.w	r3, [sl]
 8006f62:	42ab      	cmp	r3, r5
 8006f64:	b2aa      	uxth	r2, r5
 8006f66:	d93a      	bls.n	8006fde <ai_platform_inputs_get+0x186>
 8006f68:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006f6c:	00e9      	lsls	r1, r5, #3
 8006f6e:	9101      	str	r1, [sp, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d034      	beq.n	8006fde <ai_platform_inputs_get+0x186>
 8006f74:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006f78:	2e00      	cmp	r6, #0
 8006f7a:	d030      	beq.n	8006fde <ai_platform_inputs_get+0x186>
 8006f7c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006f80:	69b2      	ldr	r2, [r6, #24]
 8006f82:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8006f86:	6810      	ldr	r0, [r2, #0]
 8006f88:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006f8c:	68b3      	ldr	r3, [r6, #8]
 8006f8e:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006f92:	f001 fc93 	bl	80088bc <ai_array_to_buffer_fmt>
 8006f96:	69b1      	ldr	r1, [r6, #24]
 8006f98:	4684      	mov	ip, r0
 8006f9a:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8006f9e:	688a      	ldr	r2, [r1, #8]
 8006fa0:	445c      	add	r4, fp
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d0c8      	beq.n	8006f38 <ai_platform_inputs_get+0xe0>
 8006fa6:	2100      	movs	r1, #0
 8006fa8:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8006fac:	6831      	ldr	r1, [r6, #0]
 8006fae:	6041      	str	r1, [r0, #4]
 8006fb0:	b111      	cbz	r1, 8006fb8 <ai_platform_inputs_get+0x160>
 8006fb2:	8849      	ldrh	r1, [r1, #2]
 8006fb4:	2900      	cmp	r1, #0
 8006fb6:	d1bb      	bne.n	8006f30 <ai_platform_inputs_get+0xd8>
 8006fb8:	69b1      	ldr	r1, [r6, #24]
 8006fba:	2000      	movs	r0, #0
 8006fbc:	e7bc      	b.n	8006f38 <ai_platform_inputs_get+0xe0>
 8006fbe:	e7fe      	b.n	8006fbe <ai_platform_inputs_get+0x166>
 8006fc0:	2218      	movs	r2, #24
 8006fc2:	2111      	movs	r1, #17
 8006fc4:	f107 0010 	add.w	r0, r7, #16
 8006fc8:	f000 fdc4 	bl	8007b54 <core_set_error>
 8006fcc:	2200      	movs	r2, #0
 8006fce:	4610      	mov	r0, r2
 8006fd0:	9b02      	ldr	r3, [sp, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d08e      	beq.n	8006ef4 <ai_platform_inputs_get+0x9c>
 8006fd6:	801a      	strh	r2, [r3, #0]
 8006fd8:	b005      	add	sp, #20
 8006fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fde:	9f03      	ldr	r7, [sp, #12]
 8006fe0:	2a00      	cmp	r2, #0
 8006fe2:	d0ed      	beq.n	8006fc0 <ai_platform_inputs_get+0x168>
 8006fe4:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006fe8:	6858      	ldr	r0, [r3, #4]
 8006fea:	e7f1      	b.n	8006fd0 <ai_platform_inputs_get+0x178>
 8006fec:	a1c00100 	.word	0xa1c00100
 8006ff0:	e0042000 	.word	0xe0042000
 8006ff4:	58024000 	.word	0x58024000
 8006ff8:	f407a5c2 	.word	0xf407a5c2
 8006ffc:	b5e8b5cd 	.word	0xb5e8b5cd
 8007000:	40023000 	.word	0x40023000

08007004 <ai_platform_outputs_get>:
 8007004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007008:	b085      	sub	sp, #20
 800700a:	9102      	str	r1, [sp, #8]
 800700c:	b1f0      	cbz	r0, 800704c <ai_platform_outputs_get+0x48>
 800700e:	4b5f      	ldr	r3, [pc, #380]	; (800718c <ai_platform_outputs_get+0x188>)
 8007010:	6802      	ldr	r2, [r0, #0]
 8007012:	429a      	cmp	r2, r3
 8007014:	4607      	mov	r7, r0
 8007016:	d119      	bne.n	800704c <ai_platform_outputs_get+0x48>
 8007018:	f7ff fddc 	bl	8006bd4 <_ai_platform_acquire_crc>
 800701c:	4b5c      	ldr	r3, [pc, #368]	; (8007190 <ai_platform_outputs_get+0x18c>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007028:	d03d      	beq.n	80070a6 <ai_platform_outputs_get+0xa2>
 800702a:	4a5a      	ldr	r2, [pc, #360]	; (8007194 <ai_platform_outputs_get+0x190>)
 800702c:	2301      	movs	r3, #1
 800702e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007032:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1fb      	bne.n	8007032 <ai_platform_outputs_get+0x2e>
 800703a:	4b57      	ldr	r3, [pc, #348]	; (8007198 <ai_platform_outputs_get+0x194>)
 800703c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007040:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007044:	4b55      	ldr	r3, [pc, #340]	; (800719c <ai_platform_outputs_get+0x198>)
 8007046:	429a      	cmp	r2, r3
 8007048:	d039      	beq.n	80070be <ai_platform_outputs_get+0xba>
 800704a:	e7fe      	b.n	800704a <ai_platform_outputs_get+0x46>
 800704c:	f7ff fdc2 	bl	8006bd4 <_ai_platform_acquire_crc>
 8007050:	4b4f      	ldr	r3, [pc, #316]	; (8007190 <ai_platform_outputs_get+0x18c>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800705c:	d010      	beq.n	8007080 <ai_platform_outputs_get+0x7c>
 800705e:	4a4d      	ldr	r2, [pc, #308]	; (8007194 <ai_platform_outputs_get+0x190>)
 8007060:	2301      	movs	r3, #1
 8007062:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007066:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1fb      	bne.n	8007066 <ai_platform_outputs_get+0x62>
 800706e:	4b4a      	ldr	r3, [pc, #296]	; (8007198 <ai_platform_outputs_get+0x194>)
 8007070:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007074:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007078:	4b48      	ldr	r3, [pc, #288]	; (800719c <ai_platform_outputs_get+0x198>)
 800707a:	429a      	cmp	r2, r3
 800707c:	d00d      	beq.n	800709a <ai_platform_outputs_get+0x96>
 800707e:	e7fe      	b.n	800707e <ai_platform_outputs_get+0x7a>
 8007080:	4a47      	ldr	r2, [pc, #284]	; (80071a0 <ai_platform_outputs_get+0x19c>)
 8007082:	2301      	movs	r3, #1
 8007084:	6093      	str	r3, [r2, #8]
 8007086:	6893      	ldr	r3, [r2, #8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1fc      	bne.n	8007086 <ai_platform_outputs_get+0x82>
 800708c:	4b42      	ldr	r3, [pc, #264]	; (8007198 <ai_platform_outputs_get+0x194>)
 800708e:	6013      	str	r3, [r2, #0]
 8007090:	6812      	ldr	r2, [r2, #0]
 8007092:	4b42      	ldr	r3, [pc, #264]	; (800719c <ai_platform_outputs_get+0x198>)
 8007094:	429a      	cmp	r2, r3
 8007096:	d000      	beq.n	800709a <ai_platform_outputs_get+0x96>
 8007098:	e7fe      	b.n	8007098 <ai_platform_outputs_get+0x94>
 800709a:	f7ff fd9d 	bl	8006bd8 <_ai_platform_release_crc>
 800709e:	2000      	movs	r0, #0
 80070a0:	b005      	add	sp, #20
 80070a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a6:	4a3e      	ldr	r2, [pc, #248]	; (80071a0 <ai_platform_outputs_get+0x19c>)
 80070a8:	2301      	movs	r3, #1
 80070aa:	6093      	str	r3, [r2, #8]
 80070ac:	6893      	ldr	r3, [r2, #8]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1fc      	bne.n	80070ac <ai_platform_outputs_get+0xa8>
 80070b2:	4b39      	ldr	r3, [pc, #228]	; (8007198 <ai_platform_outputs_get+0x194>)
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	6812      	ldr	r2, [r2, #0]
 80070b8:	4b38      	ldr	r3, [pc, #224]	; (800719c <ai_platform_outputs_get+0x198>)
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d150      	bne.n	8007160 <ai_platform_outputs_get+0x15c>
 80070be:	f7ff fd8b 	bl	8006bd8 <_ai_platform_release_crc>
 80070c2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d958      	bls.n	800717a <ai_platform_outputs_get+0x176>
 80070c8:	f04f 0b00 	mov.w	fp, #0
 80070cc:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 80070d0:	9703      	str	r7, [sp, #12]
 80070d2:	465d      	mov	r5, fp
 80070d4:	e016      	b.n	8007104 <ai_platform_outputs_get+0x100>
 80070d6:	9901      	ldr	r1, [sp, #4]
 80070d8:	2301      	movs	r3, #1
 80070da:	507b      	str	r3, [r7, r1]
 80070dc:	69b1      	ldr	r1, [r6, #24]
 80070de:	6849      	ldr	r1, [r1, #4]
 80070e0:	6121      	str	r1, [r4, #16]
 80070e2:	f04f 0301 	mov.w	r3, #1
 80070e6:	7523      	strb	r3, [r4, #20]
 80070e8:	e9c4 c200 	strd	ip, r2, [r4]
 80070ec:	6962      	ldr	r2, [r4, #20]
 80070ee:	60a0      	str	r0, [r4, #8]
 80070f0:	2300      	movs	r3, #0
 80070f2:	f369 221f 	bfi	r2, r9, #8, #24
 80070f6:	f8c4 8018 	str.w	r8, [r4, #24]
 80070fa:	60e3      	str	r3, [r4, #12]
 80070fc:	3501      	adds	r5, #1
 80070fe:	f10b 0b1c 	add.w	fp, fp, #28
 8007102:	6162      	str	r2, [r4, #20]
 8007104:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007108:	42ab      	cmp	r3, r5
 800710a:	b2aa      	uxth	r2, r5
 800710c:	d929      	bls.n	8007162 <ai_platform_outputs_get+0x15e>
 800710e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007112:	00e9      	lsls	r1, r5, #3
 8007114:	9101      	str	r1, [sp, #4]
 8007116:	b323      	cbz	r3, 8007162 <ai_platform_outputs_get+0x15e>
 8007118:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800711c:	b30e      	cbz	r6, 8007162 <ai_platform_outputs_get+0x15e>
 800711e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007122:	69b2      	ldr	r2, [r6, #24]
 8007124:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8007128:	6810      	ldr	r0, [r2, #0]
 800712a:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800712e:	68b3      	ldr	r3, [r6, #8]
 8007130:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8007134:	f001 fbc2 	bl	80088bc <ai_array_to_buffer_fmt>
 8007138:	69b1      	ldr	r1, [r6, #24]
 800713a:	4684      	mov	ip, r0
 800713c:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8007140:	688a      	ldr	r2, [r1, #8]
 8007142:	445c      	add	r4, fp
 8007144:	2800      	cmp	r0, #0
 8007146:	d0ca      	beq.n	80070de <ai_platform_outputs_get+0xda>
 8007148:	2100      	movs	r1, #0
 800714a:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 800714e:	6831      	ldr	r1, [r6, #0]
 8007150:	6041      	str	r1, [r0, #4]
 8007152:	b111      	cbz	r1, 800715a <ai_platform_outputs_get+0x156>
 8007154:	8849      	ldrh	r1, [r1, #2]
 8007156:	2900      	cmp	r1, #0
 8007158:	d1bd      	bne.n	80070d6 <ai_platform_outputs_get+0xd2>
 800715a:	69b1      	ldr	r1, [r6, #24]
 800715c:	2000      	movs	r0, #0
 800715e:	e7be      	b.n	80070de <ai_platform_outputs_get+0xda>
 8007160:	e7fe      	b.n	8007160 <ai_platform_outputs_get+0x15c>
 8007162:	9f03      	ldr	r7, [sp, #12]
 8007164:	b14a      	cbz	r2, 800717a <ai_platform_outputs_get+0x176>
 8007166:	f8da 3014 	ldr.w	r3, [sl, #20]
 800716a:	6858      	ldr	r0, [r3, #4]
 800716c:	9b02      	ldr	r3, [sp, #8]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d096      	beq.n	80070a0 <ai_platform_outputs_get+0x9c>
 8007172:	801a      	strh	r2, [r3, #0]
 8007174:	b005      	add	sp, #20
 8007176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717a:	2218      	movs	r2, #24
 800717c:	2111      	movs	r1, #17
 800717e:	f107 0010 	add.w	r0, r7, #16
 8007182:	f000 fce7 	bl	8007b54 <core_set_error>
 8007186:	2200      	movs	r2, #0
 8007188:	4610      	mov	r0, r2
 800718a:	e7ef      	b.n	800716c <ai_platform_outputs_get+0x168>
 800718c:	a1c00100 	.word	0xa1c00100
 8007190:	e0042000 	.word	0xe0042000
 8007194:	58024000 	.word	0x58024000
 8007198:	f407a5c2 	.word	0xf407a5c2
 800719c:	b5e8b5cd 	.word	0xb5e8b5cd
 80071a0:	40023000 	.word	0x40023000

080071a4 <ai_platform_network_create>:
 80071a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071a8:	b083      	sub	sp, #12
 80071aa:	4606      	mov	r6, r0
 80071ac:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 80071b0:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 80071b4:	4615      	mov	r5, r2
 80071b6:	461f      	mov	r7, r3
 80071b8:	f7ff fd0c 	bl	8006bd4 <_ai_platform_acquire_crc>
 80071bc:	b188      	cbz	r0, 80071e2 <ai_platform_network_create+0x3e>
 80071be:	4a5d      	ldr	r2, [pc, #372]	; (8007334 <ai_platform_network_create+0x190>)
 80071c0:	6812      	ldr	r2, [r2, #0]
 80071c2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80071c6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80071ca:	4603      	mov	r3, r0
 80071cc:	d00e      	beq.n	80071ec <ai_platform_network_create+0x48>
 80071ce:	4a5a      	ldr	r2, [pc, #360]	; (8007338 <ai_platform_network_create+0x194>)
 80071d0:	2118      	movs	r1, #24
 80071d2:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 80071d6:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 80071da:	2918      	cmp	r1, #24
 80071dc:	d018      	beq.n	8007210 <ai_platform_network_create+0x6c>
 80071de:	f7ff fcfb 	bl	8006bd8 <_ai_platform_release_crc>
 80071e2:	f244 1033 	movw	r0, #16691	; 0x4133
 80071e6:	b003      	add	sp, #12
 80071e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ec:	4a53      	ldr	r2, [pc, #332]	; (800733c <ai_platform_network_create+0x198>)
 80071ee:	2101      	movs	r1, #1
 80071f0:	6091      	str	r1, [r2, #8]
 80071f2:	2114      	movs	r1, #20
 80071f4:	e001      	b.n	80071fa <ai_platform_network_create+0x56>
 80071f6:	3901      	subs	r1, #1
 80071f8:	d002      	beq.n	8007200 <ai_platform_network_create+0x5c>
 80071fa:	6894      	ldr	r4, [r2, #8]
 80071fc:	2c00      	cmp	r4, #0
 80071fe:	d1fa      	bne.n	80071f6 <ai_platform_network_create+0x52>
 8007200:	4a4e      	ldr	r2, [pc, #312]	; (800733c <ai_platform_network_create+0x198>)
 8007202:	6891      	ldr	r1, [r2, #8]
 8007204:	b911      	cbnz	r1, 800720c <ai_platform_network_create+0x68>
 8007206:	6812      	ldr	r2, [r2, #0]
 8007208:	3201      	adds	r2, #1
 800720a:	d008      	beq.n	800721e <ai_platform_network_create+0x7a>
 800720c:	4618      	mov	r0, r3
 800720e:	e7e6      	b.n	80071de <ai_platform_network_create+0x3a>
 8007210:	2101      	movs	r1, #1
 8007212:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 8007216:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 800721a:	2900      	cmp	r1, #0
 800721c:	d1fb      	bne.n	8007216 <ai_platform_network_create+0x72>
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff fcda 	bl	8006bd8 <_ai_platform_release_crc>
 8007224:	f7ff fcd6 	bl	8006bd4 <_ai_platform_acquire_crc>
 8007228:	4b42      	ldr	r3, [pc, #264]	; (8007334 <ai_platform_network_create+0x190>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007234:	d010      	beq.n	8007258 <ai_platform_network_create+0xb4>
 8007236:	4b40      	ldr	r3, [pc, #256]	; (8007338 <ai_platform_network_create+0x194>)
 8007238:	2201      	movs	r2, #1
 800723a:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 800723e:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 8007242:	2900      	cmp	r1, #0
 8007244:	d1fb      	bne.n	800723e <ai_platform_network_create+0x9a>
 8007246:	4a3e      	ldr	r2, [pc, #248]	; (8007340 <ai_platform_network_create+0x19c>)
 8007248:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 800724c:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8007250:	4b3c      	ldr	r3, [pc, #240]	; (8007344 <ai_platform_network_create+0x1a0>)
 8007252:	429a      	cmp	r2, r3
 8007254:	d00c      	beq.n	8007270 <ai_platform_network_create+0xcc>
 8007256:	e7fe      	b.n	8007256 <ai_platform_network_create+0xb2>
 8007258:	4a38      	ldr	r2, [pc, #224]	; (800733c <ai_platform_network_create+0x198>)
 800725a:	2301      	movs	r3, #1
 800725c:	6093      	str	r3, [r2, #8]
 800725e:	6893      	ldr	r3, [r2, #8]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1fc      	bne.n	800725e <ai_platform_network_create+0xba>
 8007264:	4b36      	ldr	r3, [pc, #216]	; (8007340 <ai_platform_network_create+0x19c>)
 8007266:	6013      	str	r3, [r2, #0]
 8007268:	6812      	ldr	r2, [r2, #0]
 800726a:	4b36      	ldr	r3, [pc, #216]	; (8007344 <ai_platform_network_create+0x1a0>)
 800726c:	429a      	cmp	r2, r3
 800726e:	d122      	bne.n	80072b6 <ai_platform_network_create+0x112>
 8007270:	f7ff fcb2 	bl	8006bd8 <_ai_platform_release_crc>
 8007274:	b38e      	cbz	r6, 80072da <ai_platform_network_create+0x136>
 8007276:	4b34      	ldr	r3, [pc, #208]	; (8007348 <ai_platform_network_create+0x1a4>)
 8007278:	602b      	str	r3, [r5, #0]
 800727a:	6035      	str	r5, [r6, #0]
 800727c:	f000 fc62 	bl	8007b44 <core_init>
 8007280:	b1d0      	cbz	r0, 80072b8 <ai_platform_network_create+0x114>
 8007282:	f7ff fca7 	bl	8006bd4 <_ai_platform_acquire_crc>
 8007286:	4b2b      	ldr	r3, [pc, #172]	; (8007334 <ai_platform_network_create+0x190>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800728e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007292:	d025      	beq.n	80072e0 <ai_platform_network_create+0x13c>
 8007294:	4a28      	ldr	r2, [pc, #160]	; (8007338 <ai_platform_network_create+0x194>)
 8007296:	2301      	movs	r3, #1
 8007298:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800729c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1fb      	bne.n	800729c <ai_platform_network_create+0xf8>
 80072a4:	4b26      	ldr	r3, [pc, #152]	; (8007340 <ai_platform_network_create+0x19c>)
 80072a6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80072aa:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80072ae:	4b25      	ldr	r3, [pc, #148]	; (8007344 <ai_platform_network_create+0x1a0>)
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d022      	beq.n	80072fa <ai_platform_network_create+0x156>
 80072b4:	e7fe      	b.n	80072b4 <ai_platform_network_create+0x110>
 80072b6:	e7fe      	b.n	80072b6 <ai_platform_network_create+0x112>
 80072b8:	2430      	movs	r4, #48	; 0x30
 80072ba:	2300      	movs	r3, #0
 80072bc:	6033      	str	r3, [r6, #0]
 80072be:	2610      	movs	r6, #16
 80072c0:	464a      	mov	r2, r9
 80072c2:	4641      	mov	r1, r8
 80072c4:	4638      	mov	r0, r7
 80072c6:	f001 fb9f 	bl	8008a08 <ai_version_get>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2000      	movs	r0, #0
 80072ce:	f364 0007 	bfi	r0, r4, #0, #8
 80072d2:	64ab      	str	r3, [r5, #72]	; 0x48
 80072d4:	f366 201f 	bfi	r0, r6, #8, #24
 80072d8:	e785      	b.n	80071e6 <ai_platform_network_create+0x42>
 80072da:	f241 0010 	movw	r0, #4112	; 0x1010
 80072de:	e782      	b.n	80071e6 <ai_platform_network_create+0x42>
 80072e0:	4a16      	ldr	r2, [pc, #88]	; (800733c <ai_platform_network_create+0x198>)
 80072e2:	2301      	movs	r3, #1
 80072e4:	6093      	str	r3, [r2, #8]
 80072e6:	6893      	ldr	r3, [r2, #8]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1fc      	bne.n	80072e6 <ai_platform_network_create+0x142>
 80072ec:	4b14      	ldr	r3, [pc, #80]	; (8007340 <ai_platform_network_create+0x19c>)
 80072ee:	6013      	str	r3, [r2, #0]
 80072f0:	6812      	ldr	r2, [r2, #0]
 80072f2:	4b14      	ldr	r3, [pc, #80]	; (8007344 <ai_platform_network_create+0x1a0>)
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d000      	beq.n	80072fa <ai_platform_network_create+0x156>
 80072f8:	e7fe      	b.n	80072f8 <ai_platform_network_create+0x154>
 80072fa:	f7ff fc6d 	bl	8006bd8 <_ai_platform_release_crc>
 80072fe:	2200      	movs	r2, #0
 8007300:	4641      	mov	r1, r8
 8007302:	4638      	mov	r0, r7
 8007304:	f001 fb80 	bl	8008a08 <ai_version_get>
 8007308:	2200      	movs	r2, #0
 800730a:	4604      	mov	r4, r0
 800730c:	2105      	movs	r1, #5
 800730e:	2001      	movs	r0, #1
 8007310:	f001 fb7a 	bl	8008a08 <ai_version_get>
 8007314:	4284      	cmp	r4, r0
 8007316:	d001      	beq.n	800731c <ai_platform_network_create+0x178>
 8007318:	2401      	movs	r4, #1
 800731a:	e7ce      	b.n	80072ba <ai_platform_network_create+0x116>
 800731c:	4b0b      	ldr	r3, [pc, #44]	; (800734c <ai_platform_network_create+0x1a8>)
 800731e:	9301      	str	r3, [sp, #4]
 8007320:	a801      	add	r0, sp, #4
 8007322:	f000 fc23 	bl	8007b6c <ai_check_custom_types>
 8007326:	b110      	cbz	r0, 800732e <ai_platform_network_create+0x18a>
 8007328:	2600      	movs	r6, #0
 800732a:	4634      	mov	r4, r6
 800732c:	e7c8      	b.n	80072c0 <ai_platform_network_create+0x11c>
 800732e:	2402      	movs	r4, #2
 8007330:	e7c3      	b.n	80072ba <ai_platform_network_create+0x116>
 8007332:	bf00      	nop
 8007334:	e0042000 	.word	0xe0042000
 8007338:	58024000 	.word	0x58024000
 800733c:	40023000 	.word	0x40023000
 8007340:	f407a5c2 	.word	0xf407a5c2
 8007344:	b5e8b5cd 	.word	0xb5e8b5cd
 8007348:	a1c00100 	.word	0xa1c00100
 800734c:	84048403 	.word	0x84048403

08007350 <ai_platform_network_init>:
 8007350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007354:	b1f8      	cbz	r0, 8007396 <ai_platform_network_init+0x46>
 8007356:	4b6e      	ldr	r3, [pc, #440]	; (8007510 <ai_platform_network_init+0x1c0>)
 8007358:	6802      	ldr	r2, [r0, #0]
 800735a:	429a      	cmp	r2, r3
 800735c:	4604      	mov	r4, r0
 800735e:	d11a      	bne.n	8007396 <ai_platform_network_init+0x46>
 8007360:	460e      	mov	r6, r1
 8007362:	f7ff fc37 	bl	8006bd4 <_ai_platform_acquire_crc>
 8007366:	4b6b      	ldr	r3, [pc, #428]	; (8007514 <ai_platform_network_init+0x1c4>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800736e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007372:	d03d      	beq.n	80073f0 <ai_platform_network_init+0xa0>
 8007374:	4a68      	ldr	r2, [pc, #416]	; (8007518 <ai_platform_network_init+0x1c8>)
 8007376:	2301      	movs	r3, #1
 8007378:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800737c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007380:	2b00      	cmp	r3, #0
 8007382:	d1fb      	bne.n	800737c <ai_platform_network_init+0x2c>
 8007384:	4b65      	ldr	r3, [pc, #404]	; (800751c <ai_platform_network_init+0x1cc>)
 8007386:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800738a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800738e:	4b64      	ldr	r3, [pc, #400]	; (8007520 <ai_platform_network_init+0x1d0>)
 8007390:	429a      	cmp	r2, r3
 8007392:	d039      	beq.n	8007408 <ai_platform_network_init+0xb8>
 8007394:	e7fe      	b.n	8007394 <ai_platform_network_init+0x44>
 8007396:	f7ff fc1d 	bl	8006bd4 <_ai_platform_acquire_crc>
 800739a:	4b5e      	ldr	r3, [pc, #376]	; (8007514 <ai_platform_network_init+0x1c4>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80073a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073a6:	d010      	beq.n	80073ca <ai_platform_network_init+0x7a>
 80073a8:	4a5b      	ldr	r2, [pc, #364]	; (8007518 <ai_platform_network_init+0x1c8>)
 80073aa:	2301      	movs	r3, #1
 80073ac:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80073b0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d1fb      	bne.n	80073b0 <ai_platform_network_init+0x60>
 80073b8:	4b58      	ldr	r3, [pc, #352]	; (800751c <ai_platform_network_init+0x1cc>)
 80073ba:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80073be:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80073c2:	4b57      	ldr	r3, [pc, #348]	; (8007520 <ai_platform_network_init+0x1d0>)
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d00d      	beq.n	80073e4 <ai_platform_network_init+0x94>
 80073c8:	e7fe      	b.n	80073c8 <ai_platform_network_init+0x78>
 80073ca:	4a56      	ldr	r2, [pc, #344]	; (8007524 <ai_platform_network_init+0x1d4>)
 80073cc:	2301      	movs	r3, #1
 80073ce:	6093      	str	r3, [r2, #8]
 80073d0:	6893      	ldr	r3, [r2, #8]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1fc      	bne.n	80073d0 <ai_platform_network_init+0x80>
 80073d6:	4b51      	ldr	r3, [pc, #324]	; (800751c <ai_platform_network_init+0x1cc>)
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	6812      	ldr	r2, [r2, #0]
 80073dc:	4b50      	ldr	r3, [pc, #320]	; (8007520 <ai_platform_network_init+0x1d0>)
 80073de:	429a      	cmp	r2, r3
 80073e0:	d000      	beq.n	80073e4 <ai_platform_network_init+0x94>
 80073e2:	e7fe      	b.n	80073e2 <ai_platform_network_init+0x92>
 80073e4:	f7ff fbf8 	bl	8006bd8 <_ai_platform_release_crc>
 80073e8:	2600      	movs	r6, #0
 80073ea:	4630      	mov	r0, r6
 80073ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073f0:	4a4c      	ldr	r2, [pc, #304]	; (8007524 <ai_platform_network_init+0x1d4>)
 80073f2:	2301      	movs	r3, #1
 80073f4:	6093      	str	r3, [r2, #8]
 80073f6:	6893      	ldr	r3, [r2, #8]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1fc      	bne.n	80073f6 <ai_platform_network_init+0xa6>
 80073fc:	4b47      	ldr	r3, [pc, #284]	; (800751c <ai_platform_network_init+0x1cc>)
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	6812      	ldr	r2, [r2, #0]
 8007402:	4b47      	ldr	r3, [pc, #284]	; (8007520 <ai_platform_network_init+0x1d0>)
 8007404:	429a      	cmp	r2, r3
 8007406:	d11c      	bne.n	8007442 <ai_platform_network_init+0xf2>
 8007408:	f7ff fbe6 	bl	8006bd8 <_ai_platform_release_crc>
 800740c:	2e00      	cmp	r6, #0
 800740e:	d06f      	beq.n	80074f0 <ai_platform_network_init+0x1a0>
 8007410:	4b45      	ldr	r3, [pc, #276]	; (8007528 <ai_platform_network_init+0x1d8>)
 8007412:	6832      	ldr	r2, [r6, #0]
 8007414:	429a      	cmp	r2, r3
 8007416:	d115      	bne.n	8007444 <ai_platform_network_init+0xf4>
 8007418:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800741c:	6933      	ldr	r3, [r6, #16]
 800741e:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8007422:	89f7      	ldrh	r7, [r6, #14]
 8007424:	62a3      	str	r3, [r4, #40]	; 0x28
 8007426:	e9c4 2107 	strd	r2, r1, [r4, #28]
 800742a:	2303      	movs	r3, #3
 800742c:	84e7      	strh	r7, [r4, #38]	; 0x26
 800742e:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 8007432:	60e3      	str	r3, [r4, #12]
 8007434:	4620      	mov	r0, r4
 8007436:	4626      	mov	r6, r4
 8007438:	f000 fbc2 	bl	8007bc0 <ai_layers_init_all>
 800743c:	4630      	mov	r0, r6
 800743e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007442:	e7fe      	b.n	8007442 <ai_platform_network_init+0xf2>
 8007444:	2101      	movs	r1, #1
 8007446:	4630      	mov	r0, r6
 8007448:	4635      	mov	r5, r6
 800744a:	6876      	ldr	r6, [r6, #4]
 800744c:	f7ff fb74 	bl	8006b38 <ai_buffer_get_size>
 8007450:	f105 081c 	add.w	r8, r5, #28
 8007454:	4681      	mov	r9, r0
 8007456:	2101      	movs	r1, #1
 8007458:	4640      	mov	r0, r8
 800745a:	6a2f      	ldr	r7, [r5, #32]
 800745c:	f7ff fb6c 	bl	8006b38 <ai_buffer_get_size>
 8007460:	f1b9 0f00 	cmp.w	r9, #0
 8007464:	d025      	beq.n	80074b2 <ai_platform_network_init+0x162>
 8007466:	2201      	movs	r2, #1
 8007468:	4696      	mov	lr, r2
 800746a:	bb30      	cbnz	r0, 80074ba <ai_platform_network_init+0x16a>
 800746c:	4680      	mov	r8, r0
 800746e:	4607      	mov	r7, r0
 8007470:	b376      	cbz	r6, 80074d0 <ai_platform_network_init+0x180>
 8007472:	8be3      	ldrh	r3, [r4, #30]
 8007474:	4573      	cmp	r3, lr
 8007476:	d323      	bcc.n	80074c0 <ai_platform_network_init+0x170>
 8007478:	b142      	cbz	r2, 800748c <ai_platform_network_init+0x13c>
 800747a:	46ac      	mov	ip, r5
 800747c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8007480:	6a25      	ldr	r5, [r4, #32]
 8007482:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007484:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8007488:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800748c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800748e:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8007492:	2600      	movs	r6, #0
 8007494:	42bb      	cmp	r3, r7
 8007496:	83a6      	strh	r6, [r4, #28]
 8007498:	d323      	bcc.n	80074e2 <ai_platform_network_init+0x192>
 800749a:	b37f      	cbz	r7, 80074fc <ai_platform_network_init+0x1ac>
 800749c:	46c4      	mov	ip, r8
 800749e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80074a2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80074a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80074a6:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80074aa:	46b6      	mov	lr, r6
 80074ac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80074b0:	e7bb      	b.n	800742a <ai_platform_network_init+0xda>
 80074b2:	464a      	mov	r2, r9
 80074b4:	46ce      	mov	lr, r9
 80074b6:	464d      	mov	r5, r9
 80074b8:	e7d7      	b.n	800746a <ai_platform_network_init+0x11a>
 80074ba:	b30f      	cbz	r7, 8007500 <ai_platform_network_init+0x1b0>
 80074bc:	2701      	movs	r7, #1
 80074be:	e7d7      	b.n	8007470 <ai_platform_network_init+0x120>
 80074c0:	2212      	movs	r2, #18
 80074c2:	2116      	movs	r1, #22
 80074c4:	f104 0010 	add.w	r0, r4, #16
 80074c8:	f000 fb44 	bl	8007b54 <core_set_error>
 80074cc:	2600      	movs	r6, #0
 80074ce:	e78c      	b.n	80073ea <ai_platform_network_init+0x9a>
 80074d0:	f1b9 0f00 	cmp.w	r9, #0
 80074d4:	d0cd      	beq.n	8007472 <ai_platform_network_init+0x122>
 80074d6:	2110      	movs	r1, #16
 80074d8:	2212      	movs	r2, #18
 80074da:	1860      	adds	r0, r4, r1
 80074dc:	f000 fb3a 	bl	8007b54 <core_set_error>
 80074e0:	e783      	b.n	80073ea <ai_platform_network_init+0x9a>
 80074e2:	2213      	movs	r2, #19
 80074e4:	2116      	movs	r1, #22
 80074e6:	f104 0010 	add.w	r0, r4, #16
 80074ea:	f000 fb33 	bl	8007b54 <core_set_error>
 80074ee:	e77c      	b.n	80073ea <ai_platform_network_init+0x9a>
 80074f0:	2110      	movs	r1, #16
 80074f2:	2211      	movs	r2, #17
 80074f4:	1860      	adds	r0, r4, r1
 80074f6:	f000 fb2d 	bl	8007b54 <core_set_error>
 80074fa:	e776      	b.n	80073ea <ai_platform_network_init+0x9a>
 80074fc:	46be      	mov	lr, r7
 80074fe:	e794      	b.n	800742a <ai_platform_network_init+0xda>
 8007500:	2110      	movs	r1, #16
 8007502:	2213      	movs	r2, #19
 8007504:	1860      	adds	r0, r4, r1
 8007506:	f000 fb25 	bl	8007b54 <core_set_error>
 800750a:	463e      	mov	r6, r7
 800750c:	e76d      	b.n	80073ea <ai_platform_network_init+0x9a>
 800750e:	bf00      	nop
 8007510:	a1c00100 	.word	0xa1c00100
 8007514:	e0042000 	.word	0xe0042000
 8007518:	58024000 	.word	0x58024000
 800751c:	f407a5c2 	.word	0xf407a5c2
 8007520:	b5e8b5cd 	.word	0xb5e8b5cd
 8007524:	40023000 	.word	0x40023000
 8007528:	a1facade 	.word	0xa1facade

0800752c <ai_platform_network_post_init>:
 800752c:	b538      	push	{r3, r4, r5, lr}
 800752e:	b1f0      	cbz	r0, 800756e <ai_platform_network_post_init+0x42>
 8007530:	4b3c      	ldr	r3, [pc, #240]	; (8007624 <ai_platform_network_post_init+0xf8>)
 8007532:	6802      	ldr	r2, [r0, #0]
 8007534:	429a      	cmp	r2, r3
 8007536:	4604      	mov	r4, r0
 8007538:	d119      	bne.n	800756e <ai_platform_network_post_init+0x42>
 800753a:	f7ff fb4b 	bl	8006bd4 <_ai_platform_acquire_crc>
 800753e:	4b3a      	ldr	r3, [pc, #232]	; (8007628 <ai_platform_network_post_init+0xfc>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800754a:	d03b      	beq.n	80075c4 <ai_platform_network_post_init+0x98>
 800754c:	4a37      	ldr	r2, [pc, #220]	; (800762c <ai_platform_network_post_init+0x100>)
 800754e:	2301      	movs	r3, #1
 8007550:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007554:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007558:	2b00      	cmp	r3, #0
 800755a:	d1fb      	bne.n	8007554 <ai_platform_network_post_init+0x28>
 800755c:	4b34      	ldr	r3, [pc, #208]	; (8007630 <ai_platform_network_post_init+0x104>)
 800755e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007562:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007566:	4b33      	ldr	r3, [pc, #204]	; (8007634 <ai_platform_network_post_init+0x108>)
 8007568:	429a      	cmp	r2, r3
 800756a:	d037      	beq.n	80075dc <ai_platform_network_post_init+0xb0>
 800756c:	e7fe      	b.n	800756c <ai_platform_network_post_init+0x40>
 800756e:	f7ff fb31 	bl	8006bd4 <_ai_platform_acquire_crc>
 8007572:	4b2d      	ldr	r3, [pc, #180]	; (8007628 <ai_platform_network_post_init+0xfc>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800757a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800757e:	d010      	beq.n	80075a2 <ai_platform_network_post_init+0x76>
 8007580:	4a2a      	ldr	r2, [pc, #168]	; (800762c <ai_platform_network_post_init+0x100>)
 8007582:	2301      	movs	r3, #1
 8007584:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007588:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1fb      	bne.n	8007588 <ai_platform_network_post_init+0x5c>
 8007590:	4b27      	ldr	r3, [pc, #156]	; (8007630 <ai_platform_network_post_init+0x104>)
 8007592:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007596:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800759a:	4b26      	ldr	r3, [pc, #152]	; (8007634 <ai_platform_network_post_init+0x108>)
 800759c:	429a      	cmp	r2, r3
 800759e:	d00d      	beq.n	80075bc <ai_platform_network_post_init+0x90>
 80075a0:	e7fe      	b.n	80075a0 <ai_platform_network_post_init+0x74>
 80075a2:	4a25      	ldr	r2, [pc, #148]	; (8007638 <ai_platform_network_post_init+0x10c>)
 80075a4:	2301      	movs	r3, #1
 80075a6:	6093      	str	r3, [r2, #8]
 80075a8:	6893      	ldr	r3, [r2, #8]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1fc      	bne.n	80075a8 <ai_platform_network_post_init+0x7c>
 80075ae:	4b20      	ldr	r3, [pc, #128]	; (8007630 <ai_platform_network_post_init+0x104>)
 80075b0:	6013      	str	r3, [r2, #0]
 80075b2:	6812      	ldr	r2, [r2, #0]
 80075b4:	4b1f      	ldr	r3, [pc, #124]	; (8007634 <ai_platform_network_post_init+0x108>)
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d000      	beq.n	80075bc <ai_platform_network_post_init+0x90>
 80075ba:	e7fe      	b.n	80075ba <ai_platform_network_post_init+0x8e>
 80075bc:	f7ff fb0c 	bl	8006bd8 <_ai_platform_release_crc>
 80075c0:	2000      	movs	r0, #0
 80075c2:	bd38      	pop	{r3, r4, r5, pc}
 80075c4:	4a1c      	ldr	r2, [pc, #112]	; (8007638 <ai_platform_network_post_init+0x10c>)
 80075c6:	2301      	movs	r3, #1
 80075c8:	6093      	str	r3, [r2, #8]
 80075ca:	6893      	ldr	r3, [r2, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1fc      	bne.n	80075ca <ai_platform_network_post_init+0x9e>
 80075d0:	4b17      	ldr	r3, [pc, #92]	; (8007630 <ai_platform_network_post_init+0x104>)
 80075d2:	6013      	str	r3, [r2, #0]
 80075d4:	6812      	ldr	r2, [r2, #0]
 80075d6:	4b17      	ldr	r3, [pc, #92]	; (8007634 <ai_platform_network_post_init+0x108>)
 80075d8:	429a      	cmp	r2, r3
 80075da:	d11a      	bne.n	8007612 <ai_platform_network_post_init+0xe6>
 80075dc:	f7ff fafc 	bl	8006bd8 <_ai_platform_release_crc>
 80075e0:	68e3      	ldr	r3, [r4, #12]
 80075e2:	f013 0502 	ands.w	r5, r3, #2
 80075e6:	d015      	beq.n	8007614 <ai_platform_network_post_init+0xe8>
 80075e8:	4620      	mov	r0, r4
 80075ea:	f000 faf7 	bl	8007bdc <ai_layers_post_init_all>
 80075ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80075f0:	b16b      	cbz	r3, 800760e <ai_platform_network_post_init+0xe2>
 80075f2:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80075f4:	e007      	b.n	8007606 <ai_platform_network_post_init+0xda>
 80075f6:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 80075fa:	4798      	blx	r3
 80075fc:	692b      	ldr	r3, [r5, #16]
 80075fe:	42ab      	cmp	r3, r5
 8007600:	d005      	beq.n	800760e <ai_platform_network_post_init+0xe2>
 8007602:	b123      	cbz	r3, 800760e <ai_platform_network_post_init+0xe2>
 8007604:	461d      	mov	r5, r3
 8007606:	4629      	mov	r1, r5
 8007608:	2000      	movs	r0, #0
 800760a:	2d00      	cmp	r5, #0
 800760c:	d1f3      	bne.n	80075f6 <ai_platform_network_post_init+0xca>
 800760e:	2001      	movs	r0, #1
 8007610:	bd38      	pop	{r3, r4, r5, pc}
 8007612:	e7fe      	b.n	8007612 <ai_platform_network_post_init+0xe6>
 8007614:	2210      	movs	r2, #16
 8007616:	2111      	movs	r1, #17
 8007618:	18a0      	adds	r0, r4, r2
 800761a:	f000 fa9b 	bl	8007b54 <core_set_error>
 800761e:	4628      	mov	r0, r5
 8007620:	bd38      	pop	{r3, r4, r5, pc}
 8007622:	bf00      	nop
 8007624:	a1c00100 	.word	0xa1c00100
 8007628:	e0042000 	.word	0xe0042000
 800762c:	58024000 	.word	0x58024000
 8007630:	f407a5c2 	.word	0xf407a5c2
 8007634:	b5e8b5cd 	.word	0xb5e8b5cd
 8007638:	40023000 	.word	0x40023000

0800763c <ai_platform_network_process>:
 800763c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007640:	460e      	mov	r6, r1
 8007642:	b085      	sub	sp, #20
 8007644:	4693      	mov	fp, r2
 8007646:	4605      	mov	r5, r0
 8007648:	b120      	cbz	r0, 8007654 <ai_platform_network_process+0x18>
 800764a:	4bb8      	ldr	r3, [pc, #736]	; (800792c <ai_platform_network_process+0x2f0>)
 800764c:	6802      	ldr	r2, [r0, #0]
 800764e:	429a      	cmp	r2, r3
 8007650:	bf18      	it	ne
 8007652:	2500      	movne	r5, #0
 8007654:	f7ff fabe 	bl	8006bd4 <_ai_platform_acquire_crc>
 8007658:	4bb5      	ldr	r3, [pc, #724]	; (8007930 <ai_platform_network_process+0x2f4>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007664:	d010      	beq.n	8007688 <ai_platform_network_process+0x4c>
 8007666:	4ab3      	ldr	r2, [pc, #716]	; (8007934 <ai_platform_network_process+0x2f8>)
 8007668:	2301      	movs	r3, #1
 800766a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800766e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1fb      	bne.n	800766e <ai_platform_network_process+0x32>
 8007676:	4bb0      	ldr	r3, [pc, #704]	; (8007938 <ai_platform_network_process+0x2fc>)
 8007678:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800767c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007680:	4bae      	ldr	r3, [pc, #696]	; (800793c <ai_platform_network_process+0x300>)
 8007682:	429a      	cmp	r2, r3
 8007684:	d00d      	beq.n	80076a2 <ai_platform_network_process+0x66>
 8007686:	e7fe      	b.n	8007686 <ai_platform_network_process+0x4a>
 8007688:	4aad      	ldr	r2, [pc, #692]	; (8007940 <ai_platform_network_process+0x304>)
 800768a:	2301      	movs	r3, #1
 800768c:	6093      	str	r3, [r2, #8]
 800768e:	6893      	ldr	r3, [r2, #8]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1fc      	bne.n	800768e <ai_platform_network_process+0x52>
 8007694:	4ba8      	ldr	r3, [pc, #672]	; (8007938 <ai_platform_network_process+0x2fc>)
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	6812      	ldr	r2, [r2, #0]
 800769a:	4ba8      	ldr	r3, [pc, #672]	; (800793c <ai_platform_network_process+0x300>)
 800769c:	429a      	cmp	r2, r3
 800769e:	f040 812c 	bne.w	80078fa <ai_platform_network_process+0x2be>
 80076a2:	f7ff fa99 	bl	8006bd8 <_ai_platform_release_crc>
 80076a6:	2d00      	cmp	r5, #0
 80076a8:	f000 8154 	beq.w	8007954 <ai_platform_network_process+0x318>
 80076ac:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 8124 	beq.w	80078fc <ai_platform_network_process+0x2c0>
 80076b4:	68eb      	ldr	r3, [r5, #12]
 80076b6:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 80076ba:	f003 0303 	and.w	r3, r3, #3
 80076be:	2700      	movs	r7, #0
 80076c0:	2b03      	cmp	r3, #3
 80076c2:	616f      	str	r7, [r5, #20]
 80076c4:	f040 813e 	bne.w	8007944 <ai_platform_network_process+0x308>
 80076c8:	2e00      	cmp	r6, #0
 80076ca:	f000 811d 	beq.w	8007908 <ai_platform_network_process+0x2cc>
 80076ce:	f1ba 0f00 	cmp.w	sl, #0
 80076d2:	f000 8119 	beq.w	8007908 <ai_platform_network_process+0x2cc>
 80076d6:	f8ba 3000 	ldrh.w	r3, [sl]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	f000 8114 	beq.w	8007908 <ai_platform_network_process+0x2cc>
 80076e0:	69b3      	ldr	r3, [r6, #24]
 80076e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	e9cd 3501 	strd	r3, r5, [sp, #4]
 80076ec:	f8da 3004 	ldr.w	r3, [sl, #4]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d072      	beq.n	80077da <ai_platform_network_process+0x19e>
 80076f4:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 80076f8:	2c00      	cmp	r4, #0
 80076fa:	d06e      	beq.n	80077da <ai_platform_network_process+0x19e>
 80076fc:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007700:	f8d3 9000 	ldr.w	r9, [r3]
 8007704:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8007708:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800770c:	f000 81de 	beq.w	8007acc <ai_platform_network_process+0x490>
 8007710:	69a3      	ldr	r3, [r4, #24]
 8007712:	2101      	movs	r1, #1
 8007714:	4630      	mov	r0, r6
 8007716:	685d      	ldr	r5, [r3, #4]
 8007718:	f7ff fa0e 	bl	8006b38 <ai_buffer_get_size>
 800771c:	4285      	cmp	r5, r0
 800771e:	f0c0 811b 	bcc.w	8007958 <ai_platform_network_process+0x31c>
 8007722:	68e0      	ldr	r0, [r4, #12]
 8007724:	69b1      	ldr	r1, [r6, #24]
 8007726:	68c2      	ldr	r2, [r0, #12]
 8007728:	68cb      	ldr	r3, [r1, #12]
 800772a:	429a      	cmp	r2, r3
 800772c:	f040 8114 	bne.w	8007958 <ai_platform_network_process+0x31c>
 8007730:	6882      	ldr	r2, [r0, #8]
 8007732:	688b      	ldr	r3, [r1, #8]
 8007734:	429a      	cmp	r2, r3
 8007736:	f040 810f 	bne.w	8007958 <ai_platform_network_process+0x31c>
 800773a:	6842      	ldr	r2, [r0, #4]
 800773c:	684b      	ldr	r3, [r1, #4]
 800773e:	429a      	cmp	r2, r3
 8007740:	f040 810a 	bne.w	8007958 <ai_platform_network_process+0x31c>
 8007744:	69a3      	ldr	r3, [r4, #24]
 8007746:	e9d3 0100 	ldrd	r0, r1, [r3]
 800774a:	f001 f94b 	bl	80089e4 <ai_array_get_data_byte_size>
 800774e:	4605      	mov	r5, r0
 8007750:	4620      	mov	r0, r4
 8007752:	f001 f95f 	bl	8008a14 <get_tensor_byte_size>
 8007756:	4285      	cmp	r5, r0
 8007758:	f0c0 80fe 	bcc.w	8007958 <ai_platform_network_process+0x31c>
 800775c:	69a3      	ldr	r3, [r4, #24]
 800775e:	6818      	ldr	r0, [r3, #0]
 8007760:	f001 f8ac 	bl	80088bc <ai_array_to_buffer_fmt>
 8007764:	6833      	ldr	r3, [r6, #0]
 8007766:	4058      	eors	r0, r3
 8007768:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800776c:	f040 81b9 	bne.w	8007ae2 <ai_platform_network_process+0x4a6>
 8007770:	6873      	ldr	r3, [r6, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 81ac 	beq.w	8007ad0 <ai_platform_network_process+0x494>
 8007778:	69b3      	ldr	r3, [r6, #24]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	f000 819c 	beq.w	8007aba <ai_platform_network_process+0x47e>
 8007782:	9a01      	ldr	r2, [sp, #4]
 8007784:	429a      	cmp	r2, r3
 8007786:	bf38      	it	cc
 8007788:	461a      	movcc	r2, r3
 800778a:	4620      	mov	r0, r4
 800778c:	9201      	str	r2, [sp, #4]
 800778e:	f001 f941 	bl	8008a14 <get_tensor_byte_size>
 8007792:	f8c8 0008 	str.w	r0, [r8, #8]
 8007796:	69b3      	ldr	r3, [r6, #24]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	fb00 f303 	mul.w	r3, r0, r3
 800779e:	f8c8 300c 	str.w	r3, [r8, #12]
 80077a2:	6871      	ldr	r1, [r6, #4]
 80077a4:	f8c8 1004 	str.w	r1, [r8, #4]
 80077a8:	440b      	add	r3, r1
 80077aa:	f849 300b 	str.w	r3, [r9, fp]
 80077ae:	69a0      	ldr	r0, [r4, #24]
 80077b0:	6803      	ldr	r3, [r0, #0]
 80077b2:	009a      	lsls	r2, r3, #2
 80077b4:	f107 0701 	add.w	r7, r7, #1
 80077b8:	f106 061c 	add.w	r6, r6, #28
 80077bc:	f100 80af 	bmi.w	800791e <ai_platform_network_process+0x2e2>
 80077c0:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80077c4:	1a9b      	subs	r3, r3, r2
 80077c6:	4419      	add	r1, r3
 80077c8:	6081      	str	r1, [r0, #8]
 80077ca:	69a3      	ldr	r3, [r4, #24]
 80077cc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80077d0:	60da      	str	r2, [r3, #12]
 80077d2:	f8ba 3000 	ldrh.w	r3, [sl]
 80077d6:	42bb      	cmp	r3, r7
 80077d8:	d888      	bhi.n	80076ec <ai_platform_network_process+0xb0>
 80077da:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 80077de:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 80077e0:	f1bb 0f00 	cmp.w	fp, #0
 80077e4:	f000 8186 	beq.w	8007af4 <ai_platform_network_process+0x4b8>
 80077e8:	2a01      	cmp	r2, #1
 80077ea:	f240 815e 	bls.w	8007aaa <ai_platform_network_process+0x46e>
 80077ee:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 80077f2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f000 8157 	beq.w	8007aaa <ai_platform_network_process+0x46e>
 80077fc:	465e      	mov	r6, fp
 80077fe:	2700      	movs	r7, #0
 8007800:	462c      	mov	r4, r5
 8007802:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007806:	2b00      	cmp	r3, #0
 8007808:	f000 80b4 	beq.w	8007974 <ai_platform_network_process+0x338>
 800780c:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8007810:	2d00      	cmp	r5, #0
 8007812:	f000 80af 	beq.w	8007974 <ai_platform_network_process+0x338>
 8007816:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800781a:	f8d3 8000 	ldr.w	r8, [r3]
 800781e:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8007822:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007826:	f000 8171 	beq.w	8007b0c <ai_platform_network_process+0x4d0>
 800782a:	69ab      	ldr	r3, [r5, #24]
 800782c:	2101      	movs	r1, #1
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	9302      	str	r3, [sp, #8]
 8007832:	4630      	mov	r0, r6
 8007834:	f7ff f980 	bl	8006b38 <ai_buffer_get_size>
 8007838:	9b02      	ldr	r3, [sp, #8]
 800783a:	4283      	cmp	r3, r0
 800783c:	f0c0 8134 	bcc.w	8007aa8 <ai_platform_network_process+0x46c>
 8007840:	68e8      	ldr	r0, [r5, #12]
 8007842:	69b1      	ldr	r1, [r6, #24]
 8007844:	68c2      	ldr	r2, [r0, #12]
 8007846:	68cb      	ldr	r3, [r1, #12]
 8007848:	429a      	cmp	r2, r3
 800784a:	f040 812d 	bne.w	8007aa8 <ai_platform_network_process+0x46c>
 800784e:	6882      	ldr	r2, [r0, #8]
 8007850:	688b      	ldr	r3, [r1, #8]
 8007852:	429a      	cmp	r2, r3
 8007854:	f040 8128 	bne.w	8007aa8 <ai_platform_network_process+0x46c>
 8007858:	6842      	ldr	r2, [r0, #4]
 800785a:	684b      	ldr	r3, [r1, #4]
 800785c:	429a      	cmp	r2, r3
 800785e:	f040 8123 	bne.w	8007aa8 <ai_platform_network_process+0x46c>
 8007862:	69ab      	ldr	r3, [r5, #24]
 8007864:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007868:	f001 f8bc 	bl	80089e4 <ai_array_get_data_byte_size>
 800786c:	9002      	str	r0, [sp, #8]
 800786e:	4628      	mov	r0, r5
 8007870:	f001 f8d0 	bl	8008a14 <get_tensor_byte_size>
 8007874:	9b02      	ldr	r3, [sp, #8]
 8007876:	4283      	cmp	r3, r0
 8007878:	f0c0 8116 	bcc.w	8007aa8 <ai_platform_network_process+0x46c>
 800787c:	69ab      	ldr	r3, [r5, #24]
 800787e:	6818      	ldr	r0, [r3, #0]
 8007880:	f001 f81c 	bl	80088bc <ai_array_to_buffer_fmt>
 8007884:	6833      	ldr	r3, [r6, #0]
 8007886:	4058      	eors	r0, r3
 8007888:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800788c:	f040 8136 	bne.w	8007afc <ai_platform_network_process+0x4c0>
 8007890:	6873      	ldr	r3, [r6, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	f000 814d 	beq.w	8007b32 <ai_platform_network_process+0x4f6>
 8007898:	69b3      	ldr	r3, [r6, #24]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 813f 	beq.w	8007b20 <ai_platform_network_process+0x4e4>
 80078a2:	9a01      	ldr	r2, [sp, #4]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	bf38      	it	cc
 80078a8:	461a      	movcc	r2, r3
 80078aa:	4628      	mov	r0, r5
 80078ac:	9201      	str	r2, [sp, #4]
 80078ae:	f001 f8b1 	bl	8008a14 <get_tensor_byte_size>
 80078b2:	f8ca 0008 	str.w	r0, [sl, #8]
 80078b6:	69b3      	ldr	r3, [r6, #24]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	fb00 f303 	mul.w	r3, r0, r3
 80078be:	f8ca 300c 	str.w	r3, [sl, #12]
 80078c2:	6871      	ldr	r1, [r6, #4]
 80078c4:	f8ca 1004 	str.w	r1, [sl, #4]
 80078c8:	440b      	add	r3, r1
 80078ca:	f848 300b 	str.w	r3, [r8, fp]
 80078ce:	69a8      	ldr	r0, [r5, #24]
 80078d0:	6803      	ldr	r3, [r0, #0]
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	f107 0701 	add.w	r7, r7, #1
 80078d8:	f106 061c 	add.w	r6, r6, #28
 80078dc:	d445      	bmi.n	800796a <ai_platform_network_process+0x32e>
 80078de:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80078e2:	1a9b      	subs	r3, r3, r2
 80078e4:	4419      	add	r1, r3
 80078e6:	6081      	str	r1, [r0, #8]
 80078e8:	69ab      	ldr	r3, [r5, #24]
 80078ea:	f8da 2004 	ldr.w	r2, [sl, #4]
 80078ee:	60da      	str	r2, [r3, #12]
 80078f0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80078f4:	429f      	cmp	r7, r3
 80078f6:	d384      	bcc.n	8007802 <ai_platform_network_process+0x1c6>
 80078f8:	e03c      	b.n	8007974 <ai_platform_network_process+0x338>
 80078fa:	e7fe      	b.n	80078fa <ai_platform_network_process+0x2be>
 80078fc:	68ea      	ldr	r2, [r5, #12]
 80078fe:	616b      	str	r3, [r5, #20]
 8007900:	f002 0203 	and.w	r2, r2, #3
 8007904:	2a03      	cmp	r2, #3
 8007906:	d11d      	bne.n	8007944 <ai_platform_network_process+0x308>
 8007908:	2217      	movs	r2, #23
 800790a:	2112      	movs	r1, #18
 800790c:	f105 0010 	add.w	r0, r5, #16
 8007910:	f000 f920 	bl	8007b54 <core_set_error>
 8007914:	2400      	movs	r4, #0
 8007916:	4620      	mov	r0, r4
 8007918:	b005      	add	sp, #20
 800791a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791e:	f8ba 3000 	ldrh.w	r3, [sl]
 8007922:	429f      	cmp	r7, r3
 8007924:	f4ff aee2 	bcc.w	80076ec <ai_platform_network_process+0xb0>
 8007928:	e757      	b.n	80077da <ai_platform_network_process+0x19e>
 800792a:	bf00      	nop
 800792c:	a1c00100 	.word	0xa1c00100
 8007930:	e0042000 	.word	0xe0042000
 8007934:	58024000 	.word	0x58024000
 8007938:	f407a5c2 	.word	0xf407a5c2
 800793c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007940:	40023000 	.word	0x40023000
 8007944:	2230      	movs	r2, #48	; 0x30
 8007946:	2111      	movs	r1, #17
 8007948:	f105 0010 	add.w	r0, r5, #16
 800794c:	f000 f902 	bl	8007b54 <core_set_error>
 8007950:	2400      	movs	r4, #0
 8007952:	e7e0      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007954:	462c      	mov	r4, r5
 8007956:	e7de      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007958:	9d02      	ldr	r5, [sp, #8]
 800795a:	2218      	movs	r2, #24
 800795c:	2112      	movs	r1, #18
 800795e:	f105 0010 	add.w	r0, r5, #16
 8007962:	f000 f8f7 	bl	8007b54 <core_set_error>
 8007966:	2400      	movs	r4, #0
 8007968:	e7d5      	b.n	8007916 <ai_platform_network_process+0x2da>
 800796a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800796e:	429f      	cmp	r7, r3
 8007970:	f4ff af47 	bcc.w	8007802 <ai_platform_network_process+0x1c6>
 8007974:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8007978:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800797a:	82a3      	strh	r3, [r4, #20]
 800797c:	4625      	mov	r5, r4
 800797e:	2a00      	cmp	r2, #0
 8007980:	f040 808c 	bne.w	8007a9c <ai_platform_network_process+0x460>
 8007984:	4616      	mov	r6, r2
 8007986:	4617      	mov	r7, r2
 8007988:	8aec      	ldrh	r4, [r5, #22]
 800798a:	429c      	cmp	r4, r3
 800798c:	bf38      	it	cc
 800798e:	46ab      	movcc	fp, r5
 8007990:	d2c1      	bcs.n	8007916 <ai_platform_network_process+0x2da>
 8007992:	2e00      	cmp	r6, #0
 8007994:	d030      	beq.n	80079f8 <ai_platform_network_process+0x3bc>
 8007996:	f04f 0800 	mov.w	r8, #0
 800799a:	e014      	b.n	80079c6 <ai_platform_network_process+0x38a>
 800799c:	6882      	ldr	r2, [r0, #8]
 800799e:	68c5      	ldr	r5, [r0, #12]
 80079a0:	6863      	ldr	r3, [r4, #4]
 80079a2:	1b52      	subs	r2, r2, r5
 80079a4:	4413      	add	r3, r2
 80079a6:	6083      	str	r3, [r0, #8]
 80079a8:	698b      	ldr	r3, [r1, #24]
 80079aa:	6862      	ldr	r2, [r4, #4]
 80079ac:	60da      	str	r2, [r3, #12]
 80079ae:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80079b2:	f859 200a 	ldr.w	r2, [r9, sl]
 80079b6:	440b      	add	r3, r1
 80079b8:	4293      	cmp	r3, r2
 80079ba:	bf24      	itt	cs
 80079bc:	68e3      	ldrcs	r3, [r4, #12]
 80079be:	1ad3      	subcs	r3, r2, r3
 80079c0:	6063      	str	r3, [r4, #4]
 80079c2:	f108 0801 	add.w	r8, r8, #1
 80079c6:	8833      	ldrh	r3, [r6, #0]
 80079c8:	4543      	cmp	r3, r8
 80079ca:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80079ce:	d913      	bls.n	80079f8 <ai_platform_network_process+0x3bc>
 80079d0:	6873      	ldr	r3, [r6, #4]
 80079d2:	b18b      	cbz	r3, 80079f8 <ai_platform_network_process+0x3bc>
 80079d4:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80079d8:	b171      	cbz	r1, 80079f8 <ai_platform_network_process+0x3bc>
 80079da:	6988      	ldr	r0, [r1, #24]
 80079dc:	68b2      	ldr	r2, [r6, #8]
 80079de:	6803      	ldr	r3, [r0, #0]
 80079e0:	f8d2 9000 	ldr.w	r9, [r2]
 80079e4:	009d      	lsls	r5, r3, #2
 80079e6:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80079ea:	d5d7      	bpl.n	800799c <ai_platform_network_process+0x360>
 80079ec:	6881      	ldr	r1, [r0, #8]
 80079ee:	68a2      	ldr	r2, [r4, #8]
 80079f0:	6860      	ldr	r0, [r4, #4]
 80079f2:	f000 fedd 	bl	80087b0 <st_int8_copy>
 80079f6:	e7da      	b.n	80079ae <ai_platform_network_process+0x372>
 80079f8:	4658      	mov	r0, fp
 80079fa:	f000 f903 	bl	8007c04 <ai_layers_forward_all>
 80079fe:	2f00      	cmp	r7, #0
 8007a00:	d03d      	beq.n	8007a7e <ai_platform_network_process+0x442>
 8007a02:	2400      	movs	r4, #0
 8007a04:	e016      	b.n	8007a34 <ai_platform_network_process+0x3f8>
 8007a06:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8007a0a:	f859 100a 	ldr.w	r1, [r9, sl]
 8007a0e:	4413      	add	r3, r2
 8007a10:	428b      	cmp	r3, r1
 8007a12:	bf24      	itt	cs
 8007a14:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8007a18:	1acb      	subcs	r3, r1, r3
 8007a1a:	f8c8 3004 	str.w	r3, [r8, #4]
 8007a1e:	6981      	ldr	r1, [r0, #24]
 8007a20:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8007a24:	1b52      	subs	r2, r2, r5
 8007a26:	4413      	add	r3, r2
 8007a28:	608b      	str	r3, [r1, #8]
 8007a2a:	6983      	ldr	r3, [r0, #24]
 8007a2c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007a30:	60da      	str	r2, [r3, #12]
 8007a32:	3401      	adds	r4, #1
 8007a34:	883b      	ldrh	r3, [r7, #0]
 8007a36:	42a3      	cmp	r3, r4
 8007a38:	d921      	bls.n	8007a7e <ai_platform_network_process+0x442>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	b1fb      	cbz	r3, 8007a7e <ai_platform_network_process+0x442>
 8007a3e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007a42:	b1e0      	cbz	r0, 8007a7e <ai_platform_network_process+0x442>
 8007a44:	68ba      	ldr	r2, [r7, #8]
 8007a46:	6983      	ldr	r3, [r0, #24]
 8007a48:	f8d2 9000 	ldr.w	r9, [r2]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	0092      	lsls	r2, r2, #2
 8007a50:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8007a54:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8007a58:	d5d5      	bpl.n	8007a06 <ai_platform_network_process+0x3ca>
 8007a5a:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8007a5e:	6898      	ldr	r0, [r3, #8]
 8007a60:	f000 fea6 	bl	80087b0 <st_int8_copy>
 8007a64:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8007a68:	f859 200a 	ldr.w	r2, [r9, sl]
 8007a6c:	440b      	add	r3, r1
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	bf24      	itt	cs
 8007a72:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8007a76:	1ad3      	subcs	r3, r2, r3
 8007a78:	f8c8 3004 	str.w	r3, [r8, #4]
 8007a7c:	e7d9      	b.n	8007a32 <ai_platform_network_process+0x3f6>
 8007a7e:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8007a82:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8007a86:	3401      	adds	r4, #1
 8007a88:	b2a4      	uxth	r4, r4
 8007a8a:	42a3      	cmp	r3, r4
 8007a8c:	f8ab 4016 	strh.w	r4, [fp, #22]
 8007a90:	f63f af7f 	bhi.w	8007992 <ai_platform_network_process+0x356>
 8007a94:	4620      	mov	r0, r4
 8007a96:	b005      	add	sp, #20
 8007a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9c:	2a01      	cmp	r2, #1
 8007a9e:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8007aa0:	d03c      	beq.n	8007b1c <ai_platform_network_process+0x4e0>
 8007aa2:	f106 070c 	add.w	r7, r6, #12
 8007aa6:	e76f      	b.n	8007988 <ai_platform_network_process+0x34c>
 8007aa8:	4625      	mov	r5, r4
 8007aaa:	2218      	movs	r2, #24
 8007aac:	2113      	movs	r1, #19
 8007aae:	f105 0010 	add.w	r0, r5, #16
 8007ab2:	f000 f84f 	bl	8007b54 <core_set_error>
 8007ab6:	2400      	movs	r4, #0
 8007ab8:	e72d      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007aba:	9d02      	ldr	r5, [sp, #8]
 8007abc:	4604      	mov	r4, r0
 8007abe:	2221      	movs	r2, #33	; 0x21
 8007ac0:	2112      	movs	r1, #18
 8007ac2:	f105 0010 	add.w	r0, r5, #16
 8007ac6:	f000 f845 	bl	8007b54 <core_set_error>
 8007aca:	e724      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007acc:	9d02      	ldr	r5, [sp, #8]
 8007ace:	e71b      	b.n	8007908 <ai_platform_network_process+0x2cc>
 8007ad0:	9d02      	ldr	r5, [sp, #8]
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	2217      	movs	r2, #23
 8007ad6:	2112      	movs	r1, #18
 8007ad8:	f105 0010 	add.w	r0, r5, #16
 8007adc:	f000 f83a 	bl	8007b54 <core_set_error>
 8007ae0:	e719      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007ae2:	9d02      	ldr	r5, [sp, #8]
 8007ae4:	2219      	movs	r2, #25
 8007ae6:	2112      	movs	r1, #18
 8007ae8:	f105 0010 	add.w	r0, r5, #16
 8007aec:	f000 f832 	bl	8007b54 <core_set_error>
 8007af0:	2400      	movs	r4, #0
 8007af2:	e710      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007af4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8007af8:	82ab      	strh	r3, [r5, #20]
 8007afa:	e740      	b.n	800797e <ai_platform_network_process+0x342>
 8007afc:	f104 0010 	add.w	r0, r4, #16
 8007b00:	2219      	movs	r2, #25
 8007b02:	2113      	movs	r1, #19
 8007b04:	f000 f826 	bl	8007b54 <core_set_error>
 8007b08:	2400      	movs	r4, #0
 8007b0a:	e704      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007b0c:	f104 0010 	add.w	r0, r4, #16
 8007b10:	2217      	movs	r2, #23
 8007b12:	2113      	movs	r1, #19
 8007b14:	f000 f81e 	bl	8007b54 <core_set_error>
 8007b18:	4654      	mov	r4, sl
 8007b1a:	e6fc      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007b1c:	2700      	movs	r7, #0
 8007b1e:	e733      	b.n	8007988 <ai_platform_network_process+0x34c>
 8007b20:	4625      	mov	r5, r4
 8007b22:	2221      	movs	r2, #33	; 0x21
 8007b24:	4604      	mov	r4, r0
 8007b26:	2113      	movs	r1, #19
 8007b28:	f105 0010 	add.w	r0, r5, #16
 8007b2c:	f000 f812 	bl	8007b54 <core_set_error>
 8007b30:	e6f1      	b.n	8007916 <ai_platform_network_process+0x2da>
 8007b32:	4625      	mov	r5, r4
 8007b34:	2217      	movs	r2, #23
 8007b36:	4604      	mov	r4, r0
 8007b38:	2113      	movs	r1, #19
 8007b3a:	f105 0010 	add.w	r0, r5, #16
 8007b3e:	f000 f809 	bl	8007b54 <core_set_error>
 8007b42:	e6e8      	b.n	8007916 <ai_platform_network_process+0x2da>

08007b44 <core_init>:
 8007b44:	2001      	movs	r0, #1
 8007b46:	4770      	bx	lr

08007b48 <core_get_error>:
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	6800      	ldr	r0, [r0, #0]
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop

08007b54 <core_set_error>:
 8007b54:	4603      	mov	r3, r0
 8007b56:	7800      	ldrb	r0, [r0, #0]
 8007b58:	b108      	cbz	r0, 8007b5e <core_set_error+0xa>
 8007b5a:	2000      	movs	r0, #0
 8007b5c:	4770      	bx	lr
 8007b5e:	7019      	strb	r1, [r3, #0]
 8007b60:	6819      	ldr	r1, [r3, #0]
 8007b62:	f362 211f 	bfi	r1, r2, #8, #24
 8007b66:	2001      	movs	r0, #1
 8007b68:	6019      	str	r1, [r3, #0]
 8007b6a:	4770      	bx	lr

08007b6c <ai_check_custom_types>:
 8007b6c:	b082      	sub	sp, #8
 8007b6e:	4b13      	ldr	r3, [pc, #76]	; (8007bbc <ai_check_custom_types+0x50>)
 8007b70:	9301      	str	r3, [sp, #4]
 8007b72:	b118      	cbz	r0, 8007b7c <ai_check_custom_types+0x10>
 8007b74:	7803      	ldrb	r3, [r0, #0]
 8007b76:	2b03      	cmp	r3, #3
 8007b78:	d002      	beq.n	8007b80 <ai_check_custom_types+0x14>
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	b002      	add	sp, #8
 8007b7e:	4770      	bx	lr
 8007b80:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d004      	beq.n	8007b92 <ai_check_custom_types+0x26>
 8007b88:	2001      	movs	r0, #1
 8007b8a:	f080 0001 	eor.w	r0, r0, #1
 8007b8e:	b002      	add	sp, #8
 8007b90:	4770      	bx	lr
 8007b92:	7842      	ldrb	r2, [r0, #1]
 8007b94:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	f100 0001 	add.w	r0, r0, #1
 8007b9e:	d1f3      	bne.n	8007b88 <ai_check_custom_types+0x1c>
 8007ba0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8007ba4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d1ed      	bne.n	8007b88 <ai_check_custom_types+0x1c>
 8007bac:	7842      	ldrb	r2, [r0, #1]
 8007bae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d1e8      	bne.n	8007b88 <ai_check_custom_types+0x1c>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	e7e7      	b.n	8007b8a <ai_check_custom_types+0x1e>
 8007bba:	bf00      	nop
 8007bbc:	84048403 	.word	0x84048403

08007bc0 <ai_layers_init_all>:
 8007bc0:	4601      	mov	r1, r0
 8007bc2:	2000      	movs	r0, #0
 8007bc4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8007bc6:	b143      	cbz	r3, 8007bda <ai_layers_init_all+0x1a>
 8007bc8:	691a      	ldr	r2, [r3, #16]
 8007bca:	60d9      	str	r1, [r3, #12]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	f100 0001 	add.w	r0, r0, #1
 8007bd2:	d002      	beq.n	8007bda <ai_layers_init_all+0x1a>
 8007bd4:	b10a      	cbz	r2, 8007bda <ai_layers_init_all+0x1a>
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	e7f5      	b.n	8007bc6 <ai_layers_init_all+0x6>
 8007bda:	4770      	bx	lr

08007bdc <ai_layers_post_init_all>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007be0:	2500      	movs	r5, #0
 8007be2:	b16c      	cbz	r4, 8007c00 <ai_layers_post_init_all+0x24>
 8007be4:	6863      	ldr	r3, [r4, #4]
 8007be6:	07db      	lsls	r3, r3, #31
 8007be8:	d504      	bpl.n	8007bf4 <ai_layers_post_init_all+0x18>
 8007bea:	6a23      	ldr	r3, [r4, #32]
 8007bec:	4620      	mov	r0, r4
 8007bee:	b10b      	cbz	r3, 8007bf4 <ai_layers_post_init_all+0x18>
 8007bf0:	4798      	blx	r3
 8007bf2:	3501      	adds	r5, #1
 8007bf4:	6923      	ldr	r3, [r4, #16]
 8007bf6:	42a3      	cmp	r3, r4
 8007bf8:	d002      	beq.n	8007c00 <ai_layers_post_init_all+0x24>
 8007bfa:	b10b      	cbz	r3, 8007c00 <ai_layers_post_init_all+0x24>
 8007bfc:	461c      	mov	r4, r3
 8007bfe:	e7f0      	b.n	8007be2 <ai_layers_post_init_all+0x6>
 8007c00:	4628      	mov	r0, r5
 8007c02:	bd38      	pop	{r3, r4, r5, pc}

08007c04 <ai_layers_forward_all>:
 8007c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c08:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8007c0c:	4604      	mov	r4, r0
 8007c0e:	f1b8 0f00 	cmp.w	r8, #0
 8007c12:	d02b      	beq.n	8007c6c <ai_layers_forward_all+0x68>
 8007c14:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007c16:	6381      	str	r1, [r0, #56]	; 0x38
 8007c18:	b321      	cbz	r1, 8007c64 <ai_layers_forward_all+0x60>
 8007c1a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8007c1c:	2001      	movs	r0, #1
 8007c1e:	47c0      	blx	r8
 8007c20:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007c22:	b1fe      	cbz	r6, 8007c64 <ai_layers_forward_all+0x60>
 8007c24:	2700      	movs	r7, #0
 8007c26:	4631      	mov	r1, r6
 8007c28:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007c2a:	2002      	movs	r0, #2
 8007c2c:	47c0      	blx	r8
 8007c2e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007c30:	4628      	mov	r0, r5
 8007c32:	696b      	ldr	r3, [r5, #20]
 8007c34:	4798      	blx	r3
 8007c36:	692e      	ldr	r6, [r5, #16]
 8007c38:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007c3a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007c3c:	42b5      	cmp	r5, r6
 8007c3e:	f04f 0003 	mov.w	r0, #3
 8007c42:	d007      	beq.n	8007c54 <ai_layers_forward_all+0x50>
 8007c44:	47c0      	blx	r8
 8007c46:	3701      	adds	r7, #1
 8007c48:	63a6      	str	r6, [r4, #56]	; 0x38
 8007c4a:	2e00      	cmp	r6, #0
 8007c4c:	d1eb      	bne.n	8007c26 <ai_layers_forward_all+0x22>
 8007c4e:	4638      	mov	r0, r7
 8007c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c54:	2003      	movs	r0, #3
 8007c56:	47c0      	blx	r8
 8007c58:	2300      	movs	r3, #0
 8007c5a:	3701      	adds	r7, #1
 8007c5c:	63a3      	str	r3, [r4, #56]	; 0x38
 8007c5e:	4638      	mov	r0, r7
 8007c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c64:	2700      	movs	r7, #0
 8007c66:	4638      	mov	r0, r7
 8007c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c6c:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8007c6e:	6385      	str	r5, [r0, #56]	; 0x38
 8007c70:	2d00      	cmp	r5, #0
 8007c72:	d0f7      	beq.n	8007c64 <ai_layers_forward_all+0x60>
 8007c74:	4647      	mov	r7, r8
 8007c76:	696b      	ldr	r3, [r5, #20]
 8007c78:	4628      	mov	r0, r5
 8007c7a:	4798      	blx	r3
 8007c7c:	462b      	mov	r3, r5
 8007c7e:	692d      	ldr	r5, [r5, #16]
 8007c80:	429d      	cmp	r5, r3
 8007c82:	d004      	beq.n	8007c8e <ai_layers_forward_all+0x8a>
 8007c84:	63a5      	str	r5, [r4, #56]	; 0x38
 8007c86:	3701      	adds	r7, #1
 8007c88:	2d00      	cmp	r5, #0
 8007c8a:	d1f4      	bne.n	8007c76 <ai_layers_forward_all+0x72>
 8007c8c:	e7df      	b.n	8007c4e <ai_layers_forward_all+0x4a>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	63a3      	str	r3, [r4, #56]	; 0x38
 8007c92:	3701      	adds	r7, #1
 8007c94:	e7db      	b.n	8007c4e <ai_layers_forward_all+0x4a>
 8007c96:	bf00      	nop

08007c98 <forward_dense>:
 8007c98:	6983      	ldr	r3, [r0, #24]
 8007c9a:	881a      	ldrh	r2, [r3, #0]
 8007c9c:	2a00      	cmp	r2, #0
 8007c9e:	f000 8181 	beq.w	8007fa4 <forward_dense+0x30c>
 8007ca2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca6:	ed2d 8b02 	vpush	{d8}
 8007caa:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8007cae:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8007cb2:	b095      	sub	sp, #84	; 0x54
 8007cb4:	b105      	cbz	r5, 8007cb8 <forward_dense+0x20>
 8007cb6:	682d      	ldr	r5, [r5, #0]
 8007cb8:	2a01      	cmp	r2, #1
 8007cba:	f000 828f 	beq.w	80081dc <forward_dense+0x544>
 8007cbe:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8007cc2:	b106      	cbz	r6, 8007cc6 <forward_dense+0x2e>
 8007cc4:	6836      	ldr	r6, [r6, #0]
 8007cc6:	2a02      	cmp	r2, #2
 8007cc8:	f000 816e 	beq.w	8007fa8 <forward_dense+0x310>
 8007ccc:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8007cd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f000 8274 	beq.w	80081c0 <forward_dense+0x528>
 8007cd8:	4619      	mov	r1, r3
 8007cda:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 8007cde:	6809      	ldr	r1, [r1, #0]
 8007ce0:	910d      	str	r1, [sp, #52]	; 0x34
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	f240 826e 	bls.w	80081c4 <forward_dense+0x52c>
 8007ce8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cee:	460b      	mov	r3, r1
 8007cf0:	68e8      	ldr	r0, [r5, #12]
 8007cf2:	68f7      	ldr	r7, [r6, #12]
 8007cf4:	6840      	ldr	r0, [r0, #4]
 8007cf6:	6999      	ldr	r1, [r3, #24]
 8007cf8:	9013      	str	r0, [sp, #76]	; 0x4c
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	680b      	ldr	r3, [r1, #0]
 8007cfe:	9012      	str	r0, [sp, #72]	; 0x48
 8007d00:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 8007d04:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8007d08:	fb00 f404 	mul.w	r4, r0, r4
 8007d0c:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8007d10:	fa4e f000 	asr.w	r0, lr, r0
 8007d14:	2a03      	cmp	r2, #3
 8007d16:	9010      	str	r0, [sp, #64]	; 0x40
 8007d18:	f000 825d 	beq.w	80081d6 <forward_dense+0x53e>
 8007d1c:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 8007d20:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8007d24:	2a00      	cmp	r2, #0
 8007d26:	f000 8246 	beq.w	80081b6 <forward_dense+0x51e>
 8007d2a:	6812      	ldr	r2, [r2, #0]
 8007d2c:	2a00      	cmp	r2, #0
 8007d2e:	f000 8242 	beq.w	80081b6 <forward_dense+0x51e>
 8007d32:	2b04      	cmp	r3, #4
 8007d34:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8007d38:	f000 822c 	beq.w	8008194 <forward_dense+0x4fc>
 8007d3c:	2b08      	cmp	r3, #8
 8007d3e:	f000 8229 	beq.w	8008194 <forward_dense+0x4fc>
 8007d42:	f04f 0b00 	mov.w	fp, #0
 8007d46:	69b2      	ldr	r2, [r6, #24]
 8007d48:	69ab      	ldr	r3, [r5, #24]
 8007d4a:	6891      	ldr	r1, [r2, #8]
 8007d4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	6952      	ldr	r2, [r2, #20]
 8007d52:	9106      	str	r1, [sp, #24]
 8007d54:	fb07 f404 	mul.w	r4, r7, r4
 8007d58:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8007d5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d5e:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8007d62:	4281      	cmp	r1, r0
 8007d64:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8007d68:	900e      	str	r0, [sp, #56]	; 0x38
 8007d6a:	940c      	str	r4, [sp, #48]	; 0x30
 8007d6c:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 8007d70:	f080 8113 	bcs.w	8007f9a <forward_dense+0x302>
 8007d74:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007d76:	ed9f 8a93 	vldr	s16, [pc, #588]	; 8007fc4 <forward_dense+0x32c>
 8007d7a:	f021 0201 	bic.w	r2, r1, #1
 8007d7e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007d82:	9204      	str	r2, [sp, #16]
 8007d84:	f001 0201 	and.w	r2, r1, #1
 8007d88:	08c8      	lsrs	r0, r1, #3
 8007d8a:	9208      	str	r2, [sp, #32]
 8007d8c:	008a      	lsls	r2, r1, #2
 8007d8e:	f001 0a07 	and.w	sl, r1, #7
 8007d92:	920f      	str	r2, [sp, #60]	; 0x3c
 8007d94:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 8007d98:	3320      	adds	r3, #32
 8007d9a:	465c      	mov	r4, fp
 8007d9c:	9007      	str	r0, [sp, #28]
 8007d9e:	46cb      	mov	fp, r9
 8007da0:	9205      	str	r2, [sp, #20]
 8007da2:	9302      	str	r3, [sp, #8]
 8007da4:	46c1      	mov	r9, r8
 8007da6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8007daa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	689a      	ldr	r2, [r3, #8]
 8007db0:	9b02      	ldr	r3, [sp, #8]
 8007db2:	3b20      	subs	r3, #32
 8007db4:	930a      	str	r3, [sp, #40]	; 0x28
 8007db6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007db8:	b10b      	cbz	r3, 8007dbe <forward_dense+0x126>
 8007dba:	699b      	ldr	r3, [r3, #24]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	2c00      	cmp	r4, #0
 8007dc0:	f000 81da 	beq.w	8008178 <forward_dense+0x4e0>
 8007dc4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007dc6:	2904      	cmp	r1, #4
 8007dc8:	9906      	ldr	r1, [sp, #24]
 8007dca:	f000 80fd 	beq.w	8007fc8 <forward_dense+0x330>
 8007dce:	4549      	cmp	r1, r9
 8007dd0:	f080 80d2 	bcs.w	8007f78 <forward_dense+0x2e0>
 8007dd4:	460f      	mov	r7, r1
 8007dd6:	9907      	ldr	r1, [sp, #28]
 8007dd8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007ddc:	f8dd a014 	ldr.w	sl, [sp, #20]
 8007de0:	1c4e      	adds	r6, r1, #1
 8007de2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007de6:	4694      	mov	ip, r2
 8007de8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007dea:	468e      	mov	lr, r1
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 80de 	beq.w	8007fae <forward_dense+0x316>
 8007df2:	ecf3 2a01 	vldmia	r3!, {s5}
 8007df6:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8007fc4 <forward_dense+0x32c>
 8007dfa:	f1be 0f00 	cmp.w	lr, #0
 8007dfe:	f000 80de 	beq.w	8007fbe <forward_dense+0x326>
 8007e02:	f10c 0108 	add.w	r1, ip, #8
 8007e06:	4640      	mov	r0, r8
 8007e08:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8007e0c:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 8007e10:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 8007e14:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 8007e18:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
 8007e1c:	ed10 5a04 	vldr	s10, [r0, #-16]
 8007e20:	ed50 5a03 	vldr	s11, [r0, #-12]
 8007e24:	ed10 6a02 	vldr	s12, [r0, #-8]
 8007e28:	ed50 6a01 	vldr	s13, [r0, #-4]
 8007e2c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e30:	edd5 7a00 	vldr	s15, [r5]
 8007e34:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 8007e38:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e3c:	ee67 7a83 	vmul.f32	s15, s15, s6
 8007e40:	ed95 3a00 	vldr	s6, [r5]
 8007e44:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 8007e48:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007e4c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e50:	3108      	adds	r1, #8
 8007e52:	edd5 3a00 	vldr	s7, [r5]
 8007e56:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8007e5a:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007e5e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e62:	3020      	adds	r0, #32
 8007e64:	ed95 4a00 	vldr	s8, [r5]
 8007e68:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8007e6c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007e70:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e74:	edd5 4a00 	vldr	s9, [r5]
 8007e78:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8007e7c:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007e80:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e84:	ed95 5a00 	vldr	s10, [r5]
 8007e88:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8007e8c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007e90:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e94:	edd5 5a00 	vldr	s11, [r5]
 8007e98:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8007e9c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007ea0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007ea4:	428e      	cmp	r6, r1
 8007ea6:	ed95 6a00 	vldr	s12, [r5]
 8007eaa:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007eae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007eb2:	d1a9      	bne.n	8007e08 <forward_dense+0x170>
 8007eb4:	f1a6 0108 	sub.w	r1, r6, #8
 8007eb8:	4650      	mov	r0, sl
 8007eba:	2a00      	cmp	r2, #0
 8007ebc:	d04a      	beq.n	8007f54 <forward_dense+0x2bc>
 8007ebe:	780d      	ldrb	r5, [r1, #0]
 8007ec0:	edd0 6a00 	vldr	s13, [r0]
 8007ec4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007ec8:	edd5 7a00 	vldr	s15, [r5]
 8007ecc:	2a01      	cmp	r2, #1
 8007ece:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007ed2:	d03f      	beq.n	8007f54 <forward_dense+0x2bc>
 8007ed4:	784d      	ldrb	r5, [r1, #1]
 8007ed6:	edd0 6a01 	vldr	s13, [r0, #4]
 8007eda:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007ede:	edd5 7a00 	vldr	s15, [r5]
 8007ee2:	2a02      	cmp	r2, #2
 8007ee4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007ee8:	d034      	beq.n	8007f54 <forward_dense+0x2bc>
 8007eea:	788d      	ldrb	r5, [r1, #2]
 8007eec:	edd0 6a02 	vldr	s13, [r0, #8]
 8007ef0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007ef4:	edd5 7a00 	vldr	s15, [r5]
 8007ef8:	2a03      	cmp	r2, #3
 8007efa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007efe:	d029      	beq.n	8007f54 <forward_dense+0x2bc>
 8007f00:	78cd      	ldrb	r5, [r1, #3]
 8007f02:	edd0 6a03 	vldr	s13, [r0, #12]
 8007f06:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007f0a:	edd5 7a00 	vldr	s15, [r5]
 8007f0e:	2a04      	cmp	r2, #4
 8007f10:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f14:	d01e      	beq.n	8007f54 <forward_dense+0x2bc>
 8007f16:	790d      	ldrb	r5, [r1, #4]
 8007f18:	edd0 6a04 	vldr	s13, [r0, #16]
 8007f1c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007f20:	edd5 7a00 	vldr	s15, [r5]
 8007f24:	2a05      	cmp	r2, #5
 8007f26:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f2a:	d013      	beq.n	8007f54 <forward_dense+0x2bc>
 8007f2c:	794d      	ldrb	r5, [r1, #5]
 8007f2e:	edd0 6a05 	vldr	s13, [r0, #20]
 8007f32:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007f36:	edd5 7a00 	vldr	s15, [r5]
 8007f3a:	2a06      	cmp	r2, #6
 8007f3c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f40:	d008      	beq.n	8007f54 <forward_dense+0x2bc>
 8007f42:	7989      	ldrb	r1, [r1, #6]
 8007f44:	edd0 7a06 	vldr	s15, [r0, #24]
 8007f48:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f4c:	edd1 6a00 	vldr	s13, [r1]
 8007f50:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f54:	44dc      	add	ip, fp
 8007f56:	445e      	add	r6, fp
 8007f58:	ee32 7a87 	vadd.f32	s14, s5, s14
 8007f5c:	eca7 7a01 	vstmia	r7!, {s14}
 8007f60:	454f      	cmp	r7, r9
 8007f62:	f4ff af43 	bcc.w	8007dec <forward_dense+0x154>
 8007f66:	9a06      	ldr	r2, [sp, #24]
 8007f68:	eba9 0302 	sub.w	r3, r9, r2
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	f023 0303 	bic.w	r3, r3, #3
 8007f72:	3304      	adds	r3, #4
 8007f74:	18d3      	adds	r3, r2, r3
 8007f76:	9306      	str	r3, [sp, #24]
 8007f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f7a:	9a05      	ldr	r2, [sp, #20]
 8007f7c:	4499      	add	r9, r3
 8007f7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f80:	441a      	add	r2, r3
 8007f82:	9205      	str	r2, [sp, #20]
 8007f84:	9a02      	ldr	r2, [sp, #8]
 8007f86:	441a      	add	r2, r3
 8007f88:	9202      	str	r2, [sp, #8]
 8007f8a:	9a04      	ldr	r2, [sp, #16]
 8007f8c:	441a      	add	r2, r3
 8007f8e:	9204      	str	r2, [sp, #16]
 8007f90:	9b06      	ldr	r3, [sp, #24]
 8007f92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f94:	4293      	cmp	r3, r2
 8007f96:	f4ff af08 	bcc.w	8007daa <forward_dense+0x112>
 8007f9a:	b015      	add	sp, #84	; 0x54
 8007f9c:	ecbd 8b02 	vpop	{d8}
 8007fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa4:	6853      	ldr	r3, [r2, #4]
 8007fa6:	deff      	udf	#255	; 0xff
 8007fa8:	2300      	movs	r3, #0
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	deff      	udf	#255	; 0xff
 8007fae:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007fc4 <forward_dense+0x32c>
 8007fb2:	eef0 2a48 	vmov.f32	s5, s16
 8007fb6:	f1be 0f00 	cmp.w	lr, #0
 8007fba:	f47f af22 	bne.w	8007e02 <forward_dense+0x16a>
 8007fbe:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007fc0:	4661      	mov	r1, ip
 8007fc2:	e77a      	b.n	8007eba <forward_dense+0x222>
 8007fc4:	00000000 	.word	0x00000000
 8007fc8:	4549      	cmp	r1, r9
 8007fca:	d2d5      	bcs.n	8007f78 <forward_dense+0x2e0>
 8007fcc:	9807      	ldr	r0, [sp, #28]
 8007fce:	9103      	str	r1, [sp, #12]
 8007fd0:	9904      	ldr	r1, [sp, #16]
 8007fd2:	f100 0c01 	add.w	ip, r0, #1
 8007fd6:	3901      	subs	r1, #1
 8007fd8:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8007fdc:	9109      	str	r1, [sp, #36]	; 0x24
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 80b2 	beq.w	8008148 <forward_dense+0x4b0>
 8007fe4:	9907      	ldr	r1, [sp, #28]
 8007fe6:	ecf3 2a01 	vldmia	r3!, {s5}
 8007fea:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 8007fc4 <forward_dense+0x32c>
 8007fee:	2900      	cmp	r1, #0
 8007ff0:	f000 80b2 	beq.w	8008158 <forward_dense+0x4c0>
 8007ff4:	9902      	ldr	r1, [sp, #8]
 8007ff6:	1d10      	adds	r0, r2, #4
 8007ff8:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 8007ffc:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 8008000:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 8008004:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 8008008:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 800800c:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
 8008010:	ed11 5a04 	vldr	s10, [r1, #-16]
 8008014:	ed51 5a03 	vldr	s11, [r1, #-12]
 8008018:	ed11 6a02 	vldr	s12, [r1, #-8]
 800801c:	ed51 6a01 	vldr	s13, [r1, #-4]
 8008020:	f006 070f 	and.w	r7, r6, #15
 8008024:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8008028:	edd7 7a00 	vldr	s15, [r7]
 800802c:	0936      	lsrs	r6, r6, #4
 800802e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008032:	ed96 3a00 	vldr	s6, [r6]
 8008036:	ee67 7a82 	vmul.f32	s15, s15, s4
 800803a:	092e      	lsrs	r6, r5, #4
 800803c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008040:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008044:	f005 050f 	and.w	r5, r5, #15
 8008048:	edd6 3a00 	vldr	s7, [r6]
 800804c:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 8008050:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008054:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008058:	0937      	lsrs	r7, r6, #4
 800805a:	ed95 4a00 	vldr	s8, [r5]
 800805e:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 8008062:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008066:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800806a:	f006 060f 	and.w	r6, r6, #15
 800806e:	edd7 4a00 	vldr	s9, [r7]
 8008072:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008076:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800807a:	3004      	adds	r0, #4
 800807c:	ed96 5a00 	vldr	s10, [r6]
 8008080:	092e      	lsrs	r6, r5, #4
 8008082:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008086:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800808a:	f005 050f 	and.w	r5, r5, #15
 800808e:	edd6 5a00 	vldr	s11, [r6]
 8008092:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008096:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800809a:	4584      	cmp	ip, r0
 800809c:	ed95 6a00 	vldr	s12, [r5]
 80080a0:	eee6 7a26 	vfma.f32	s15, s12, s13
 80080a4:	f101 0120 	add.w	r1, r1, #32
 80080a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80080ac:	d1a4      	bne.n	8007ff8 <forward_dense+0x360>
 80080ae:	f8dd e014 	ldr.w	lr, [sp, #20]
 80080b2:	f1ac 0804 	sub.w	r8, ip, #4
 80080b6:	9904      	ldr	r1, [sp, #16]
 80080b8:	458e      	cmp	lr, r1
 80080ba:	d22a      	bcs.n	8008112 <forward_dense+0x47a>
 80080bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080be:	eba1 070e 	sub.w	r7, r1, lr
 80080c2:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 80080c6:	f10e 0008 	add.w	r0, lr, #8
 80080ca:	f108 36ff 	add.w	r6, r8, #4294967295
 80080ce:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 80080d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80080d6:	ed50 5a01 	vldr	s11, [r0, #-4]
 80080da:	ed50 6a02 	vldr	s13, [r0, #-8]
 80080de:	f001 050f 	and.w	r5, r1, #15
 80080e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80080e6:	edd5 7a00 	vldr	s15, [r5]
 80080ea:	0909      	lsrs	r1, r1, #4
 80080ec:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80080f0:	ed91 6a00 	vldr	s12, [r1]
 80080f4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80080f8:	42b7      	cmp	r7, r6
 80080fa:	eee6 7a26 	vfma.f32	s15, s12, s13
 80080fe:	f100 0008 	add.w	r0, r0, #8
 8008102:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008106:	d1e4      	bne.n	80080d2 <forward_dense+0x43a>
 8008108:	f10a 0a01 	add.w	sl, sl, #1
 800810c:	44d0      	add	r8, sl
 800810e:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 8008112:	9908      	ldr	r1, [sp, #32]
 8008114:	b321      	cbz	r1, 8008160 <forward_dense+0x4c8>
 8008116:	f898 1000 	ldrb.w	r1, [r8]
 800811a:	edde 7a00 	vldr	s15, [lr]
 800811e:	0909      	lsrs	r1, r1, #4
 8008120:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8008124:	edd1 6a00 	vldr	s13, [r1]
 8008128:	9903      	ldr	r1, [sp, #12]
 800812a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800812e:	445a      	add	r2, fp
 8008130:	44dc      	add	ip, fp
 8008132:	ee72 2a87 	vadd.f32	s5, s5, s14
 8008136:	ece1 2a01 	vstmia	r1!, {s5}
 800813a:	4589      	cmp	r9, r1
 800813c:	9103      	str	r1, [sp, #12]
 800813e:	f67f af12 	bls.w	8007f66 <forward_dense+0x2ce>
 8008142:	2b00      	cmp	r3, #0
 8008144:	f47f af4e 	bne.w	8007fe4 <forward_dense+0x34c>
 8008148:	9907      	ldr	r1, [sp, #28]
 800814a:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 8007fc4 <forward_dense+0x32c>
 800814e:	eef0 2a48 	vmov.f32	s5, s16
 8008152:	2900      	cmp	r1, #0
 8008154:	f47f af4e 	bne.w	8007ff4 <forward_dense+0x35c>
 8008158:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800815c:	4690      	mov	r8, r2
 800815e:	e7aa      	b.n	80080b6 <forward_dense+0x41e>
 8008160:	9903      	ldr	r1, [sp, #12]
 8008162:	ee32 7a87 	vadd.f32	s14, s5, s14
 8008166:	445a      	add	r2, fp
 8008168:	eca1 7a01 	vstmia	r1!, {s14}
 800816c:	4549      	cmp	r1, r9
 800816e:	9103      	str	r1, [sp, #12]
 8008170:	44dc      	add	ip, fp
 8008172:	f4ff af34 	bcc.w	8007fde <forward_dense+0x346>
 8008176:	e6f6      	b.n	8007f66 <forward_dense+0x2ce>
 8008178:	9912      	ldr	r1, [sp, #72]	; 0x48
 800817a:	9d06      	ldr	r5, [sp, #24]
 800817c:	9101      	str	r1, [sp, #4]
 800817e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008180:	9100      	str	r1, [sp, #0]
 8008182:	4628      	mov	r0, r5
 8008184:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008186:	f000 f9ef 	bl	8008568 <forward_lite_dense_if32of32wf32>
 800818a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800818c:	462b      	mov	r3, r5
 800818e:	4413      	add	r3, r2
 8008190:	9306      	str	r3, [sp, #24]
 8008192:	e6f1      	b.n	8007f78 <forward_dense+0x2e0>
 8008194:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8008198:	f1b9 0f00 	cmp.w	r9, #0
 800819c:	d016      	beq.n	80081cc <forward_dense+0x534>
 800819e:	e9d9 0100 	ldrd	r0, r1, [r9]
 80081a2:	f000 fbf7 	bl	8008994 <ai_array_get_byte_size>
 80081a6:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 80081aa:	4602      	mov	r2, r0
 80081ac:	4659      	mov	r1, fp
 80081ae:	4640      	mov	r0, r8
 80081b0:	f000 fafe 	bl	80087b0 <st_int8_copy>
 80081b4:	e5c7      	b.n	8007d46 <forward_dense+0xae>
 80081b6:	2b04      	cmp	r3, #4
 80081b8:	d00a      	beq.n	80081d0 <forward_dense+0x538>
 80081ba:	f04f 0900 	mov.w	r9, #0
 80081be:	e5bd      	b.n	8007d3c <forward_dense+0xa4>
 80081c0:	930d      	str	r3, [sp, #52]	; 0x34
 80081c2:	e595      	b.n	8007cf0 <forward_dense+0x58>
 80081c4:	2300      	movs	r3, #0
 80081c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80081c8:	460b      	mov	r3, r1
 80081ca:	e591      	b.n	8007cf0 <forward_dense+0x58>
 80081cc:	46c3      	mov	fp, r8
 80081ce:	e5ba      	b.n	8007d46 <forward_dense+0xae>
 80081d0:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 80081d4:	e5b7      	b.n	8007d46 <forward_dense+0xae>
 80081d6:	2300      	movs	r3, #0
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	deff      	udf	#255	; 0xff
 80081dc:	2300      	movs	r3, #0
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	deff      	udf	#255	; 0xff
 80081e2:	bf00      	nop

080081e4 <forward_relu>:
 80081e4:	6982      	ldr	r2, [r0, #24]
 80081e6:	8813      	ldrh	r3, [r2, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d05b      	beq.n	80082a4 <forward_relu+0xc0>
 80081ec:	6851      	ldr	r1, [r2, #4]
 80081ee:	684a      	ldr	r2, [r1, #4]
 80081f0:	b102      	cbz	r2, 80081f4 <forward_relu+0x10>
 80081f2:	6812      	ldr	r2, [r2, #0]
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	f000 8123 	beq.w	8008440 <forward_relu+0x25c>
 80081fa:	b470      	push	{r4, r5, r6}
 80081fc:	6909      	ldr	r1, [r1, #16]
 80081fe:	b101      	cbz	r1, 8008202 <forward_relu+0x1e>
 8008200:	6809      	ldr	r1, [r1, #0]
 8008202:	69c6      	ldr	r6, [r0, #28]
 8008204:	2e00      	cmp	r6, #0
 8008206:	f000 8097 	beq.w	8008338 <forward_relu+0x154>
 800820a:	6873      	ldr	r3, [r6, #4]
 800820c:	6988      	ldr	r0, [r1, #24]
 800820e:	6991      	ldr	r1, [r2, #24]
 8008210:	2b01      	cmp	r3, #1
 8008212:	f000 80c1 	beq.w	8008398 <forward_relu+0x1b4>
 8008216:	6893      	ldr	r3, [r2, #8]
 8008218:	6880      	ldr	r0, [r0, #8]
 800821a:	688c      	ldr	r4, [r1, #8]
 800821c:	0a1b      	lsrs	r3, r3, #8
 800821e:	f000 80f2 	beq.w	8008406 <forward_relu+0x222>
 8008222:	68d5      	ldr	r5, [r2, #12]
 8008224:	2201      	movs	r2, #1
 8008226:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800822a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800822e:	42ab      	cmp	r3, r5
 8008230:	fb01 f202 	mul.w	r2, r1, r2
 8008234:	d1f9      	bne.n	800822a <forward_relu+0x46>
 8008236:	68b3      	ldr	r3, [r6, #8]
 8008238:	ed93 7a02 	vldr	s14, [r3, #8]
 800823c:	edd3 6a00 	vldr	s13, [r3]
 8008240:	ed93 6a01 	vldr	s12, [r3, #4]
 8008244:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008248:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800824c:	3a01      	subs	r2, #1
 800824e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008252:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008256:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800825a:	d425      	bmi.n	80082a8 <forward_relu+0xc4>
 800825c:	429c      	cmp	r4, r3
 800825e:	d81f      	bhi.n	80082a0 <forward_relu+0xbc>
 8008260:	1d1a      	adds	r2, r3, #4
 8008262:	1d01      	adds	r1, r0, #4
 8008264:	e00d      	b.n	8008282 <forward_relu+0x9e>
 8008266:	eef4 6ae7 	vcmpe.f32	s13, s15
 800826a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800826e:	db03      	blt.n	8008278 <forward_relu+0x94>
 8008270:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008274:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008278:	3b08      	subs	r3, #8
 800827a:	429c      	cmp	r4, r3
 800827c:	ed61 7a01 	vstmdb	r1!, {s15}
 8008280:	d80e      	bhi.n	80082a0 <forward_relu+0xbc>
 8008282:	4613      	mov	r3, r2
 8008284:	ed72 7a01 	vldmdb	r2!, {s15}
 8008288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800828c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008290:	d9e9      	bls.n	8008266 <forward_relu+0x82>
 8008292:	3b08      	subs	r3, #8
 8008294:	eef0 7a47 	vmov.f32	s15, s14
 8008298:	429c      	cmp	r4, r3
 800829a:	ed61 7a01 	vstmdb	r1!, {s15}
 800829e:	d9f0      	bls.n	8008282 <forward_relu+0x9e>
 80082a0:	bc70      	pop	{r4, r5, r6}
 80082a2:	4770      	bx	lr
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	deff      	udf	#255	; 0xff
 80082a8:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80082ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082b0:	d11f      	bne.n	80082f2 <forward_relu+0x10e>
 80082b2:	429c      	cmp	r4, r3
 80082b4:	d8f4      	bhi.n	80082a0 <forward_relu+0xbc>
 80082b6:	1b1c      	subs	r4, r3, r4
 80082b8:	f024 0403 	bic.w	r4, r4, #3
 80082bc:	1d1a      	adds	r2, r3, #4
 80082be:	2500      	movs	r5, #0
 80082c0:	1b1b      	subs	r3, r3, r4
 80082c2:	1d01      	adds	r1, r0, #4
 80082c4:	ed72 7a01 	vldmdb	r2!, {s15}
 80082c8:	eef4 7ae6 	vcmpe.f32	s15, s13
 80082cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082d0:	dc0a      	bgt.n	80082e8 <forward_relu+0x104>
 80082d2:	429a      	cmp	r2, r3
 80082d4:	f841 5d04 	str.w	r5, [r1, #-4]!
 80082d8:	d0e2      	beq.n	80082a0 <forward_relu+0xbc>
 80082da:	ed72 7a01 	vldmdb	r2!, {s15}
 80082de:	eef4 7ae6 	vcmpe.f32	s15, s13
 80082e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082e6:	ddf4      	ble.n	80082d2 <forward_relu+0xee>
 80082e8:	429a      	cmp	r2, r3
 80082ea:	ed61 7a01 	vstmdb	r1!, {s15}
 80082ee:	d1e9      	bne.n	80082c4 <forward_relu+0xe0>
 80082f0:	e7d6      	b.n	80082a0 <forward_relu+0xbc>
 80082f2:	429c      	cmp	r4, r3
 80082f4:	d8d4      	bhi.n	80082a0 <forward_relu+0xbc>
 80082f6:	1b1c      	subs	r4, r3, r4
 80082f8:	f024 0403 	bic.w	r4, r4, #3
 80082fc:	1d1a      	adds	r2, r3, #4
 80082fe:	1d01      	adds	r1, r0, #4
 8008300:	1b1b      	subs	r3, r3, r4
 8008302:	ed72 7a01 	vldmdb	r2!, {s15}
 8008306:	eef4 6ae7 	vcmpe.f32	s13, s15
 800830a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800830e:	db0e      	blt.n	800832e <forward_relu+0x14a>
 8008310:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008314:	4293      	cmp	r3, r2
 8008316:	ee67 7a86 	vmul.f32	s15, s15, s12
 800831a:	ed61 7a01 	vstmdb	r1!, {s15}
 800831e:	d0bf      	beq.n	80082a0 <forward_relu+0xbc>
 8008320:	ed72 7a01 	vldmdb	r2!, {s15}
 8008324:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800832c:	daf0      	bge.n	8008310 <forward_relu+0x12c>
 800832e:	4293      	cmp	r3, r2
 8008330:	ed61 7a01 	vstmdb	r1!, {s15}
 8008334:	d1e5      	bne.n	8008302 <forward_relu+0x11e>
 8008336:	e7b3      	b.n	80082a0 <forward_relu+0xbc>
 8008338:	6893      	ldr	r3, [r2, #8]
 800833a:	6989      	ldr	r1, [r1, #24]
 800833c:	6990      	ldr	r0, [r2, #24]
 800833e:	6889      	ldr	r1, [r1, #8]
 8008340:	6884      	ldr	r4, [r0, #8]
 8008342:	0a1b      	lsrs	r3, r3, #8
 8008344:	d075      	beq.n	8008432 <forward_relu+0x24e>
 8008346:	68d5      	ldr	r5, [r2, #12]
 8008348:	2201      	movs	r2, #1
 800834a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800834e:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8008352:	429d      	cmp	r5, r3
 8008354:	fb00 f202 	mul.w	r2, r0, r2
 8008358:	d1f9      	bne.n	800834e <forward_relu+0x16a>
 800835a:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 800835e:	3b01      	subs	r3, #1
 8008360:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008364:	4294      	cmp	r4, r2
 8008366:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800836a:	d899      	bhi.n	80082a0 <forward_relu+0xbc>
 800836c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008448 <forward_relu+0x264>
 8008370:	3204      	adds	r2, #4
 8008372:	3104      	adds	r1, #4
 8008374:	4613      	mov	r3, r2
 8008376:	ed72 7a01 	vldmdb	r2!, {s15}
 800837a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800837e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008382:	f1a3 0308 	sub.w	r3, r3, #8
 8008386:	bfb8      	it	lt
 8008388:	eef0 7a47 	vmovlt.f32	s15, s14
 800838c:	429c      	cmp	r4, r3
 800838e:	ed61 7a01 	vstmdb	r1!, {s15}
 8008392:	d9ef      	bls.n	8008374 <forward_relu+0x190>
 8008394:	bc70      	pop	{r4, r5, r6}
 8008396:	4770      	bx	lr
 8008398:	688c      	ldr	r4, [r1, #8]
 800839a:	6891      	ldr	r1, [r2, #8]
 800839c:	6880      	ldr	r0, [r0, #8]
 800839e:	0a09      	lsrs	r1, r1, #8
 80083a0:	d049      	beq.n	8008436 <forward_relu+0x252>
 80083a2:	68d5      	ldr	r5, [r2, #12]
 80083a4:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 80083a8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80083ac:	42aa      	cmp	r2, r5
 80083ae:	fb01 f303 	mul.w	r3, r1, r3
 80083b2:	d1f9      	bne.n	80083a8 <forward_relu+0x1c4>
 80083b4:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 80083b8:	3a01      	subs	r2, #1
 80083ba:	68b1      	ldr	r1, [r6, #8]
 80083bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083c0:	429c      	cmp	r4, r3
 80083c2:	ed91 7a00 	vldr	s14, [r1]
 80083c6:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80083ca:	f63f af69 	bhi.w	80082a0 <forward_relu+0xbc>
 80083ce:	2500      	movs	r5, #0
 80083d0:	3304      	adds	r3, #4
 80083d2:	1d02      	adds	r2, r0, #4
 80083d4:	ed53 7a01 	vldr	s15, [r3, #-4]
 80083d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80083dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083e0:	f1a3 0104 	sub.w	r1, r3, #4
 80083e4:	f1a3 0308 	sub.w	r3, r3, #8
 80083e8:	d406      	bmi.n	80083f8 <forward_relu+0x214>
 80083ea:	429c      	cmp	r4, r3
 80083ec:	f842 5d04 	str.w	r5, [r2, #-4]!
 80083f0:	f63f af56 	bhi.w	80082a0 <forward_relu+0xbc>
 80083f4:	460b      	mov	r3, r1
 80083f6:	e7ed      	b.n	80083d4 <forward_relu+0x1f0>
 80083f8:	429c      	cmp	r4, r3
 80083fa:	ed62 7a01 	vstmdb	r2!, {s15}
 80083fe:	f63f af4f 	bhi.w	80082a0 <forward_relu+0xbc>
 8008402:	460b      	mov	r3, r1
 8008404:	e7e6      	b.n	80083d4 <forward_relu+0x1f0>
 8008406:	68b3      	ldr	r3, [r6, #8]
 8008408:	ed93 7a02 	vldr	s14, [r3, #8]
 800840c:	edd3 6a00 	vldr	s13, [r3]
 8008410:	ed93 6a01 	vldr	s12, [r3, #4]
 8008414:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800841c:	d401      	bmi.n	8008422 <forward_relu+0x23e>
 800841e:	4623      	mov	r3, r4
 8008420:	e71e      	b.n	8008260 <forward_relu+0x7c>
 8008422:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8008426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800842a:	4623      	mov	r3, r4
 800842c:	f47f af63 	bne.w	80082f6 <forward_relu+0x112>
 8008430:	e741      	b.n	80082b6 <forward_relu+0xd2>
 8008432:	4622      	mov	r2, r4
 8008434:	e79a      	b.n	800836c <forward_relu+0x188>
 8008436:	68b2      	ldr	r2, [r6, #8]
 8008438:	4623      	mov	r3, r4
 800843a:	ed92 7a00 	vldr	s14, [r2]
 800843e:	e7c6      	b.n	80083ce <forward_relu+0x1ea>
 8008440:	2300      	movs	r3, #0
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	deff      	udf	#255	; 0xff
 8008446:	bf00      	nop
 8008448:	00000000 	.word	0x00000000

0800844c <forward_sm>:
 800844c:	6982      	ldr	r2, [r0, #24]
 800844e:	8813      	ldrh	r3, [r2, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d07c      	beq.n	800854e <forward_sm+0x102>
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	ed2d 8b04 	vpush	{d8-d9}
 800845c:	6852      	ldr	r2, [r2, #4]
 800845e:	6854      	ldr	r4, [r2, #4]
 8008460:	b085      	sub	sp, #20
 8008462:	b104      	cbz	r4, 8008466 <forward_sm+0x1a>
 8008464:	6824      	ldr	r4, [r4, #0]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d076      	beq.n	8008558 <forward_sm+0x10c>
 800846a:	6913      	ldr	r3, [r2, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d076      	beq.n	800855e <forward_sm+0x112>
 8008470:	681e      	ldr	r6, [r3, #0]
 8008472:	68a3      	ldr	r3, [r4, #8]
 8008474:	68e0      	ldr	r0, [r4, #12]
 8008476:	68f2      	ldr	r2, [r6, #12]
 8008478:	6845      	ldr	r5, [r0, #4]
 800847a:	6857      	ldr	r7, [r2, #4]
 800847c:	0a1b      	lsrs	r3, r3, #8
 800847e:	d068      	beq.n	8008552 <forward_sm+0x106>
 8008480:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008484:	2201      	movs	r2, #1
 8008486:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800848a:	4298      	cmp	r0, r3
 800848c:	fb01 f202 	mul.w	r2, r1, r2
 8008490:	d1f9      	bne.n	8008486 <forward_sm+0x3a>
 8008492:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8008496:	69a2      	ldr	r2, [r4, #24]
 8008498:	69b3      	ldr	r3, [r6, #24]
 800849a:	6892      	ldr	r2, [r2, #8]
 800849c:	f8d3 8008 	ldr.w	r8, [r3, #8]
 80084a0:	eb02 0309 	add.w	r3, r2, r9
 80084a4:	429a      	cmp	r2, r3
 80084a6:	9301      	str	r3, [sp, #4]
 80084a8:	d24c      	bcs.n	8008544 <forward_sm+0xf8>
 80084aa:	00bb      	lsls	r3, r7, #2
 80084ac:	9303      	str	r3, [sp, #12]
 80084ae:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 80084b2:	00ab      	lsls	r3, r5, #2
 80084b4:	2d01      	cmp	r5, #1
 80084b6:	ed92 8a00 	vldr	s16, [r2]
 80084ba:	9302      	str	r3, [sp, #8]
 80084bc:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 80084c0:	463e      	mov	r6, r7
 80084c2:	d93c      	bls.n	800853e <forward_sm+0xf2>
 80084c4:	1d13      	adds	r3, r2, #4
 80084c6:	ecf3 7a01 	vldmia	r3!, {s15}
 80084ca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80084ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d2:	bfb8      	it	lt
 80084d4:	eeb0 8a67 	vmovlt.f32	s16, s15
 80084d8:	429e      	cmp	r6, r3
 80084da:	d1f4      	bne.n	80084c6 <forward_sm+0x7a>
 80084dc:	eddf 8a21 	vldr	s17, [pc, #132]	; 8008564 <forward_sm+0x118>
 80084e0:	4692      	mov	sl, r2
 80084e2:	46c3      	mov	fp, r8
 80084e4:	46c1      	mov	r9, r8
 80084e6:	2400      	movs	r4, #0
 80084e8:	ecba 0a01 	vldmia	sl!, {s0}
 80084ec:	ee30 0a48 	vsub.f32	s0, s0, s16
 80084f0:	f001 fade 	bl	8009ab0 <expf>
 80084f4:	3401      	adds	r4, #1
 80084f6:	42a5      	cmp	r5, r4
 80084f8:	ee78 8a80 	vadd.f32	s17, s17, s0
 80084fc:	eca9 0a01 	vstmia	r9!, {s0}
 8008500:	d8f2      	bhi.n	80084e8 <forward_sm+0x9c>
 8008502:	eef5 8a40 	vcmp.f32	s17, #0.0
 8008506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800850a:	d00b      	beq.n	8008524 <forward_sm+0xd8>
 800850c:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8008510:	2300      	movs	r3, #0
 8008512:	3301      	adds	r3, #1
 8008514:	429d      	cmp	r5, r3
 8008516:	eddb 7a00 	vldr	s15, [fp]
 800851a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800851e:	eceb 7a01 	vstmia	fp!, {s15}
 8008522:	d8f6      	bhi.n	8008512 <forward_sm+0xc6>
 8008524:	9b03      	ldr	r3, [sp, #12]
 8008526:	9901      	ldr	r1, [sp, #4]
 8008528:	4498      	add	r8, r3
 800852a:	9b02      	ldr	r3, [sp, #8]
 800852c:	42b9      	cmp	r1, r7
 800852e:	463a      	mov	r2, r7
 8008530:	441e      	add	r6, r3
 8008532:	d907      	bls.n	8008544 <forward_sm+0xf8>
 8008534:	2d01      	cmp	r5, #1
 8008536:	ed92 8a00 	vldr	s16, [r2]
 800853a:	441f      	add	r7, r3
 800853c:	d8c2      	bhi.n	80084c4 <forward_sm+0x78>
 800853e:	2d00      	cmp	r5, #0
 8008540:	d0f0      	beq.n	8008524 <forward_sm+0xd8>
 8008542:	e7cb      	b.n	80084dc <forward_sm+0x90>
 8008544:	b005      	add	sp, #20
 8008546:	ecbd 8b04 	vpop	{d8-d9}
 800854a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	deff      	udf	#255	; 0xff
 8008552:	f04f 0904 	mov.w	r9, #4
 8008556:	e79e      	b.n	8008496 <forward_sm+0x4a>
 8008558:	2300      	movs	r3, #0
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	deff      	udf	#255	; 0xff
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	deff      	udf	#255	; 0xff
 8008562:	bf00      	nop
 8008564:	00000000 	.word	0x00000000

08008568 <forward_lite_dense_if32of32wf32>:
 8008568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
 8008570:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8008574:	4287      	cmp	r7, r0
 8008576:	f240 8106 	bls.w	8008786 <forward_lite_dense_if32of32wf32+0x21e>
 800857a:	f1a6 0810 	sub.w	r8, r6, #16
 800857e:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8008582:	f108 0801 	add.w	r8, r8, #1
 8008586:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800858a:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800858e:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8008592:	4605      	mov	r5, r0
 8008594:	f006 0a0f 	and.w	sl, r6, #15
 8008598:	2e0f      	cmp	r6, #15
 800859a:	ed9f 7a84 	vldr	s14, [pc, #528]	; 80087ac <forward_lite_dense_if32of32wf32+0x244>
 800859e:	f240 8101 	bls.w	80087a4 <forward_lite_dense_if32of32wf32+0x23c>
 80085a2:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 80085a6:	f102 0440 	add.w	r4, r2, #64	; 0x40
 80085aa:	46b6      	mov	lr, r6
 80085ac:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
 80085b0:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 80085b4:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
 80085b8:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 80085bc:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
 80085c0:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
 80085c4:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 80085c8:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
 80085cc:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
 80085d0:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 80085d4:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 80085d8:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 80085dc:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 80085e0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80085e4:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 80085e8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80085ec:	f1ae 0e10 	sub.w	lr, lr, #16
 80085f0:	f1be 0f0f 	cmp.w	lr, #15
 80085f4:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
 80085f8:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
 80085fc:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008600:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 8008604:	f104 0440 	add.w	r4, r4, #64	; 0x40
 8008608:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
 800860c:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
 8008610:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8008614:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
 8008618:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
 800861c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008620:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
 8008624:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
 8008628:	eee6 7a26 	vfma.f32	s15, s12, s13
 800862c:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
 8008630:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
 8008634:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008638:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 800863c:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 8008640:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008644:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 8008648:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 800864c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008650:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 8008654:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 8008658:	eee6 7a26 	vfma.f32	s15, s12, s13
 800865c:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 8008660:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 8008664:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008668:	eee2 7a22 	vfma.f32	s15, s4, s5
 800866c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008670:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008674:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008678:	eee6 7a26 	vfma.f32	s15, s12, s13
 800867c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008680:	d894      	bhi.n	80085ac <forward_lite_dense_if32of32wf32+0x44>
 8008682:	eb02 0e0b 	add.w	lr, r2, fp
 8008686:	4654      	mov	r4, sl
 8008688:	46c4      	mov	ip, r8
 800868a:	2c00      	cmp	r4, #0
 800868c:	d075      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800868e:	eddc 6a00 	vldr	s13, [ip]
 8008692:	edde 7a00 	vldr	s15, [lr]
 8008696:	2c01      	cmp	r4, #1
 8008698:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800869c:	d06d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800869e:	eddc 6a01 	vldr	s13, [ip, #4]
 80086a2:	edde 7a01 	vldr	s15, [lr, #4]
 80086a6:	2c02      	cmp	r4, #2
 80086a8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80086ac:	d065      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 80086ae:	eddc 6a02 	vldr	s13, [ip, #8]
 80086b2:	edde 7a02 	vldr	s15, [lr, #8]
 80086b6:	2c03      	cmp	r4, #3
 80086b8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80086bc:	d05d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 80086be:	eddc 6a03 	vldr	s13, [ip, #12]
 80086c2:	edde 7a03 	vldr	s15, [lr, #12]
 80086c6:	2c04      	cmp	r4, #4
 80086c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80086cc:	d055      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 80086ce:	eddc 6a04 	vldr	s13, [ip, #16]
 80086d2:	edde 7a04 	vldr	s15, [lr, #16]
 80086d6:	2c05      	cmp	r4, #5
 80086d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80086dc:	d04d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 80086de:	eddc 6a05 	vldr	s13, [ip, #20]
 80086e2:	edde 7a05 	vldr	s15, [lr, #20]
 80086e6:	2c06      	cmp	r4, #6
 80086e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80086ec:	d045      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 80086ee:	eddc 6a06 	vldr	s13, [ip, #24]
 80086f2:	edde 7a06 	vldr	s15, [lr, #24]
 80086f6:	2c07      	cmp	r4, #7
 80086f8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80086fc:	d03d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 80086fe:	eddc 6a07 	vldr	s13, [ip, #28]
 8008702:	edde 7a07 	vldr	s15, [lr, #28]
 8008706:	2c08      	cmp	r4, #8
 8008708:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800870c:	d035      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800870e:	eddc 6a08 	vldr	s13, [ip, #32]
 8008712:	edde 7a08 	vldr	s15, [lr, #32]
 8008716:	2c09      	cmp	r4, #9
 8008718:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800871c:	d02d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800871e:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 8008722:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 8008726:	2c0a      	cmp	r4, #10
 8008728:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800872c:	d025      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800872e:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 8008732:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 8008736:	2c0b      	cmp	r4, #11
 8008738:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800873c:	d01d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800873e:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 8008742:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 8008746:	2c0c      	cmp	r4, #12
 8008748:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800874c:	d015      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800874e:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 8008752:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 8008756:	3c0d      	subs	r4, #13
 8008758:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800875c:	d00d      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800875e:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 8008762:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 8008766:	2c01      	cmp	r4, #1
 8008768:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800876c:	d005      	beq.n	800877a <forward_lite_dense_if32of32wf32+0x212>
 800876e:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 8008772:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 8008776:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800877a:	444a      	add	r2, r9
 800877c:	eca5 7a01 	vstmia	r5!, {s14}
 8008780:	42af      	cmp	r7, r5
 8008782:	f63f af09 	bhi.w	8008598 <forward_lite_dense_if32of32wf32+0x30>
 8008786:	b15b      	cbz	r3, 80087a0 <forward_lite_dense_if32of32wf32+0x238>
 8008788:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800878a:	b14a      	cbz	r2, 80087a0 <forward_lite_dense_if32of32wf32+0x238>
 800878c:	edd0 7a00 	vldr	s15, [r0]
 8008790:	ecb3 7a01 	vldmia	r3!, {s14}
 8008794:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008798:	ece0 7a01 	vstmia	r0!, {s15}
 800879c:	4287      	cmp	r7, r0
 800879e:	d1f5      	bne.n	800878c <forward_lite_dense_if32of32wf32+0x224>
 80087a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a4:	4634      	mov	r4, r6
 80087a6:	4696      	mov	lr, r2
 80087a8:	468c      	mov	ip, r1
 80087aa:	e76e      	b.n	800868a <forward_lite_dense_if32of32wf32+0x122>
 80087ac:	00000000 	.word	0x00000000

080087b0 <st_int8_copy>:
 80087b0:	4288      	cmp	r0, r1
 80087b2:	d057      	beq.n	8008864 <st_int8_copy+0xb4>
 80087b4:	2a00      	cmp	r2, #0
 80087b6:	d055      	beq.n	8008864 <st_int8_copy+0xb4>
 80087b8:	4288      	cmp	r0, r1
 80087ba:	d354      	bcc.n	8008866 <st_int8_copy+0xb6>
 80087bc:	078b      	lsls	r3, r1, #30
 80087be:	d102      	bne.n	80087c6 <st_int8_copy+0x16>
 80087c0:	e009      	b.n	80087d6 <st_int8_copy+0x26>
 80087c2:	2a00      	cmp	r2, #0
 80087c4:	d05c      	beq.n	8008880 <st_int8_copy+0xd0>
 80087c6:	f910 3b01 	ldrsb.w	r3, [r0], #1
 80087ca:	f801 3b01 	strb.w	r3, [r1], #1
 80087ce:	078b      	lsls	r3, r1, #30
 80087d0:	f102 32ff 	add.w	r2, r2, #4294967295
 80087d4:	d1f5      	bne.n	80087c2 <st_int8_copy+0x12>
 80087d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087da:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 80087de:	d069      	beq.n	80088b4 <st_int8_copy+0x104>
 80087e0:	ea41 0300 	orr.w	r3, r1, r0
 80087e4:	075b      	lsls	r3, r3, #29
 80087e6:	d14c      	bne.n	8008882 <st_int8_copy+0xd2>
 80087e8:	f10e 33ff 	add.w	r3, lr, #4294967295
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d948      	bls.n	8008882 <st_int8_copy+0xd2>
 80087f0:	f100 0310 	add.w	r3, r0, #16
 80087f4:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80087f8:	f101 0c10 	add.w	ip, r1, #16
 80087fc:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8008800:	ed13 6b04 	vldr	d6, [r3, #-16]
 8008804:	ed13 7b02 	vldr	d7, [r3, #-8]
 8008808:	3310      	adds	r3, #16
 800880a:	4573      	cmp	r3, lr
 800880c:	ed0c 6b04 	vstr	d6, [ip, #-16]
 8008810:	ed0c 7b02 	vstr	d7, [ip, #-8]
 8008814:	f10c 0c10 	add.w	ip, ip, #16
 8008818:	d1f2      	bne.n	8008800 <st_int8_copy+0x50>
 800881a:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800881e:	4421      	add	r1, r4
 8008820:	4420      	add	r0, r4
 8008822:	f002 0203 	and.w	r2, r2, #3
 8008826:	b16b      	cbz	r3, 8008844 <st_int8_copy+0x94>
 8008828:	6804      	ldr	r4, [r0, #0]
 800882a:	600c      	str	r4, [r1, #0]
 800882c:	1e5c      	subs	r4, r3, #1
 800882e:	d005      	beq.n	800883c <st_int8_copy+0x8c>
 8008830:	6845      	ldr	r5, [r0, #4]
 8008832:	604d      	str	r5, [r1, #4]
 8008834:	2c01      	cmp	r4, #1
 8008836:	bf1c      	itt	ne
 8008838:	6884      	ldrne	r4, [r0, #8]
 800883a:	608c      	strne	r4, [r1, #8]
 800883c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008840:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8008844:	b162      	cbz	r2, 8008860 <st_int8_copy+0xb0>
 8008846:	f990 3000 	ldrsb.w	r3, [r0]
 800884a:	700b      	strb	r3, [r1, #0]
 800884c:	3a01      	subs	r2, #1
 800884e:	d007      	beq.n	8008860 <st_int8_copy+0xb0>
 8008850:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8008854:	704b      	strb	r3, [r1, #1]
 8008856:	2a01      	cmp	r2, #1
 8008858:	bf1c      	itt	ne
 800885a:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 800885e:	708b      	strbne	r3, [r1, #2]
 8008860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008864:	4770      	bx	lr
 8008866:	1883      	adds	r3, r0, r2
 8008868:	428b      	cmp	r3, r1
 800886a:	d9a7      	bls.n	80087bc <st_int8_copy+0xc>
 800886c:	4283      	cmp	r3, r0
 800886e:	440a      	add	r2, r1
 8008870:	d9f8      	bls.n	8008864 <st_int8_copy+0xb4>
 8008872:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8008876:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800887a:	4283      	cmp	r3, r0
 800887c:	d1f9      	bne.n	8008872 <st_int8_copy+0xc2>
 800887e:	4770      	bx	lr
 8008880:	4770      	bx	lr
 8008882:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8008886:	460b      	mov	r3, r1
 8008888:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800888c:	4684      	mov	ip, r0
 800888e:	f8dc 7000 	ldr.w	r7, [ip]
 8008892:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008896:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800889a:	f8dc 800c 	ldr.w	r8, [ip, #12]
 800889e:	f8c3 800c 	str.w	r8, [r3, #12]
 80088a2:	601f      	str	r7, [r3, #0]
 80088a4:	605e      	str	r6, [r3, #4]
 80088a6:	609d      	str	r5, [r3, #8]
 80088a8:	3310      	adds	r3, #16
 80088aa:	459e      	cmp	lr, r3
 80088ac:	f10c 0c10 	add.w	ip, ip, #16
 80088b0:	d1ed      	bne.n	800888e <st_int8_copy+0xde>
 80088b2:	e7b2      	b.n	800881a <st_int8_copy+0x6a>
 80088b4:	0893      	lsrs	r3, r2, #2
 80088b6:	f002 0203 	and.w	r2, r2, #3
 80088ba:	e7b4      	b.n	8008826 <st_int8_copy+0x76>

080088bc <ai_array_to_buffer_fmt>:
 80088bc:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	d050      	beq.n	8008966 <ai_array_to_buffer_fmt+0xaa>
 80088c4:	4b2a      	ldr	r3, [pc, #168]	; (8008970 <ai_array_to_buffer_fmt+0xb4>)
 80088c6:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d00b      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 80088ce:	dc1c      	bgt.n	800890a <ai_array_to_buffer_fmt+0x4e>
 80088d0:	4b28      	ldr	r3, [pc, #160]	; (8008974 <ai_array_to_buffer_fmt+0xb8>)
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d007      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 80088d6:	dd0b      	ble.n	80088f0 <ai_array_to_buffer_fmt+0x34>
 80088d8:	4b27      	ldr	r3, [pc, #156]	; (8008978 <ai_array_to_buffer_fmt+0xbc>)
 80088da:	429a      	cmp	r2, r3
 80088dc:	d003      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 80088de:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d131      	bne.n	800894a <ai_array_to_buffer_fmt+0x8e>
 80088e6:	4613      	mov	r3, r2
 80088e8:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80088ec:	4318      	orrs	r0, r3
 80088ee:	4770      	bx	lr
 80088f0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d0f6      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 80088f8:	dd2c      	ble.n	8008954 <ai_array_to_buffer_fmt+0x98>
 80088fa:	4b20      	ldr	r3, [pc, #128]	; (800897c <ai_array_to_buffer_fmt+0xc0>)
 80088fc:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8008900:	429a      	cmp	r2, r3
 8008902:	bf18      	it	ne
 8008904:	2340      	movne	r3, #64	; 0x40
 8008906:	4318      	orrs	r0, r3
 8008908:	4770      	bx	lr
 800890a:	4b1d      	ldr	r3, [pc, #116]	; (8008980 <ai_array_to_buffer_fmt+0xc4>)
 800890c:	429a      	cmp	r2, r3
 800890e:	d0ea      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 8008910:	dd0e      	ble.n	8008930 <ai_array_to_buffer_fmt+0x74>
 8008912:	4b1c      	ldr	r3, [pc, #112]	; (8008984 <ai_array_to_buffer_fmt+0xc8>)
 8008914:	429a      	cmp	r2, r3
 8008916:	d0e6      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 8008918:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800891c:	429a      	cmp	r2, r3
 800891e:	d0e2      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 8008920:	4b19      	ldr	r3, [pc, #100]	; (8008988 <ai_array_to_buffer_fmt+0xcc>)
 8008922:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8008926:	429a      	cmp	r2, r3
 8008928:	bf18      	it	ne
 800892a:	2340      	movne	r3, #64	; 0x40
 800892c:	4318      	orrs	r0, r3
 800892e:	4770      	bx	lr
 8008930:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8008934:	429a      	cmp	r2, r3
 8008936:	d0d6      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 8008938:	3307      	adds	r3, #7
 800893a:	429a      	cmp	r2, r3
 800893c:	d0d3      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 800893e:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 8008942:	429a      	cmp	r2, r3
 8008944:	bf18      	it	ne
 8008946:	2340      	movne	r3, #64	; 0x40
 8008948:	e7ce      	b.n	80088e8 <ai_array_to_buffer_fmt+0x2c>
 800894a:	4b10      	ldr	r3, [pc, #64]	; (800898c <ai_array_to_buffer_fmt+0xd0>)
 800894c:	429a      	cmp	r2, r3
 800894e:	bf18      	it	ne
 8008950:	2340      	movne	r3, #64	; 0x40
 8008952:	e7c9      	b.n	80088e8 <ai_array_to_buffer_fmt+0x2c>
 8008954:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8008958:	429a      	cmp	r2, r3
 800895a:	d0c4      	beq.n	80088e6 <ai_array_to_buffer_fmt+0x2a>
 800895c:	3380      	adds	r3, #128	; 0x80
 800895e:	429a      	cmp	r2, r3
 8008960:	bf18      	it	ne
 8008962:	2340      	movne	r3, #64	; 0x40
 8008964:	e7c0      	b.n	80088e8 <ai_array_to_buffer_fmt+0x2c>
 8008966:	4b0a      	ldr	r3, [pc, #40]	; (8008990 <ai_array_to_buffer_fmt+0xd4>)
 8008968:	4003      	ands	r3, r0
 800896a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800896e:	e7bb      	b.n	80088e8 <ai_array_to_buffer_fmt+0x2c>
 8008970:	00840040 	.word	0x00840040
 8008974:	00040840 	.word	0x00040840
 8008978:	00041040 	.word	0x00041040
 800897c:	00040447 	.word	0x00040447
 8008980:	00840840 	.word	0x00840840
 8008984:	00841040 	.word	0x00841040
 8008988:	0084084f 	.word	0x0084084f
 800898c:	0004084f 	.word	0x0004084f
 8008990:	00803fff 	.word	0x00803fff

08008994 <ai_array_get_byte_size>:
 8008994:	b319      	cbz	r1, 80089de <ai_array_get_byte_size+0x4a>
 8008996:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800899a:	fb03 f101 	mul.w	r1, r3, r1
 800899e:	3107      	adds	r1, #7
 80089a0:	f3c0 4243 	ubfx	r2, r0, #17, #4
 80089a4:	f021 0307 	bic.w	r3, r1, #7
 80089a8:	2a04      	cmp	r2, #4
 80089aa:	f3c0 5141 	ubfx	r1, r0, #21, #2
 80089ae:	fa23 f101 	lsr.w	r1, r3, r1
 80089b2:	ea4f 10e0 	mov.w	r0, r0, asr #7
 80089b6:	d00b      	beq.n	80089d0 <ai_array_get_byte_size+0x3c>
 80089b8:	2a08      	cmp	r2, #8
 80089ba:	d002      	beq.n	80089c2 <ai_array_get_byte_size+0x2e>
 80089bc:	3107      	adds	r1, #7
 80089be:	08c8      	lsrs	r0, r1, #3
 80089c0:	4770      	bx	lr
 80089c2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80089c6:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 80089ca:	3107      	adds	r1, #7
 80089cc:	08c8      	lsrs	r0, r1, #3
 80089ce:	4770      	bx	lr
 80089d0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80089d4:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 80089d8:	3107      	adds	r1, #7
 80089da:	08c8      	lsrs	r0, r1, #3
 80089dc:	4770      	bx	lr
 80089de:	4608      	mov	r0, r1
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop

080089e4 <ai_array_get_data_byte_size>:
 80089e4:	b169      	cbz	r1, 8008a02 <ai_array_get_data_byte_size+0x1e>
 80089e6:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 80089ea:	fb02 f101 	mul.w	r1, r2, r1
 80089ee:	1dcb      	adds	r3, r1, #7
 80089f0:	f023 0307 	bic.w	r3, r3, #7
 80089f4:	f3c0 5041 	ubfx	r0, r0, #21, #2
 80089f8:	fa23 f000 	lsr.w	r0, r3, r0
 80089fc:	3007      	adds	r0, #7
 80089fe:	08c0      	lsrs	r0, r0, #3
 8008a00:	4770      	bx	lr
 8008a02:	4608      	mov	r0, r1
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop

08008a08 <ai_version_get>:
 8008a08:	0212      	lsls	r2, r2, #8
 8008a0a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008a0e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8008a12:	4770      	bx	lr

08008a14 <get_tensor_byte_size>:
 8008a14:	b410      	push	{r4}
 8008a16:	6983      	ldr	r3, [r0, #24]
 8008a18:	68c4      	ldr	r4, [r0, #12]
 8008a1a:	6941      	ldr	r1, [r0, #20]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	68e0      	ldr	r0, [r4, #12]
 8008a20:	4a07      	ldr	r2, [pc, #28]	; (8008a40 <get_tensor_byte_size+0x2c>)
 8008a22:	68c9      	ldr	r1, [r1, #12]
 8008a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a28:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8008a2c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008a30:	fb01 f000 	mul.w	r0, r1, r0
 8008a34:	4293      	cmp	r3, r2
 8008a36:	bf04      	itt	eq
 8008a38:	3007      	addeq	r0, #7
 8008a3a:	08c0      	lsreq	r0, r0, #3
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	000400c0 	.word	0x000400c0

08008a44 <__errno>:
 8008a44:	4b01      	ldr	r3, [pc, #4]	; (8008a4c <__errno+0x8>)
 8008a46:	6818      	ldr	r0, [r3, #0]
 8008a48:	4770      	bx	lr
 8008a4a:	bf00      	nop
 8008a4c:	20000920 	.word	0x20000920

08008a50 <__libc_init_array>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	4d0d      	ldr	r5, [pc, #52]	; (8008a88 <__libc_init_array+0x38>)
 8008a54:	4c0d      	ldr	r4, [pc, #52]	; (8008a8c <__libc_init_array+0x3c>)
 8008a56:	1b64      	subs	r4, r4, r5
 8008a58:	10a4      	asrs	r4, r4, #2
 8008a5a:	2600      	movs	r6, #0
 8008a5c:	42a6      	cmp	r6, r4
 8008a5e:	d109      	bne.n	8008a74 <__libc_init_array+0x24>
 8008a60:	4d0b      	ldr	r5, [pc, #44]	; (8008a90 <__libc_init_array+0x40>)
 8008a62:	4c0c      	ldr	r4, [pc, #48]	; (8008a94 <__libc_init_array+0x44>)
 8008a64:	f001 f988 	bl	8009d78 <_init>
 8008a68:	1b64      	subs	r4, r4, r5
 8008a6a:	10a4      	asrs	r4, r4, #2
 8008a6c:	2600      	movs	r6, #0
 8008a6e:	42a6      	cmp	r6, r4
 8008a70:	d105      	bne.n	8008a7e <__libc_init_array+0x2e>
 8008a72:	bd70      	pop	{r4, r5, r6, pc}
 8008a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a78:	4798      	blx	r3
 8008a7a:	3601      	adds	r6, #1
 8008a7c:	e7ee      	b.n	8008a5c <__libc_init_array+0xc>
 8008a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a82:	4798      	blx	r3
 8008a84:	3601      	adds	r6, #1
 8008a86:	e7f2      	b.n	8008a6e <__libc_init_array+0x1e>
 8008a88:	080210d8 	.word	0x080210d8
 8008a8c:	080210d8 	.word	0x080210d8
 8008a90:	080210d8 	.word	0x080210d8
 8008a94:	080210dc 	.word	0x080210dc

08008a98 <memset>:
 8008a98:	4402      	add	r2, r0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d100      	bne.n	8008aa2 <memset+0xa>
 8008aa0:	4770      	bx	lr
 8008aa2:	f803 1b01 	strb.w	r1, [r3], #1
 8008aa6:	e7f9      	b.n	8008a9c <memset+0x4>

08008aa8 <_free_r>:
 8008aa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008aaa:	2900      	cmp	r1, #0
 8008aac:	d044      	beq.n	8008b38 <_free_r+0x90>
 8008aae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ab2:	9001      	str	r0, [sp, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f1a1 0404 	sub.w	r4, r1, #4
 8008aba:	bfb8      	it	lt
 8008abc:	18e4      	addlt	r4, r4, r3
 8008abe:	f000 fc51 	bl	8009364 <__malloc_lock>
 8008ac2:	4a1e      	ldr	r2, [pc, #120]	; (8008b3c <_free_r+0x94>)
 8008ac4:	9801      	ldr	r0, [sp, #4]
 8008ac6:	6813      	ldr	r3, [r2, #0]
 8008ac8:	b933      	cbnz	r3, 8008ad8 <_free_r+0x30>
 8008aca:	6063      	str	r3, [r4, #4]
 8008acc:	6014      	str	r4, [r2, #0]
 8008ace:	b003      	add	sp, #12
 8008ad0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ad4:	f000 bc4c 	b.w	8009370 <__malloc_unlock>
 8008ad8:	42a3      	cmp	r3, r4
 8008ada:	d908      	bls.n	8008aee <_free_r+0x46>
 8008adc:	6825      	ldr	r5, [r4, #0]
 8008ade:	1961      	adds	r1, r4, r5
 8008ae0:	428b      	cmp	r3, r1
 8008ae2:	bf01      	itttt	eq
 8008ae4:	6819      	ldreq	r1, [r3, #0]
 8008ae6:	685b      	ldreq	r3, [r3, #4]
 8008ae8:	1949      	addeq	r1, r1, r5
 8008aea:	6021      	streq	r1, [r4, #0]
 8008aec:	e7ed      	b.n	8008aca <_free_r+0x22>
 8008aee:	461a      	mov	r2, r3
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	b10b      	cbz	r3, 8008af8 <_free_r+0x50>
 8008af4:	42a3      	cmp	r3, r4
 8008af6:	d9fa      	bls.n	8008aee <_free_r+0x46>
 8008af8:	6811      	ldr	r1, [r2, #0]
 8008afa:	1855      	adds	r5, r2, r1
 8008afc:	42a5      	cmp	r5, r4
 8008afe:	d10b      	bne.n	8008b18 <_free_r+0x70>
 8008b00:	6824      	ldr	r4, [r4, #0]
 8008b02:	4421      	add	r1, r4
 8008b04:	1854      	adds	r4, r2, r1
 8008b06:	42a3      	cmp	r3, r4
 8008b08:	6011      	str	r1, [r2, #0]
 8008b0a:	d1e0      	bne.n	8008ace <_free_r+0x26>
 8008b0c:	681c      	ldr	r4, [r3, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	6053      	str	r3, [r2, #4]
 8008b12:	4421      	add	r1, r4
 8008b14:	6011      	str	r1, [r2, #0]
 8008b16:	e7da      	b.n	8008ace <_free_r+0x26>
 8008b18:	d902      	bls.n	8008b20 <_free_r+0x78>
 8008b1a:	230c      	movs	r3, #12
 8008b1c:	6003      	str	r3, [r0, #0]
 8008b1e:	e7d6      	b.n	8008ace <_free_r+0x26>
 8008b20:	6825      	ldr	r5, [r4, #0]
 8008b22:	1961      	adds	r1, r4, r5
 8008b24:	428b      	cmp	r3, r1
 8008b26:	bf04      	itt	eq
 8008b28:	6819      	ldreq	r1, [r3, #0]
 8008b2a:	685b      	ldreq	r3, [r3, #4]
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	bf04      	itt	eq
 8008b30:	1949      	addeq	r1, r1, r5
 8008b32:	6021      	streq	r1, [r4, #0]
 8008b34:	6054      	str	r4, [r2, #4]
 8008b36:	e7ca      	b.n	8008ace <_free_r+0x26>
 8008b38:	b003      	add	sp, #12
 8008b3a:	bd30      	pop	{r4, r5, pc}
 8008b3c:	200011ec 	.word	0x200011ec

08008b40 <sbrk_aligned>:
 8008b40:	b570      	push	{r4, r5, r6, lr}
 8008b42:	4e0e      	ldr	r6, [pc, #56]	; (8008b7c <sbrk_aligned+0x3c>)
 8008b44:	460c      	mov	r4, r1
 8008b46:	6831      	ldr	r1, [r6, #0]
 8008b48:	4605      	mov	r5, r0
 8008b4a:	b911      	cbnz	r1, 8008b52 <sbrk_aligned+0x12>
 8008b4c:	f000 f91a 	bl	8008d84 <_sbrk_r>
 8008b50:	6030      	str	r0, [r6, #0]
 8008b52:	4621      	mov	r1, r4
 8008b54:	4628      	mov	r0, r5
 8008b56:	f000 f915 	bl	8008d84 <_sbrk_r>
 8008b5a:	1c43      	adds	r3, r0, #1
 8008b5c:	d00a      	beq.n	8008b74 <sbrk_aligned+0x34>
 8008b5e:	1cc4      	adds	r4, r0, #3
 8008b60:	f024 0403 	bic.w	r4, r4, #3
 8008b64:	42a0      	cmp	r0, r4
 8008b66:	d007      	beq.n	8008b78 <sbrk_aligned+0x38>
 8008b68:	1a21      	subs	r1, r4, r0
 8008b6a:	4628      	mov	r0, r5
 8008b6c:	f000 f90a 	bl	8008d84 <_sbrk_r>
 8008b70:	3001      	adds	r0, #1
 8008b72:	d101      	bne.n	8008b78 <sbrk_aligned+0x38>
 8008b74:	f04f 34ff 	mov.w	r4, #4294967295
 8008b78:	4620      	mov	r0, r4
 8008b7a:	bd70      	pop	{r4, r5, r6, pc}
 8008b7c:	200011f0 	.word	0x200011f0

08008b80 <_malloc_r>:
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b84:	1ccd      	adds	r5, r1, #3
 8008b86:	f025 0503 	bic.w	r5, r5, #3
 8008b8a:	3508      	adds	r5, #8
 8008b8c:	2d0c      	cmp	r5, #12
 8008b8e:	bf38      	it	cc
 8008b90:	250c      	movcc	r5, #12
 8008b92:	2d00      	cmp	r5, #0
 8008b94:	4607      	mov	r7, r0
 8008b96:	db01      	blt.n	8008b9c <_malloc_r+0x1c>
 8008b98:	42a9      	cmp	r1, r5
 8008b9a:	d905      	bls.n	8008ba8 <_malloc_r+0x28>
 8008b9c:	230c      	movs	r3, #12
 8008b9e:	603b      	str	r3, [r7, #0]
 8008ba0:	2600      	movs	r6, #0
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ba8:	4e2e      	ldr	r6, [pc, #184]	; (8008c64 <_malloc_r+0xe4>)
 8008baa:	f000 fbdb 	bl	8009364 <__malloc_lock>
 8008bae:	6833      	ldr	r3, [r6, #0]
 8008bb0:	461c      	mov	r4, r3
 8008bb2:	bb34      	cbnz	r4, 8008c02 <_malloc_r+0x82>
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	f7ff ffc2 	bl	8008b40 <sbrk_aligned>
 8008bbc:	1c43      	adds	r3, r0, #1
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	d14d      	bne.n	8008c5e <_malloc_r+0xde>
 8008bc2:	6834      	ldr	r4, [r6, #0]
 8008bc4:	4626      	mov	r6, r4
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	d140      	bne.n	8008c4c <_malloc_r+0xcc>
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	4631      	mov	r1, r6
 8008bce:	4638      	mov	r0, r7
 8008bd0:	eb04 0803 	add.w	r8, r4, r3
 8008bd4:	f000 f8d6 	bl	8008d84 <_sbrk_r>
 8008bd8:	4580      	cmp	r8, r0
 8008bda:	d13a      	bne.n	8008c52 <_malloc_r+0xd2>
 8008bdc:	6821      	ldr	r1, [r4, #0]
 8008bde:	3503      	adds	r5, #3
 8008be0:	1a6d      	subs	r5, r5, r1
 8008be2:	f025 0503 	bic.w	r5, r5, #3
 8008be6:	3508      	adds	r5, #8
 8008be8:	2d0c      	cmp	r5, #12
 8008bea:	bf38      	it	cc
 8008bec:	250c      	movcc	r5, #12
 8008bee:	4629      	mov	r1, r5
 8008bf0:	4638      	mov	r0, r7
 8008bf2:	f7ff ffa5 	bl	8008b40 <sbrk_aligned>
 8008bf6:	3001      	adds	r0, #1
 8008bf8:	d02b      	beq.n	8008c52 <_malloc_r+0xd2>
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	442b      	add	r3, r5
 8008bfe:	6023      	str	r3, [r4, #0]
 8008c00:	e00e      	b.n	8008c20 <_malloc_r+0xa0>
 8008c02:	6822      	ldr	r2, [r4, #0]
 8008c04:	1b52      	subs	r2, r2, r5
 8008c06:	d41e      	bmi.n	8008c46 <_malloc_r+0xc6>
 8008c08:	2a0b      	cmp	r2, #11
 8008c0a:	d916      	bls.n	8008c3a <_malloc_r+0xba>
 8008c0c:	1961      	adds	r1, r4, r5
 8008c0e:	42a3      	cmp	r3, r4
 8008c10:	6025      	str	r5, [r4, #0]
 8008c12:	bf18      	it	ne
 8008c14:	6059      	strne	r1, [r3, #4]
 8008c16:	6863      	ldr	r3, [r4, #4]
 8008c18:	bf08      	it	eq
 8008c1a:	6031      	streq	r1, [r6, #0]
 8008c1c:	5162      	str	r2, [r4, r5]
 8008c1e:	604b      	str	r3, [r1, #4]
 8008c20:	4638      	mov	r0, r7
 8008c22:	f104 060b 	add.w	r6, r4, #11
 8008c26:	f000 fba3 	bl	8009370 <__malloc_unlock>
 8008c2a:	f026 0607 	bic.w	r6, r6, #7
 8008c2e:	1d23      	adds	r3, r4, #4
 8008c30:	1af2      	subs	r2, r6, r3
 8008c32:	d0b6      	beq.n	8008ba2 <_malloc_r+0x22>
 8008c34:	1b9b      	subs	r3, r3, r6
 8008c36:	50a3      	str	r3, [r4, r2]
 8008c38:	e7b3      	b.n	8008ba2 <_malloc_r+0x22>
 8008c3a:	6862      	ldr	r2, [r4, #4]
 8008c3c:	42a3      	cmp	r3, r4
 8008c3e:	bf0c      	ite	eq
 8008c40:	6032      	streq	r2, [r6, #0]
 8008c42:	605a      	strne	r2, [r3, #4]
 8008c44:	e7ec      	b.n	8008c20 <_malloc_r+0xa0>
 8008c46:	4623      	mov	r3, r4
 8008c48:	6864      	ldr	r4, [r4, #4]
 8008c4a:	e7b2      	b.n	8008bb2 <_malloc_r+0x32>
 8008c4c:	4634      	mov	r4, r6
 8008c4e:	6876      	ldr	r6, [r6, #4]
 8008c50:	e7b9      	b.n	8008bc6 <_malloc_r+0x46>
 8008c52:	230c      	movs	r3, #12
 8008c54:	603b      	str	r3, [r7, #0]
 8008c56:	4638      	mov	r0, r7
 8008c58:	f000 fb8a 	bl	8009370 <__malloc_unlock>
 8008c5c:	e7a1      	b.n	8008ba2 <_malloc_r+0x22>
 8008c5e:	6025      	str	r5, [r4, #0]
 8008c60:	e7de      	b.n	8008c20 <_malloc_r+0xa0>
 8008c62:	bf00      	nop
 8008c64:	200011ec 	.word	0x200011ec

08008c68 <iprintf>:
 8008c68:	b40f      	push	{r0, r1, r2, r3}
 8008c6a:	4b0a      	ldr	r3, [pc, #40]	; (8008c94 <iprintf+0x2c>)
 8008c6c:	b513      	push	{r0, r1, r4, lr}
 8008c6e:	681c      	ldr	r4, [r3, #0]
 8008c70:	b124      	cbz	r4, 8008c7c <iprintf+0x14>
 8008c72:	69a3      	ldr	r3, [r4, #24]
 8008c74:	b913      	cbnz	r3, 8008c7c <iprintf+0x14>
 8008c76:	4620      	mov	r0, r4
 8008c78:	f000 fa6e 	bl	8009158 <__sinit>
 8008c7c:	ab05      	add	r3, sp, #20
 8008c7e:	9a04      	ldr	r2, [sp, #16]
 8008c80:	68a1      	ldr	r1, [r4, #8]
 8008c82:	9301      	str	r3, [sp, #4]
 8008c84:	4620      	mov	r0, r4
 8008c86:	f000 fba3 	bl	80093d0 <_vfiprintf_r>
 8008c8a:	b002      	add	sp, #8
 8008c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c90:	b004      	add	sp, #16
 8008c92:	4770      	bx	lr
 8008c94:	20000920 	.word	0x20000920

08008c98 <_puts_r>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	460e      	mov	r6, r1
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	b118      	cbz	r0, 8008ca8 <_puts_r+0x10>
 8008ca0:	6983      	ldr	r3, [r0, #24]
 8008ca2:	b90b      	cbnz	r3, 8008ca8 <_puts_r+0x10>
 8008ca4:	f000 fa58 	bl	8009158 <__sinit>
 8008ca8:	69ab      	ldr	r3, [r5, #24]
 8008caa:	68ac      	ldr	r4, [r5, #8]
 8008cac:	b913      	cbnz	r3, 8008cb4 <_puts_r+0x1c>
 8008cae:	4628      	mov	r0, r5
 8008cb0:	f000 fa52 	bl	8009158 <__sinit>
 8008cb4:	4b2c      	ldr	r3, [pc, #176]	; (8008d68 <_puts_r+0xd0>)
 8008cb6:	429c      	cmp	r4, r3
 8008cb8:	d120      	bne.n	8008cfc <_puts_r+0x64>
 8008cba:	686c      	ldr	r4, [r5, #4]
 8008cbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cbe:	07db      	lsls	r3, r3, #31
 8008cc0:	d405      	bmi.n	8008cce <_puts_r+0x36>
 8008cc2:	89a3      	ldrh	r3, [r4, #12]
 8008cc4:	0598      	lsls	r0, r3, #22
 8008cc6:	d402      	bmi.n	8008cce <_puts_r+0x36>
 8008cc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cca:	f000 fae3 	bl	8009294 <__retarget_lock_acquire_recursive>
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	0719      	lsls	r1, r3, #28
 8008cd2:	d51d      	bpl.n	8008d10 <_puts_r+0x78>
 8008cd4:	6923      	ldr	r3, [r4, #16]
 8008cd6:	b1db      	cbz	r3, 8008d10 <_puts_r+0x78>
 8008cd8:	3e01      	subs	r6, #1
 8008cda:	68a3      	ldr	r3, [r4, #8]
 8008cdc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ce0:	3b01      	subs	r3, #1
 8008ce2:	60a3      	str	r3, [r4, #8]
 8008ce4:	bb39      	cbnz	r1, 8008d36 <_puts_r+0x9e>
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	da38      	bge.n	8008d5c <_puts_r+0xc4>
 8008cea:	4622      	mov	r2, r4
 8008cec:	210a      	movs	r1, #10
 8008cee:	4628      	mov	r0, r5
 8008cf0:	f000 f858 	bl	8008da4 <__swbuf_r>
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	d011      	beq.n	8008d1c <_puts_r+0x84>
 8008cf8:	250a      	movs	r5, #10
 8008cfa:	e011      	b.n	8008d20 <_puts_r+0x88>
 8008cfc:	4b1b      	ldr	r3, [pc, #108]	; (8008d6c <_puts_r+0xd4>)
 8008cfe:	429c      	cmp	r4, r3
 8008d00:	d101      	bne.n	8008d06 <_puts_r+0x6e>
 8008d02:	68ac      	ldr	r4, [r5, #8]
 8008d04:	e7da      	b.n	8008cbc <_puts_r+0x24>
 8008d06:	4b1a      	ldr	r3, [pc, #104]	; (8008d70 <_puts_r+0xd8>)
 8008d08:	429c      	cmp	r4, r3
 8008d0a:	bf08      	it	eq
 8008d0c:	68ec      	ldreq	r4, [r5, #12]
 8008d0e:	e7d5      	b.n	8008cbc <_puts_r+0x24>
 8008d10:	4621      	mov	r1, r4
 8008d12:	4628      	mov	r0, r5
 8008d14:	f000 f898 	bl	8008e48 <__swsetup_r>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	d0dd      	beq.n	8008cd8 <_puts_r+0x40>
 8008d1c:	f04f 35ff 	mov.w	r5, #4294967295
 8008d20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d22:	07da      	lsls	r2, r3, #31
 8008d24:	d405      	bmi.n	8008d32 <_puts_r+0x9a>
 8008d26:	89a3      	ldrh	r3, [r4, #12]
 8008d28:	059b      	lsls	r3, r3, #22
 8008d2a:	d402      	bmi.n	8008d32 <_puts_r+0x9a>
 8008d2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d2e:	f000 fab2 	bl	8009296 <__retarget_lock_release_recursive>
 8008d32:	4628      	mov	r0, r5
 8008d34:	bd70      	pop	{r4, r5, r6, pc}
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	da04      	bge.n	8008d44 <_puts_r+0xac>
 8008d3a:	69a2      	ldr	r2, [r4, #24]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	dc06      	bgt.n	8008d4e <_puts_r+0xb6>
 8008d40:	290a      	cmp	r1, #10
 8008d42:	d004      	beq.n	8008d4e <_puts_r+0xb6>
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	6022      	str	r2, [r4, #0]
 8008d4a:	7019      	strb	r1, [r3, #0]
 8008d4c:	e7c5      	b.n	8008cda <_puts_r+0x42>
 8008d4e:	4622      	mov	r2, r4
 8008d50:	4628      	mov	r0, r5
 8008d52:	f000 f827 	bl	8008da4 <__swbuf_r>
 8008d56:	3001      	adds	r0, #1
 8008d58:	d1bf      	bne.n	8008cda <_puts_r+0x42>
 8008d5a:	e7df      	b.n	8008d1c <_puts_r+0x84>
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	250a      	movs	r5, #10
 8008d60:	1c5a      	adds	r2, r3, #1
 8008d62:	6022      	str	r2, [r4, #0]
 8008d64:	701d      	strb	r5, [r3, #0]
 8008d66:	e7db      	b.n	8008d20 <_puts_r+0x88>
 8008d68:	08021044 	.word	0x08021044
 8008d6c:	08021064 	.word	0x08021064
 8008d70:	08021024 	.word	0x08021024

08008d74 <puts>:
 8008d74:	4b02      	ldr	r3, [pc, #8]	; (8008d80 <puts+0xc>)
 8008d76:	4601      	mov	r1, r0
 8008d78:	6818      	ldr	r0, [r3, #0]
 8008d7a:	f7ff bf8d 	b.w	8008c98 <_puts_r>
 8008d7e:	bf00      	nop
 8008d80:	20000920 	.word	0x20000920

08008d84 <_sbrk_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d06      	ldr	r5, [pc, #24]	; (8008da0 <_sbrk_r+0x1c>)
 8008d88:	2300      	movs	r3, #0
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	4608      	mov	r0, r1
 8008d8e:	602b      	str	r3, [r5, #0]
 8008d90:	f7f8 fbbe 	bl	8001510 <_sbrk>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_sbrk_r+0x1a>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_sbrk_r+0x1a>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	200011f8 	.word	0x200011f8

08008da4 <__swbuf_r>:
 8008da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da6:	460e      	mov	r6, r1
 8008da8:	4614      	mov	r4, r2
 8008daa:	4605      	mov	r5, r0
 8008dac:	b118      	cbz	r0, 8008db6 <__swbuf_r+0x12>
 8008dae:	6983      	ldr	r3, [r0, #24]
 8008db0:	b90b      	cbnz	r3, 8008db6 <__swbuf_r+0x12>
 8008db2:	f000 f9d1 	bl	8009158 <__sinit>
 8008db6:	4b21      	ldr	r3, [pc, #132]	; (8008e3c <__swbuf_r+0x98>)
 8008db8:	429c      	cmp	r4, r3
 8008dba:	d12b      	bne.n	8008e14 <__swbuf_r+0x70>
 8008dbc:	686c      	ldr	r4, [r5, #4]
 8008dbe:	69a3      	ldr	r3, [r4, #24]
 8008dc0:	60a3      	str	r3, [r4, #8]
 8008dc2:	89a3      	ldrh	r3, [r4, #12]
 8008dc4:	071a      	lsls	r2, r3, #28
 8008dc6:	d52f      	bpl.n	8008e28 <__swbuf_r+0x84>
 8008dc8:	6923      	ldr	r3, [r4, #16]
 8008dca:	b36b      	cbz	r3, 8008e28 <__swbuf_r+0x84>
 8008dcc:	6923      	ldr	r3, [r4, #16]
 8008dce:	6820      	ldr	r0, [r4, #0]
 8008dd0:	1ac0      	subs	r0, r0, r3
 8008dd2:	6963      	ldr	r3, [r4, #20]
 8008dd4:	b2f6      	uxtb	r6, r6
 8008dd6:	4283      	cmp	r3, r0
 8008dd8:	4637      	mov	r7, r6
 8008dda:	dc04      	bgt.n	8008de6 <__swbuf_r+0x42>
 8008ddc:	4621      	mov	r1, r4
 8008dde:	4628      	mov	r0, r5
 8008de0:	f000 f926 	bl	8009030 <_fflush_r>
 8008de4:	bb30      	cbnz	r0, 8008e34 <__swbuf_r+0x90>
 8008de6:	68a3      	ldr	r3, [r4, #8]
 8008de8:	3b01      	subs	r3, #1
 8008dea:	60a3      	str	r3, [r4, #8]
 8008dec:	6823      	ldr	r3, [r4, #0]
 8008dee:	1c5a      	adds	r2, r3, #1
 8008df0:	6022      	str	r2, [r4, #0]
 8008df2:	701e      	strb	r6, [r3, #0]
 8008df4:	6963      	ldr	r3, [r4, #20]
 8008df6:	3001      	adds	r0, #1
 8008df8:	4283      	cmp	r3, r0
 8008dfa:	d004      	beq.n	8008e06 <__swbuf_r+0x62>
 8008dfc:	89a3      	ldrh	r3, [r4, #12]
 8008dfe:	07db      	lsls	r3, r3, #31
 8008e00:	d506      	bpl.n	8008e10 <__swbuf_r+0x6c>
 8008e02:	2e0a      	cmp	r6, #10
 8008e04:	d104      	bne.n	8008e10 <__swbuf_r+0x6c>
 8008e06:	4621      	mov	r1, r4
 8008e08:	4628      	mov	r0, r5
 8008e0a:	f000 f911 	bl	8009030 <_fflush_r>
 8008e0e:	b988      	cbnz	r0, 8008e34 <__swbuf_r+0x90>
 8008e10:	4638      	mov	r0, r7
 8008e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e14:	4b0a      	ldr	r3, [pc, #40]	; (8008e40 <__swbuf_r+0x9c>)
 8008e16:	429c      	cmp	r4, r3
 8008e18:	d101      	bne.n	8008e1e <__swbuf_r+0x7a>
 8008e1a:	68ac      	ldr	r4, [r5, #8]
 8008e1c:	e7cf      	b.n	8008dbe <__swbuf_r+0x1a>
 8008e1e:	4b09      	ldr	r3, [pc, #36]	; (8008e44 <__swbuf_r+0xa0>)
 8008e20:	429c      	cmp	r4, r3
 8008e22:	bf08      	it	eq
 8008e24:	68ec      	ldreq	r4, [r5, #12]
 8008e26:	e7ca      	b.n	8008dbe <__swbuf_r+0x1a>
 8008e28:	4621      	mov	r1, r4
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	f000 f80c 	bl	8008e48 <__swsetup_r>
 8008e30:	2800      	cmp	r0, #0
 8008e32:	d0cb      	beq.n	8008dcc <__swbuf_r+0x28>
 8008e34:	f04f 37ff 	mov.w	r7, #4294967295
 8008e38:	e7ea      	b.n	8008e10 <__swbuf_r+0x6c>
 8008e3a:	bf00      	nop
 8008e3c:	08021044 	.word	0x08021044
 8008e40:	08021064 	.word	0x08021064
 8008e44:	08021024 	.word	0x08021024

08008e48 <__swsetup_r>:
 8008e48:	4b32      	ldr	r3, [pc, #200]	; (8008f14 <__swsetup_r+0xcc>)
 8008e4a:	b570      	push	{r4, r5, r6, lr}
 8008e4c:	681d      	ldr	r5, [r3, #0]
 8008e4e:	4606      	mov	r6, r0
 8008e50:	460c      	mov	r4, r1
 8008e52:	b125      	cbz	r5, 8008e5e <__swsetup_r+0x16>
 8008e54:	69ab      	ldr	r3, [r5, #24]
 8008e56:	b913      	cbnz	r3, 8008e5e <__swsetup_r+0x16>
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f000 f97d 	bl	8009158 <__sinit>
 8008e5e:	4b2e      	ldr	r3, [pc, #184]	; (8008f18 <__swsetup_r+0xd0>)
 8008e60:	429c      	cmp	r4, r3
 8008e62:	d10f      	bne.n	8008e84 <__swsetup_r+0x3c>
 8008e64:	686c      	ldr	r4, [r5, #4]
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e6c:	0719      	lsls	r1, r3, #28
 8008e6e:	d42c      	bmi.n	8008eca <__swsetup_r+0x82>
 8008e70:	06dd      	lsls	r5, r3, #27
 8008e72:	d411      	bmi.n	8008e98 <__swsetup_r+0x50>
 8008e74:	2309      	movs	r3, #9
 8008e76:	6033      	str	r3, [r6, #0]
 8008e78:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008e7c:	81a3      	strh	r3, [r4, #12]
 8008e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e82:	e03e      	b.n	8008f02 <__swsetup_r+0xba>
 8008e84:	4b25      	ldr	r3, [pc, #148]	; (8008f1c <__swsetup_r+0xd4>)
 8008e86:	429c      	cmp	r4, r3
 8008e88:	d101      	bne.n	8008e8e <__swsetup_r+0x46>
 8008e8a:	68ac      	ldr	r4, [r5, #8]
 8008e8c:	e7eb      	b.n	8008e66 <__swsetup_r+0x1e>
 8008e8e:	4b24      	ldr	r3, [pc, #144]	; (8008f20 <__swsetup_r+0xd8>)
 8008e90:	429c      	cmp	r4, r3
 8008e92:	bf08      	it	eq
 8008e94:	68ec      	ldreq	r4, [r5, #12]
 8008e96:	e7e6      	b.n	8008e66 <__swsetup_r+0x1e>
 8008e98:	0758      	lsls	r0, r3, #29
 8008e9a:	d512      	bpl.n	8008ec2 <__swsetup_r+0x7a>
 8008e9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e9e:	b141      	cbz	r1, 8008eb2 <__swsetup_r+0x6a>
 8008ea0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ea4:	4299      	cmp	r1, r3
 8008ea6:	d002      	beq.n	8008eae <__swsetup_r+0x66>
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f7ff fdfd 	bl	8008aa8 <_free_r>
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6363      	str	r3, [r4, #52]	; 0x34
 8008eb2:	89a3      	ldrh	r3, [r4, #12]
 8008eb4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008eb8:	81a3      	strh	r3, [r4, #12]
 8008eba:	2300      	movs	r3, #0
 8008ebc:	6063      	str	r3, [r4, #4]
 8008ebe:	6923      	ldr	r3, [r4, #16]
 8008ec0:	6023      	str	r3, [r4, #0]
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	f043 0308 	orr.w	r3, r3, #8
 8008ec8:	81a3      	strh	r3, [r4, #12]
 8008eca:	6923      	ldr	r3, [r4, #16]
 8008ecc:	b94b      	cbnz	r3, 8008ee2 <__swsetup_r+0x9a>
 8008ece:	89a3      	ldrh	r3, [r4, #12]
 8008ed0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ed4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ed8:	d003      	beq.n	8008ee2 <__swsetup_r+0x9a>
 8008eda:	4621      	mov	r1, r4
 8008edc:	4630      	mov	r0, r6
 8008ede:	f000 fa01 	bl	80092e4 <__smakebuf_r>
 8008ee2:	89a0      	ldrh	r0, [r4, #12]
 8008ee4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ee8:	f010 0301 	ands.w	r3, r0, #1
 8008eec:	d00a      	beq.n	8008f04 <__swsetup_r+0xbc>
 8008eee:	2300      	movs	r3, #0
 8008ef0:	60a3      	str	r3, [r4, #8]
 8008ef2:	6963      	ldr	r3, [r4, #20]
 8008ef4:	425b      	negs	r3, r3
 8008ef6:	61a3      	str	r3, [r4, #24]
 8008ef8:	6923      	ldr	r3, [r4, #16]
 8008efa:	b943      	cbnz	r3, 8008f0e <__swsetup_r+0xc6>
 8008efc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f00:	d1ba      	bne.n	8008e78 <__swsetup_r+0x30>
 8008f02:	bd70      	pop	{r4, r5, r6, pc}
 8008f04:	0781      	lsls	r1, r0, #30
 8008f06:	bf58      	it	pl
 8008f08:	6963      	ldrpl	r3, [r4, #20]
 8008f0a:	60a3      	str	r3, [r4, #8]
 8008f0c:	e7f4      	b.n	8008ef8 <__swsetup_r+0xb0>
 8008f0e:	2000      	movs	r0, #0
 8008f10:	e7f7      	b.n	8008f02 <__swsetup_r+0xba>
 8008f12:	bf00      	nop
 8008f14:	20000920 	.word	0x20000920
 8008f18:	08021044 	.word	0x08021044
 8008f1c:	08021064 	.word	0x08021064
 8008f20:	08021024 	.word	0x08021024

08008f24 <__sflush_r>:
 8008f24:	898a      	ldrh	r2, [r1, #12]
 8008f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2a:	4605      	mov	r5, r0
 8008f2c:	0710      	lsls	r0, r2, #28
 8008f2e:	460c      	mov	r4, r1
 8008f30:	d458      	bmi.n	8008fe4 <__sflush_r+0xc0>
 8008f32:	684b      	ldr	r3, [r1, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	dc05      	bgt.n	8008f44 <__sflush_r+0x20>
 8008f38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	dc02      	bgt.n	8008f44 <__sflush_r+0x20>
 8008f3e:	2000      	movs	r0, #0
 8008f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f46:	2e00      	cmp	r6, #0
 8008f48:	d0f9      	beq.n	8008f3e <__sflush_r+0x1a>
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f50:	682f      	ldr	r7, [r5, #0]
 8008f52:	602b      	str	r3, [r5, #0]
 8008f54:	d032      	beq.n	8008fbc <__sflush_r+0x98>
 8008f56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f58:	89a3      	ldrh	r3, [r4, #12]
 8008f5a:	075a      	lsls	r2, r3, #29
 8008f5c:	d505      	bpl.n	8008f6a <__sflush_r+0x46>
 8008f5e:	6863      	ldr	r3, [r4, #4]
 8008f60:	1ac0      	subs	r0, r0, r3
 8008f62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f64:	b10b      	cbz	r3, 8008f6a <__sflush_r+0x46>
 8008f66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f68:	1ac0      	subs	r0, r0, r3
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f70:	6a21      	ldr	r1, [r4, #32]
 8008f72:	4628      	mov	r0, r5
 8008f74:	47b0      	blx	r6
 8008f76:	1c43      	adds	r3, r0, #1
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	d106      	bne.n	8008f8a <__sflush_r+0x66>
 8008f7c:	6829      	ldr	r1, [r5, #0]
 8008f7e:	291d      	cmp	r1, #29
 8008f80:	d82c      	bhi.n	8008fdc <__sflush_r+0xb8>
 8008f82:	4a2a      	ldr	r2, [pc, #168]	; (800902c <__sflush_r+0x108>)
 8008f84:	40ca      	lsrs	r2, r1
 8008f86:	07d6      	lsls	r6, r2, #31
 8008f88:	d528      	bpl.n	8008fdc <__sflush_r+0xb8>
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	6062      	str	r2, [r4, #4]
 8008f8e:	04d9      	lsls	r1, r3, #19
 8008f90:	6922      	ldr	r2, [r4, #16]
 8008f92:	6022      	str	r2, [r4, #0]
 8008f94:	d504      	bpl.n	8008fa0 <__sflush_r+0x7c>
 8008f96:	1c42      	adds	r2, r0, #1
 8008f98:	d101      	bne.n	8008f9e <__sflush_r+0x7a>
 8008f9a:	682b      	ldr	r3, [r5, #0]
 8008f9c:	b903      	cbnz	r3, 8008fa0 <__sflush_r+0x7c>
 8008f9e:	6560      	str	r0, [r4, #84]	; 0x54
 8008fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fa2:	602f      	str	r7, [r5, #0]
 8008fa4:	2900      	cmp	r1, #0
 8008fa6:	d0ca      	beq.n	8008f3e <__sflush_r+0x1a>
 8008fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fac:	4299      	cmp	r1, r3
 8008fae:	d002      	beq.n	8008fb6 <__sflush_r+0x92>
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	f7ff fd79 	bl	8008aa8 <_free_r>
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	6360      	str	r0, [r4, #52]	; 0x34
 8008fba:	e7c1      	b.n	8008f40 <__sflush_r+0x1c>
 8008fbc:	6a21      	ldr	r1, [r4, #32]
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	47b0      	blx	r6
 8008fc4:	1c41      	adds	r1, r0, #1
 8008fc6:	d1c7      	bne.n	8008f58 <__sflush_r+0x34>
 8008fc8:	682b      	ldr	r3, [r5, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0c4      	beq.n	8008f58 <__sflush_r+0x34>
 8008fce:	2b1d      	cmp	r3, #29
 8008fd0:	d001      	beq.n	8008fd6 <__sflush_r+0xb2>
 8008fd2:	2b16      	cmp	r3, #22
 8008fd4:	d101      	bne.n	8008fda <__sflush_r+0xb6>
 8008fd6:	602f      	str	r7, [r5, #0]
 8008fd8:	e7b1      	b.n	8008f3e <__sflush_r+0x1a>
 8008fda:	89a3      	ldrh	r3, [r4, #12]
 8008fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fe0:	81a3      	strh	r3, [r4, #12]
 8008fe2:	e7ad      	b.n	8008f40 <__sflush_r+0x1c>
 8008fe4:	690f      	ldr	r7, [r1, #16]
 8008fe6:	2f00      	cmp	r7, #0
 8008fe8:	d0a9      	beq.n	8008f3e <__sflush_r+0x1a>
 8008fea:	0793      	lsls	r3, r2, #30
 8008fec:	680e      	ldr	r6, [r1, #0]
 8008fee:	bf08      	it	eq
 8008ff0:	694b      	ldreq	r3, [r1, #20]
 8008ff2:	600f      	str	r7, [r1, #0]
 8008ff4:	bf18      	it	ne
 8008ff6:	2300      	movne	r3, #0
 8008ff8:	eba6 0807 	sub.w	r8, r6, r7
 8008ffc:	608b      	str	r3, [r1, #8]
 8008ffe:	f1b8 0f00 	cmp.w	r8, #0
 8009002:	dd9c      	ble.n	8008f3e <__sflush_r+0x1a>
 8009004:	6a21      	ldr	r1, [r4, #32]
 8009006:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009008:	4643      	mov	r3, r8
 800900a:	463a      	mov	r2, r7
 800900c:	4628      	mov	r0, r5
 800900e:	47b0      	blx	r6
 8009010:	2800      	cmp	r0, #0
 8009012:	dc06      	bgt.n	8009022 <__sflush_r+0xfe>
 8009014:	89a3      	ldrh	r3, [r4, #12]
 8009016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800901a:	81a3      	strh	r3, [r4, #12]
 800901c:	f04f 30ff 	mov.w	r0, #4294967295
 8009020:	e78e      	b.n	8008f40 <__sflush_r+0x1c>
 8009022:	4407      	add	r7, r0
 8009024:	eba8 0800 	sub.w	r8, r8, r0
 8009028:	e7e9      	b.n	8008ffe <__sflush_r+0xda>
 800902a:	bf00      	nop
 800902c:	20400001 	.word	0x20400001

08009030 <_fflush_r>:
 8009030:	b538      	push	{r3, r4, r5, lr}
 8009032:	690b      	ldr	r3, [r1, #16]
 8009034:	4605      	mov	r5, r0
 8009036:	460c      	mov	r4, r1
 8009038:	b913      	cbnz	r3, 8009040 <_fflush_r+0x10>
 800903a:	2500      	movs	r5, #0
 800903c:	4628      	mov	r0, r5
 800903e:	bd38      	pop	{r3, r4, r5, pc}
 8009040:	b118      	cbz	r0, 800904a <_fflush_r+0x1a>
 8009042:	6983      	ldr	r3, [r0, #24]
 8009044:	b90b      	cbnz	r3, 800904a <_fflush_r+0x1a>
 8009046:	f000 f887 	bl	8009158 <__sinit>
 800904a:	4b14      	ldr	r3, [pc, #80]	; (800909c <_fflush_r+0x6c>)
 800904c:	429c      	cmp	r4, r3
 800904e:	d11b      	bne.n	8009088 <_fflush_r+0x58>
 8009050:	686c      	ldr	r4, [r5, #4]
 8009052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d0ef      	beq.n	800903a <_fflush_r+0xa>
 800905a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800905c:	07d0      	lsls	r0, r2, #31
 800905e:	d404      	bmi.n	800906a <_fflush_r+0x3a>
 8009060:	0599      	lsls	r1, r3, #22
 8009062:	d402      	bmi.n	800906a <_fflush_r+0x3a>
 8009064:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009066:	f000 f915 	bl	8009294 <__retarget_lock_acquire_recursive>
 800906a:	4628      	mov	r0, r5
 800906c:	4621      	mov	r1, r4
 800906e:	f7ff ff59 	bl	8008f24 <__sflush_r>
 8009072:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009074:	07da      	lsls	r2, r3, #31
 8009076:	4605      	mov	r5, r0
 8009078:	d4e0      	bmi.n	800903c <_fflush_r+0xc>
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	059b      	lsls	r3, r3, #22
 800907e:	d4dd      	bmi.n	800903c <_fflush_r+0xc>
 8009080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009082:	f000 f908 	bl	8009296 <__retarget_lock_release_recursive>
 8009086:	e7d9      	b.n	800903c <_fflush_r+0xc>
 8009088:	4b05      	ldr	r3, [pc, #20]	; (80090a0 <_fflush_r+0x70>)
 800908a:	429c      	cmp	r4, r3
 800908c:	d101      	bne.n	8009092 <_fflush_r+0x62>
 800908e:	68ac      	ldr	r4, [r5, #8]
 8009090:	e7df      	b.n	8009052 <_fflush_r+0x22>
 8009092:	4b04      	ldr	r3, [pc, #16]	; (80090a4 <_fflush_r+0x74>)
 8009094:	429c      	cmp	r4, r3
 8009096:	bf08      	it	eq
 8009098:	68ec      	ldreq	r4, [r5, #12]
 800909a:	e7da      	b.n	8009052 <_fflush_r+0x22>
 800909c:	08021044 	.word	0x08021044
 80090a0:	08021064 	.word	0x08021064
 80090a4:	08021024 	.word	0x08021024

080090a8 <std>:
 80090a8:	2300      	movs	r3, #0
 80090aa:	b510      	push	{r4, lr}
 80090ac:	4604      	mov	r4, r0
 80090ae:	e9c0 3300 	strd	r3, r3, [r0]
 80090b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090b6:	6083      	str	r3, [r0, #8]
 80090b8:	8181      	strh	r1, [r0, #12]
 80090ba:	6643      	str	r3, [r0, #100]	; 0x64
 80090bc:	81c2      	strh	r2, [r0, #14]
 80090be:	6183      	str	r3, [r0, #24]
 80090c0:	4619      	mov	r1, r3
 80090c2:	2208      	movs	r2, #8
 80090c4:	305c      	adds	r0, #92	; 0x5c
 80090c6:	f7ff fce7 	bl	8008a98 <memset>
 80090ca:	4b05      	ldr	r3, [pc, #20]	; (80090e0 <std+0x38>)
 80090cc:	6263      	str	r3, [r4, #36]	; 0x24
 80090ce:	4b05      	ldr	r3, [pc, #20]	; (80090e4 <std+0x3c>)
 80090d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80090d2:	4b05      	ldr	r3, [pc, #20]	; (80090e8 <std+0x40>)
 80090d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090d6:	4b05      	ldr	r3, [pc, #20]	; (80090ec <std+0x44>)
 80090d8:	6224      	str	r4, [r4, #32]
 80090da:	6323      	str	r3, [r4, #48]	; 0x30
 80090dc:	bd10      	pop	{r4, pc}
 80090de:	bf00      	nop
 80090e0:	08009959 	.word	0x08009959
 80090e4:	0800997b 	.word	0x0800997b
 80090e8:	080099b3 	.word	0x080099b3
 80090ec:	080099d7 	.word	0x080099d7

080090f0 <_cleanup_r>:
 80090f0:	4901      	ldr	r1, [pc, #4]	; (80090f8 <_cleanup_r+0x8>)
 80090f2:	f000 b8af 	b.w	8009254 <_fwalk_reent>
 80090f6:	bf00      	nop
 80090f8:	08009031 	.word	0x08009031

080090fc <__sfmoreglue>:
 80090fc:	b570      	push	{r4, r5, r6, lr}
 80090fe:	2268      	movs	r2, #104	; 0x68
 8009100:	1e4d      	subs	r5, r1, #1
 8009102:	4355      	muls	r5, r2
 8009104:	460e      	mov	r6, r1
 8009106:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800910a:	f7ff fd39 	bl	8008b80 <_malloc_r>
 800910e:	4604      	mov	r4, r0
 8009110:	b140      	cbz	r0, 8009124 <__sfmoreglue+0x28>
 8009112:	2100      	movs	r1, #0
 8009114:	e9c0 1600 	strd	r1, r6, [r0]
 8009118:	300c      	adds	r0, #12
 800911a:	60a0      	str	r0, [r4, #8]
 800911c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009120:	f7ff fcba 	bl	8008a98 <memset>
 8009124:	4620      	mov	r0, r4
 8009126:	bd70      	pop	{r4, r5, r6, pc}

08009128 <__sfp_lock_acquire>:
 8009128:	4801      	ldr	r0, [pc, #4]	; (8009130 <__sfp_lock_acquire+0x8>)
 800912a:	f000 b8b3 	b.w	8009294 <__retarget_lock_acquire_recursive>
 800912e:	bf00      	nop
 8009130:	200011f5 	.word	0x200011f5

08009134 <__sfp_lock_release>:
 8009134:	4801      	ldr	r0, [pc, #4]	; (800913c <__sfp_lock_release+0x8>)
 8009136:	f000 b8ae 	b.w	8009296 <__retarget_lock_release_recursive>
 800913a:	bf00      	nop
 800913c:	200011f5 	.word	0x200011f5

08009140 <__sinit_lock_acquire>:
 8009140:	4801      	ldr	r0, [pc, #4]	; (8009148 <__sinit_lock_acquire+0x8>)
 8009142:	f000 b8a7 	b.w	8009294 <__retarget_lock_acquire_recursive>
 8009146:	bf00      	nop
 8009148:	200011f6 	.word	0x200011f6

0800914c <__sinit_lock_release>:
 800914c:	4801      	ldr	r0, [pc, #4]	; (8009154 <__sinit_lock_release+0x8>)
 800914e:	f000 b8a2 	b.w	8009296 <__retarget_lock_release_recursive>
 8009152:	bf00      	nop
 8009154:	200011f6 	.word	0x200011f6

08009158 <__sinit>:
 8009158:	b510      	push	{r4, lr}
 800915a:	4604      	mov	r4, r0
 800915c:	f7ff fff0 	bl	8009140 <__sinit_lock_acquire>
 8009160:	69a3      	ldr	r3, [r4, #24]
 8009162:	b11b      	cbz	r3, 800916c <__sinit+0x14>
 8009164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009168:	f7ff bff0 	b.w	800914c <__sinit_lock_release>
 800916c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009170:	6523      	str	r3, [r4, #80]	; 0x50
 8009172:	4b13      	ldr	r3, [pc, #76]	; (80091c0 <__sinit+0x68>)
 8009174:	4a13      	ldr	r2, [pc, #76]	; (80091c4 <__sinit+0x6c>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	62a2      	str	r2, [r4, #40]	; 0x28
 800917a:	42a3      	cmp	r3, r4
 800917c:	bf04      	itt	eq
 800917e:	2301      	moveq	r3, #1
 8009180:	61a3      	streq	r3, [r4, #24]
 8009182:	4620      	mov	r0, r4
 8009184:	f000 f820 	bl	80091c8 <__sfp>
 8009188:	6060      	str	r0, [r4, #4]
 800918a:	4620      	mov	r0, r4
 800918c:	f000 f81c 	bl	80091c8 <__sfp>
 8009190:	60a0      	str	r0, [r4, #8]
 8009192:	4620      	mov	r0, r4
 8009194:	f000 f818 	bl	80091c8 <__sfp>
 8009198:	2200      	movs	r2, #0
 800919a:	60e0      	str	r0, [r4, #12]
 800919c:	2104      	movs	r1, #4
 800919e:	6860      	ldr	r0, [r4, #4]
 80091a0:	f7ff ff82 	bl	80090a8 <std>
 80091a4:	68a0      	ldr	r0, [r4, #8]
 80091a6:	2201      	movs	r2, #1
 80091a8:	2109      	movs	r1, #9
 80091aa:	f7ff ff7d 	bl	80090a8 <std>
 80091ae:	68e0      	ldr	r0, [r4, #12]
 80091b0:	2202      	movs	r2, #2
 80091b2:	2112      	movs	r1, #18
 80091b4:	f7ff ff78 	bl	80090a8 <std>
 80091b8:	2301      	movs	r3, #1
 80091ba:	61a3      	str	r3, [r4, #24]
 80091bc:	e7d2      	b.n	8009164 <__sinit+0xc>
 80091be:	bf00      	nop
 80091c0:	08021020 	.word	0x08021020
 80091c4:	080090f1 	.word	0x080090f1

080091c8 <__sfp>:
 80091c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ca:	4607      	mov	r7, r0
 80091cc:	f7ff ffac 	bl	8009128 <__sfp_lock_acquire>
 80091d0:	4b1e      	ldr	r3, [pc, #120]	; (800924c <__sfp+0x84>)
 80091d2:	681e      	ldr	r6, [r3, #0]
 80091d4:	69b3      	ldr	r3, [r6, #24]
 80091d6:	b913      	cbnz	r3, 80091de <__sfp+0x16>
 80091d8:	4630      	mov	r0, r6
 80091da:	f7ff ffbd 	bl	8009158 <__sinit>
 80091de:	3648      	adds	r6, #72	; 0x48
 80091e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80091e4:	3b01      	subs	r3, #1
 80091e6:	d503      	bpl.n	80091f0 <__sfp+0x28>
 80091e8:	6833      	ldr	r3, [r6, #0]
 80091ea:	b30b      	cbz	r3, 8009230 <__sfp+0x68>
 80091ec:	6836      	ldr	r6, [r6, #0]
 80091ee:	e7f7      	b.n	80091e0 <__sfp+0x18>
 80091f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80091f4:	b9d5      	cbnz	r5, 800922c <__sfp+0x64>
 80091f6:	4b16      	ldr	r3, [pc, #88]	; (8009250 <__sfp+0x88>)
 80091f8:	60e3      	str	r3, [r4, #12]
 80091fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80091fe:	6665      	str	r5, [r4, #100]	; 0x64
 8009200:	f000 f847 	bl	8009292 <__retarget_lock_init_recursive>
 8009204:	f7ff ff96 	bl	8009134 <__sfp_lock_release>
 8009208:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800920c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009210:	6025      	str	r5, [r4, #0]
 8009212:	61a5      	str	r5, [r4, #24]
 8009214:	2208      	movs	r2, #8
 8009216:	4629      	mov	r1, r5
 8009218:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800921c:	f7ff fc3c 	bl	8008a98 <memset>
 8009220:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009224:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009228:	4620      	mov	r0, r4
 800922a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800922c:	3468      	adds	r4, #104	; 0x68
 800922e:	e7d9      	b.n	80091e4 <__sfp+0x1c>
 8009230:	2104      	movs	r1, #4
 8009232:	4638      	mov	r0, r7
 8009234:	f7ff ff62 	bl	80090fc <__sfmoreglue>
 8009238:	4604      	mov	r4, r0
 800923a:	6030      	str	r0, [r6, #0]
 800923c:	2800      	cmp	r0, #0
 800923e:	d1d5      	bne.n	80091ec <__sfp+0x24>
 8009240:	f7ff ff78 	bl	8009134 <__sfp_lock_release>
 8009244:	230c      	movs	r3, #12
 8009246:	603b      	str	r3, [r7, #0]
 8009248:	e7ee      	b.n	8009228 <__sfp+0x60>
 800924a:	bf00      	nop
 800924c:	08021020 	.word	0x08021020
 8009250:	ffff0001 	.word	0xffff0001

08009254 <_fwalk_reent>:
 8009254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009258:	4606      	mov	r6, r0
 800925a:	4688      	mov	r8, r1
 800925c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009260:	2700      	movs	r7, #0
 8009262:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009266:	f1b9 0901 	subs.w	r9, r9, #1
 800926a:	d505      	bpl.n	8009278 <_fwalk_reent+0x24>
 800926c:	6824      	ldr	r4, [r4, #0]
 800926e:	2c00      	cmp	r4, #0
 8009270:	d1f7      	bne.n	8009262 <_fwalk_reent+0xe>
 8009272:	4638      	mov	r0, r7
 8009274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009278:	89ab      	ldrh	r3, [r5, #12]
 800927a:	2b01      	cmp	r3, #1
 800927c:	d907      	bls.n	800928e <_fwalk_reent+0x3a>
 800927e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009282:	3301      	adds	r3, #1
 8009284:	d003      	beq.n	800928e <_fwalk_reent+0x3a>
 8009286:	4629      	mov	r1, r5
 8009288:	4630      	mov	r0, r6
 800928a:	47c0      	blx	r8
 800928c:	4307      	orrs	r7, r0
 800928e:	3568      	adds	r5, #104	; 0x68
 8009290:	e7e9      	b.n	8009266 <_fwalk_reent+0x12>

08009292 <__retarget_lock_init_recursive>:
 8009292:	4770      	bx	lr

08009294 <__retarget_lock_acquire_recursive>:
 8009294:	4770      	bx	lr

08009296 <__retarget_lock_release_recursive>:
 8009296:	4770      	bx	lr

08009298 <__swhatbuf_r>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	460e      	mov	r6, r1
 800929c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a0:	2900      	cmp	r1, #0
 80092a2:	b096      	sub	sp, #88	; 0x58
 80092a4:	4614      	mov	r4, r2
 80092a6:	461d      	mov	r5, r3
 80092a8:	da08      	bge.n	80092bc <__swhatbuf_r+0x24>
 80092aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80092ae:	2200      	movs	r2, #0
 80092b0:	602a      	str	r2, [r5, #0]
 80092b2:	061a      	lsls	r2, r3, #24
 80092b4:	d410      	bmi.n	80092d8 <__swhatbuf_r+0x40>
 80092b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092ba:	e00e      	b.n	80092da <__swhatbuf_r+0x42>
 80092bc:	466a      	mov	r2, sp
 80092be:	f000 fbb1 	bl	8009a24 <_fstat_r>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	dbf1      	blt.n	80092aa <__swhatbuf_r+0x12>
 80092c6:	9a01      	ldr	r2, [sp, #4]
 80092c8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80092cc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80092d0:	425a      	negs	r2, r3
 80092d2:	415a      	adcs	r2, r3
 80092d4:	602a      	str	r2, [r5, #0]
 80092d6:	e7ee      	b.n	80092b6 <__swhatbuf_r+0x1e>
 80092d8:	2340      	movs	r3, #64	; 0x40
 80092da:	2000      	movs	r0, #0
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	b016      	add	sp, #88	; 0x58
 80092e0:	bd70      	pop	{r4, r5, r6, pc}
	...

080092e4 <__smakebuf_r>:
 80092e4:	898b      	ldrh	r3, [r1, #12]
 80092e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092e8:	079d      	lsls	r5, r3, #30
 80092ea:	4606      	mov	r6, r0
 80092ec:	460c      	mov	r4, r1
 80092ee:	d507      	bpl.n	8009300 <__smakebuf_r+0x1c>
 80092f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092f4:	6023      	str	r3, [r4, #0]
 80092f6:	6123      	str	r3, [r4, #16]
 80092f8:	2301      	movs	r3, #1
 80092fa:	6163      	str	r3, [r4, #20]
 80092fc:	b002      	add	sp, #8
 80092fe:	bd70      	pop	{r4, r5, r6, pc}
 8009300:	ab01      	add	r3, sp, #4
 8009302:	466a      	mov	r2, sp
 8009304:	f7ff ffc8 	bl	8009298 <__swhatbuf_r>
 8009308:	9900      	ldr	r1, [sp, #0]
 800930a:	4605      	mov	r5, r0
 800930c:	4630      	mov	r0, r6
 800930e:	f7ff fc37 	bl	8008b80 <_malloc_r>
 8009312:	b948      	cbnz	r0, 8009328 <__smakebuf_r+0x44>
 8009314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009318:	059a      	lsls	r2, r3, #22
 800931a:	d4ef      	bmi.n	80092fc <__smakebuf_r+0x18>
 800931c:	f023 0303 	bic.w	r3, r3, #3
 8009320:	f043 0302 	orr.w	r3, r3, #2
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e7e3      	b.n	80092f0 <__smakebuf_r+0xc>
 8009328:	4b0d      	ldr	r3, [pc, #52]	; (8009360 <__smakebuf_r+0x7c>)
 800932a:	62b3      	str	r3, [r6, #40]	; 0x28
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	6020      	str	r0, [r4, #0]
 8009330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	9b00      	ldr	r3, [sp, #0]
 8009338:	6163      	str	r3, [r4, #20]
 800933a:	9b01      	ldr	r3, [sp, #4]
 800933c:	6120      	str	r0, [r4, #16]
 800933e:	b15b      	cbz	r3, 8009358 <__smakebuf_r+0x74>
 8009340:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009344:	4630      	mov	r0, r6
 8009346:	f000 fb7f 	bl	8009a48 <_isatty_r>
 800934a:	b128      	cbz	r0, 8009358 <__smakebuf_r+0x74>
 800934c:	89a3      	ldrh	r3, [r4, #12]
 800934e:	f023 0303 	bic.w	r3, r3, #3
 8009352:	f043 0301 	orr.w	r3, r3, #1
 8009356:	81a3      	strh	r3, [r4, #12]
 8009358:	89a0      	ldrh	r0, [r4, #12]
 800935a:	4305      	orrs	r5, r0
 800935c:	81a5      	strh	r5, [r4, #12]
 800935e:	e7cd      	b.n	80092fc <__smakebuf_r+0x18>
 8009360:	080090f1 	.word	0x080090f1

08009364 <__malloc_lock>:
 8009364:	4801      	ldr	r0, [pc, #4]	; (800936c <__malloc_lock+0x8>)
 8009366:	f7ff bf95 	b.w	8009294 <__retarget_lock_acquire_recursive>
 800936a:	bf00      	nop
 800936c:	200011f4 	.word	0x200011f4

08009370 <__malloc_unlock>:
 8009370:	4801      	ldr	r0, [pc, #4]	; (8009378 <__malloc_unlock+0x8>)
 8009372:	f7ff bf90 	b.w	8009296 <__retarget_lock_release_recursive>
 8009376:	bf00      	nop
 8009378:	200011f4 	.word	0x200011f4

0800937c <__sfputc_r>:
 800937c:	6893      	ldr	r3, [r2, #8]
 800937e:	3b01      	subs	r3, #1
 8009380:	2b00      	cmp	r3, #0
 8009382:	b410      	push	{r4}
 8009384:	6093      	str	r3, [r2, #8]
 8009386:	da08      	bge.n	800939a <__sfputc_r+0x1e>
 8009388:	6994      	ldr	r4, [r2, #24]
 800938a:	42a3      	cmp	r3, r4
 800938c:	db01      	blt.n	8009392 <__sfputc_r+0x16>
 800938e:	290a      	cmp	r1, #10
 8009390:	d103      	bne.n	800939a <__sfputc_r+0x1e>
 8009392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009396:	f7ff bd05 	b.w	8008da4 <__swbuf_r>
 800939a:	6813      	ldr	r3, [r2, #0]
 800939c:	1c58      	adds	r0, r3, #1
 800939e:	6010      	str	r0, [r2, #0]
 80093a0:	7019      	strb	r1, [r3, #0]
 80093a2:	4608      	mov	r0, r1
 80093a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <__sfputs_r>:
 80093aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ac:	4606      	mov	r6, r0
 80093ae:	460f      	mov	r7, r1
 80093b0:	4614      	mov	r4, r2
 80093b2:	18d5      	adds	r5, r2, r3
 80093b4:	42ac      	cmp	r4, r5
 80093b6:	d101      	bne.n	80093bc <__sfputs_r+0x12>
 80093b8:	2000      	movs	r0, #0
 80093ba:	e007      	b.n	80093cc <__sfputs_r+0x22>
 80093bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093c0:	463a      	mov	r2, r7
 80093c2:	4630      	mov	r0, r6
 80093c4:	f7ff ffda 	bl	800937c <__sfputc_r>
 80093c8:	1c43      	adds	r3, r0, #1
 80093ca:	d1f3      	bne.n	80093b4 <__sfputs_r+0xa>
 80093cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093d0 <_vfiprintf_r>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	460d      	mov	r5, r1
 80093d6:	b09d      	sub	sp, #116	; 0x74
 80093d8:	4614      	mov	r4, r2
 80093da:	4698      	mov	r8, r3
 80093dc:	4606      	mov	r6, r0
 80093de:	b118      	cbz	r0, 80093e8 <_vfiprintf_r+0x18>
 80093e0:	6983      	ldr	r3, [r0, #24]
 80093e2:	b90b      	cbnz	r3, 80093e8 <_vfiprintf_r+0x18>
 80093e4:	f7ff feb8 	bl	8009158 <__sinit>
 80093e8:	4b89      	ldr	r3, [pc, #548]	; (8009610 <_vfiprintf_r+0x240>)
 80093ea:	429d      	cmp	r5, r3
 80093ec:	d11b      	bne.n	8009426 <_vfiprintf_r+0x56>
 80093ee:	6875      	ldr	r5, [r6, #4]
 80093f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093f2:	07d9      	lsls	r1, r3, #31
 80093f4:	d405      	bmi.n	8009402 <_vfiprintf_r+0x32>
 80093f6:	89ab      	ldrh	r3, [r5, #12]
 80093f8:	059a      	lsls	r2, r3, #22
 80093fa:	d402      	bmi.n	8009402 <_vfiprintf_r+0x32>
 80093fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093fe:	f7ff ff49 	bl	8009294 <__retarget_lock_acquire_recursive>
 8009402:	89ab      	ldrh	r3, [r5, #12]
 8009404:	071b      	lsls	r3, r3, #28
 8009406:	d501      	bpl.n	800940c <_vfiprintf_r+0x3c>
 8009408:	692b      	ldr	r3, [r5, #16]
 800940a:	b9eb      	cbnz	r3, 8009448 <_vfiprintf_r+0x78>
 800940c:	4629      	mov	r1, r5
 800940e:	4630      	mov	r0, r6
 8009410:	f7ff fd1a 	bl	8008e48 <__swsetup_r>
 8009414:	b1c0      	cbz	r0, 8009448 <_vfiprintf_r+0x78>
 8009416:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009418:	07dc      	lsls	r4, r3, #31
 800941a:	d50e      	bpl.n	800943a <_vfiprintf_r+0x6a>
 800941c:	f04f 30ff 	mov.w	r0, #4294967295
 8009420:	b01d      	add	sp, #116	; 0x74
 8009422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009426:	4b7b      	ldr	r3, [pc, #492]	; (8009614 <_vfiprintf_r+0x244>)
 8009428:	429d      	cmp	r5, r3
 800942a:	d101      	bne.n	8009430 <_vfiprintf_r+0x60>
 800942c:	68b5      	ldr	r5, [r6, #8]
 800942e:	e7df      	b.n	80093f0 <_vfiprintf_r+0x20>
 8009430:	4b79      	ldr	r3, [pc, #484]	; (8009618 <_vfiprintf_r+0x248>)
 8009432:	429d      	cmp	r5, r3
 8009434:	bf08      	it	eq
 8009436:	68f5      	ldreq	r5, [r6, #12]
 8009438:	e7da      	b.n	80093f0 <_vfiprintf_r+0x20>
 800943a:	89ab      	ldrh	r3, [r5, #12]
 800943c:	0598      	lsls	r0, r3, #22
 800943e:	d4ed      	bmi.n	800941c <_vfiprintf_r+0x4c>
 8009440:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009442:	f7ff ff28 	bl	8009296 <__retarget_lock_release_recursive>
 8009446:	e7e9      	b.n	800941c <_vfiprintf_r+0x4c>
 8009448:	2300      	movs	r3, #0
 800944a:	9309      	str	r3, [sp, #36]	; 0x24
 800944c:	2320      	movs	r3, #32
 800944e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009452:	f8cd 800c 	str.w	r8, [sp, #12]
 8009456:	2330      	movs	r3, #48	; 0x30
 8009458:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800961c <_vfiprintf_r+0x24c>
 800945c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009460:	f04f 0901 	mov.w	r9, #1
 8009464:	4623      	mov	r3, r4
 8009466:	469a      	mov	sl, r3
 8009468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800946c:	b10a      	cbz	r2, 8009472 <_vfiprintf_r+0xa2>
 800946e:	2a25      	cmp	r2, #37	; 0x25
 8009470:	d1f9      	bne.n	8009466 <_vfiprintf_r+0x96>
 8009472:	ebba 0b04 	subs.w	fp, sl, r4
 8009476:	d00b      	beq.n	8009490 <_vfiprintf_r+0xc0>
 8009478:	465b      	mov	r3, fp
 800947a:	4622      	mov	r2, r4
 800947c:	4629      	mov	r1, r5
 800947e:	4630      	mov	r0, r6
 8009480:	f7ff ff93 	bl	80093aa <__sfputs_r>
 8009484:	3001      	adds	r0, #1
 8009486:	f000 80aa 	beq.w	80095de <_vfiprintf_r+0x20e>
 800948a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800948c:	445a      	add	r2, fp
 800948e:	9209      	str	r2, [sp, #36]	; 0x24
 8009490:	f89a 3000 	ldrb.w	r3, [sl]
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 80a2 	beq.w	80095de <_vfiprintf_r+0x20e>
 800949a:	2300      	movs	r3, #0
 800949c:	f04f 32ff 	mov.w	r2, #4294967295
 80094a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094a4:	f10a 0a01 	add.w	sl, sl, #1
 80094a8:	9304      	str	r3, [sp, #16]
 80094aa:	9307      	str	r3, [sp, #28]
 80094ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094b0:	931a      	str	r3, [sp, #104]	; 0x68
 80094b2:	4654      	mov	r4, sl
 80094b4:	2205      	movs	r2, #5
 80094b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ba:	4858      	ldr	r0, [pc, #352]	; (800961c <_vfiprintf_r+0x24c>)
 80094bc:	f7f6 fea0 	bl	8000200 <memchr>
 80094c0:	9a04      	ldr	r2, [sp, #16]
 80094c2:	b9d8      	cbnz	r0, 80094fc <_vfiprintf_r+0x12c>
 80094c4:	06d1      	lsls	r1, r2, #27
 80094c6:	bf44      	itt	mi
 80094c8:	2320      	movmi	r3, #32
 80094ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094ce:	0713      	lsls	r3, r2, #28
 80094d0:	bf44      	itt	mi
 80094d2:	232b      	movmi	r3, #43	; 0x2b
 80094d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094d8:	f89a 3000 	ldrb.w	r3, [sl]
 80094dc:	2b2a      	cmp	r3, #42	; 0x2a
 80094de:	d015      	beq.n	800950c <_vfiprintf_r+0x13c>
 80094e0:	9a07      	ldr	r2, [sp, #28]
 80094e2:	4654      	mov	r4, sl
 80094e4:	2000      	movs	r0, #0
 80094e6:	f04f 0c0a 	mov.w	ip, #10
 80094ea:	4621      	mov	r1, r4
 80094ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094f0:	3b30      	subs	r3, #48	; 0x30
 80094f2:	2b09      	cmp	r3, #9
 80094f4:	d94e      	bls.n	8009594 <_vfiprintf_r+0x1c4>
 80094f6:	b1b0      	cbz	r0, 8009526 <_vfiprintf_r+0x156>
 80094f8:	9207      	str	r2, [sp, #28]
 80094fa:	e014      	b.n	8009526 <_vfiprintf_r+0x156>
 80094fc:	eba0 0308 	sub.w	r3, r0, r8
 8009500:	fa09 f303 	lsl.w	r3, r9, r3
 8009504:	4313      	orrs	r3, r2
 8009506:	9304      	str	r3, [sp, #16]
 8009508:	46a2      	mov	sl, r4
 800950a:	e7d2      	b.n	80094b2 <_vfiprintf_r+0xe2>
 800950c:	9b03      	ldr	r3, [sp, #12]
 800950e:	1d19      	adds	r1, r3, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	9103      	str	r1, [sp, #12]
 8009514:	2b00      	cmp	r3, #0
 8009516:	bfbb      	ittet	lt
 8009518:	425b      	neglt	r3, r3
 800951a:	f042 0202 	orrlt.w	r2, r2, #2
 800951e:	9307      	strge	r3, [sp, #28]
 8009520:	9307      	strlt	r3, [sp, #28]
 8009522:	bfb8      	it	lt
 8009524:	9204      	strlt	r2, [sp, #16]
 8009526:	7823      	ldrb	r3, [r4, #0]
 8009528:	2b2e      	cmp	r3, #46	; 0x2e
 800952a:	d10c      	bne.n	8009546 <_vfiprintf_r+0x176>
 800952c:	7863      	ldrb	r3, [r4, #1]
 800952e:	2b2a      	cmp	r3, #42	; 0x2a
 8009530:	d135      	bne.n	800959e <_vfiprintf_r+0x1ce>
 8009532:	9b03      	ldr	r3, [sp, #12]
 8009534:	1d1a      	adds	r2, r3, #4
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	9203      	str	r2, [sp, #12]
 800953a:	2b00      	cmp	r3, #0
 800953c:	bfb8      	it	lt
 800953e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009542:	3402      	adds	r4, #2
 8009544:	9305      	str	r3, [sp, #20]
 8009546:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800962c <_vfiprintf_r+0x25c>
 800954a:	7821      	ldrb	r1, [r4, #0]
 800954c:	2203      	movs	r2, #3
 800954e:	4650      	mov	r0, sl
 8009550:	f7f6 fe56 	bl	8000200 <memchr>
 8009554:	b140      	cbz	r0, 8009568 <_vfiprintf_r+0x198>
 8009556:	2340      	movs	r3, #64	; 0x40
 8009558:	eba0 000a 	sub.w	r0, r0, sl
 800955c:	fa03 f000 	lsl.w	r0, r3, r0
 8009560:	9b04      	ldr	r3, [sp, #16]
 8009562:	4303      	orrs	r3, r0
 8009564:	3401      	adds	r4, #1
 8009566:	9304      	str	r3, [sp, #16]
 8009568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800956c:	482c      	ldr	r0, [pc, #176]	; (8009620 <_vfiprintf_r+0x250>)
 800956e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009572:	2206      	movs	r2, #6
 8009574:	f7f6 fe44 	bl	8000200 <memchr>
 8009578:	2800      	cmp	r0, #0
 800957a:	d03f      	beq.n	80095fc <_vfiprintf_r+0x22c>
 800957c:	4b29      	ldr	r3, [pc, #164]	; (8009624 <_vfiprintf_r+0x254>)
 800957e:	bb1b      	cbnz	r3, 80095c8 <_vfiprintf_r+0x1f8>
 8009580:	9b03      	ldr	r3, [sp, #12]
 8009582:	3307      	adds	r3, #7
 8009584:	f023 0307 	bic.w	r3, r3, #7
 8009588:	3308      	adds	r3, #8
 800958a:	9303      	str	r3, [sp, #12]
 800958c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800958e:	443b      	add	r3, r7
 8009590:	9309      	str	r3, [sp, #36]	; 0x24
 8009592:	e767      	b.n	8009464 <_vfiprintf_r+0x94>
 8009594:	fb0c 3202 	mla	r2, ip, r2, r3
 8009598:	460c      	mov	r4, r1
 800959a:	2001      	movs	r0, #1
 800959c:	e7a5      	b.n	80094ea <_vfiprintf_r+0x11a>
 800959e:	2300      	movs	r3, #0
 80095a0:	3401      	adds	r4, #1
 80095a2:	9305      	str	r3, [sp, #20]
 80095a4:	4619      	mov	r1, r3
 80095a6:	f04f 0c0a 	mov.w	ip, #10
 80095aa:	4620      	mov	r0, r4
 80095ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095b0:	3a30      	subs	r2, #48	; 0x30
 80095b2:	2a09      	cmp	r2, #9
 80095b4:	d903      	bls.n	80095be <_vfiprintf_r+0x1ee>
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d0c5      	beq.n	8009546 <_vfiprintf_r+0x176>
 80095ba:	9105      	str	r1, [sp, #20]
 80095bc:	e7c3      	b.n	8009546 <_vfiprintf_r+0x176>
 80095be:	fb0c 2101 	mla	r1, ip, r1, r2
 80095c2:	4604      	mov	r4, r0
 80095c4:	2301      	movs	r3, #1
 80095c6:	e7f0      	b.n	80095aa <_vfiprintf_r+0x1da>
 80095c8:	ab03      	add	r3, sp, #12
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	462a      	mov	r2, r5
 80095ce:	4b16      	ldr	r3, [pc, #88]	; (8009628 <_vfiprintf_r+0x258>)
 80095d0:	a904      	add	r1, sp, #16
 80095d2:	4630      	mov	r0, r6
 80095d4:	f3af 8000 	nop.w
 80095d8:	4607      	mov	r7, r0
 80095da:	1c78      	adds	r0, r7, #1
 80095dc:	d1d6      	bne.n	800958c <_vfiprintf_r+0x1bc>
 80095de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095e0:	07d9      	lsls	r1, r3, #31
 80095e2:	d405      	bmi.n	80095f0 <_vfiprintf_r+0x220>
 80095e4:	89ab      	ldrh	r3, [r5, #12]
 80095e6:	059a      	lsls	r2, r3, #22
 80095e8:	d402      	bmi.n	80095f0 <_vfiprintf_r+0x220>
 80095ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095ec:	f7ff fe53 	bl	8009296 <__retarget_lock_release_recursive>
 80095f0:	89ab      	ldrh	r3, [r5, #12]
 80095f2:	065b      	lsls	r3, r3, #25
 80095f4:	f53f af12 	bmi.w	800941c <_vfiprintf_r+0x4c>
 80095f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095fa:	e711      	b.n	8009420 <_vfiprintf_r+0x50>
 80095fc:	ab03      	add	r3, sp, #12
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	462a      	mov	r2, r5
 8009602:	4b09      	ldr	r3, [pc, #36]	; (8009628 <_vfiprintf_r+0x258>)
 8009604:	a904      	add	r1, sp, #16
 8009606:	4630      	mov	r0, r6
 8009608:	f000 f880 	bl	800970c <_printf_i>
 800960c:	e7e4      	b.n	80095d8 <_vfiprintf_r+0x208>
 800960e:	bf00      	nop
 8009610:	08021044 	.word	0x08021044
 8009614:	08021064 	.word	0x08021064
 8009618:	08021024 	.word	0x08021024
 800961c:	08021084 	.word	0x08021084
 8009620:	0802108e 	.word	0x0802108e
 8009624:	00000000 	.word	0x00000000
 8009628:	080093ab 	.word	0x080093ab
 800962c:	0802108a 	.word	0x0802108a

08009630 <_printf_common>:
 8009630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009634:	4616      	mov	r6, r2
 8009636:	4699      	mov	r9, r3
 8009638:	688a      	ldr	r2, [r1, #8]
 800963a:	690b      	ldr	r3, [r1, #16]
 800963c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009640:	4293      	cmp	r3, r2
 8009642:	bfb8      	it	lt
 8009644:	4613      	movlt	r3, r2
 8009646:	6033      	str	r3, [r6, #0]
 8009648:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800964c:	4607      	mov	r7, r0
 800964e:	460c      	mov	r4, r1
 8009650:	b10a      	cbz	r2, 8009656 <_printf_common+0x26>
 8009652:	3301      	adds	r3, #1
 8009654:	6033      	str	r3, [r6, #0]
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	0699      	lsls	r1, r3, #26
 800965a:	bf42      	ittt	mi
 800965c:	6833      	ldrmi	r3, [r6, #0]
 800965e:	3302      	addmi	r3, #2
 8009660:	6033      	strmi	r3, [r6, #0]
 8009662:	6825      	ldr	r5, [r4, #0]
 8009664:	f015 0506 	ands.w	r5, r5, #6
 8009668:	d106      	bne.n	8009678 <_printf_common+0x48>
 800966a:	f104 0a19 	add.w	sl, r4, #25
 800966e:	68e3      	ldr	r3, [r4, #12]
 8009670:	6832      	ldr	r2, [r6, #0]
 8009672:	1a9b      	subs	r3, r3, r2
 8009674:	42ab      	cmp	r3, r5
 8009676:	dc26      	bgt.n	80096c6 <_printf_common+0x96>
 8009678:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800967c:	1e13      	subs	r3, r2, #0
 800967e:	6822      	ldr	r2, [r4, #0]
 8009680:	bf18      	it	ne
 8009682:	2301      	movne	r3, #1
 8009684:	0692      	lsls	r2, r2, #26
 8009686:	d42b      	bmi.n	80096e0 <_printf_common+0xb0>
 8009688:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800968c:	4649      	mov	r1, r9
 800968e:	4638      	mov	r0, r7
 8009690:	47c0      	blx	r8
 8009692:	3001      	adds	r0, #1
 8009694:	d01e      	beq.n	80096d4 <_printf_common+0xa4>
 8009696:	6823      	ldr	r3, [r4, #0]
 8009698:	68e5      	ldr	r5, [r4, #12]
 800969a:	6832      	ldr	r2, [r6, #0]
 800969c:	f003 0306 	and.w	r3, r3, #6
 80096a0:	2b04      	cmp	r3, #4
 80096a2:	bf08      	it	eq
 80096a4:	1aad      	subeq	r5, r5, r2
 80096a6:	68a3      	ldr	r3, [r4, #8]
 80096a8:	6922      	ldr	r2, [r4, #16]
 80096aa:	bf0c      	ite	eq
 80096ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096b0:	2500      	movne	r5, #0
 80096b2:	4293      	cmp	r3, r2
 80096b4:	bfc4      	itt	gt
 80096b6:	1a9b      	subgt	r3, r3, r2
 80096b8:	18ed      	addgt	r5, r5, r3
 80096ba:	2600      	movs	r6, #0
 80096bc:	341a      	adds	r4, #26
 80096be:	42b5      	cmp	r5, r6
 80096c0:	d11a      	bne.n	80096f8 <_printf_common+0xc8>
 80096c2:	2000      	movs	r0, #0
 80096c4:	e008      	b.n	80096d8 <_printf_common+0xa8>
 80096c6:	2301      	movs	r3, #1
 80096c8:	4652      	mov	r2, sl
 80096ca:	4649      	mov	r1, r9
 80096cc:	4638      	mov	r0, r7
 80096ce:	47c0      	blx	r8
 80096d0:	3001      	adds	r0, #1
 80096d2:	d103      	bne.n	80096dc <_printf_common+0xac>
 80096d4:	f04f 30ff 	mov.w	r0, #4294967295
 80096d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096dc:	3501      	adds	r5, #1
 80096de:	e7c6      	b.n	800966e <_printf_common+0x3e>
 80096e0:	18e1      	adds	r1, r4, r3
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	2030      	movs	r0, #48	; 0x30
 80096e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80096ea:	4422      	add	r2, r4
 80096ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80096f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80096f4:	3302      	adds	r3, #2
 80096f6:	e7c7      	b.n	8009688 <_printf_common+0x58>
 80096f8:	2301      	movs	r3, #1
 80096fa:	4622      	mov	r2, r4
 80096fc:	4649      	mov	r1, r9
 80096fe:	4638      	mov	r0, r7
 8009700:	47c0      	blx	r8
 8009702:	3001      	adds	r0, #1
 8009704:	d0e6      	beq.n	80096d4 <_printf_common+0xa4>
 8009706:	3601      	adds	r6, #1
 8009708:	e7d9      	b.n	80096be <_printf_common+0x8e>
	...

0800970c <_printf_i>:
 800970c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009710:	7e0f      	ldrb	r7, [r1, #24]
 8009712:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009714:	2f78      	cmp	r7, #120	; 0x78
 8009716:	4691      	mov	r9, r2
 8009718:	4680      	mov	r8, r0
 800971a:	460c      	mov	r4, r1
 800971c:	469a      	mov	sl, r3
 800971e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009722:	d807      	bhi.n	8009734 <_printf_i+0x28>
 8009724:	2f62      	cmp	r7, #98	; 0x62
 8009726:	d80a      	bhi.n	800973e <_printf_i+0x32>
 8009728:	2f00      	cmp	r7, #0
 800972a:	f000 80d8 	beq.w	80098de <_printf_i+0x1d2>
 800972e:	2f58      	cmp	r7, #88	; 0x58
 8009730:	f000 80a3 	beq.w	800987a <_printf_i+0x16e>
 8009734:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009738:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800973c:	e03a      	b.n	80097b4 <_printf_i+0xa8>
 800973e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009742:	2b15      	cmp	r3, #21
 8009744:	d8f6      	bhi.n	8009734 <_printf_i+0x28>
 8009746:	a101      	add	r1, pc, #4	; (adr r1, 800974c <_printf_i+0x40>)
 8009748:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800974c:	080097a5 	.word	0x080097a5
 8009750:	080097b9 	.word	0x080097b9
 8009754:	08009735 	.word	0x08009735
 8009758:	08009735 	.word	0x08009735
 800975c:	08009735 	.word	0x08009735
 8009760:	08009735 	.word	0x08009735
 8009764:	080097b9 	.word	0x080097b9
 8009768:	08009735 	.word	0x08009735
 800976c:	08009735 	.word	0x08009735
 8009770:	08009735 	.word	0x08009735
 8009774:	08009735 	.word	0x08009735
 8009778:	080098c5 	.word	0x080098c5
 800977c:	080097e9 	.word	0x080097e9
 8009780:	080098a7 	.word	0x080098a7
 8009784:	08009735 	.word	0x08009735
 8009788:	08009735 	.word	0x08009735
 800978c:	080098e7 	.word	0x080098e7
 8009790:	08009735 	.word	0x08009735
 8009794:	080097e9 	.word	0x080097e9
 8009798:	08009735 	.word	0x08009735
 800979c:	08009735 	.word	0x08009735
 80097a0:	080098af 	.word	0x080098af
 80097a4:	682b      	ldr	r3, [r5, #0]
 80097a6:	1d1a      	adds	r2, r3, #4
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	602a      	str	r2, [r5, #0]
 80097ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80097b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80097b4:	2301      	movs	r3, #1
 80097b6:	e0a3      	b.n	8009900 <_printf_i+0x1f4>
 80097b8:	6820      	ldr	r0, [r4, #0]
 80097ba:	6829      	ldr	r1, [r5, #0]
 80097bc:	0606      	lsls	r6, r0, #24
 80097be:	f101 0304 	add.w	r3, r1, #4
 80097c2:	d50a      	bpl.n	80097da <_printf_i+0xce>
 80097c4:	680e      	ldr	r6, [r1, #0]
 80097c6:	602b      	str	r3, [r5, #0]
 80097c8:	2e00      	cmp	r6, #0
 80097ca:	da03      	bge.n	80097d4 <_printf_i+0xc8>
 80097cc:	232d      	movs	r3, #45	; 0x2d
 80097ce:	4276      	negs	r6, r6
 80097d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097d4:	485e      	ldr	r0, [pc, #376]	; (8009950 <_printf_i+0x244>)
 80097d6:	230a      	movs	r3, #10
 80097d8:	e019      	b.n	800980e <_printf_i+0x102>
 80097da:	680e      	ldr	r6, [r1, #0]
 80097dc:	602b      	str	r3, [r5, #0]
 80097de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80097e2:	bf18      	it	ne
 80097e4:	b236      	sxthne	r6, r6
 80097e6:	e7ef      	b.n	80097c8 <_printf_i+0xbc>
 80097e8:	682b      	ldr	r3, [r5, #0]
 80097ea:	6820      	ldr	r0, [r4, #0]
 80097ec:	1d19      	adds	r1, r3, #4
 80097ee:	6029      	str	r1, [r5, #0]
 80097f0:	0601      	lsls	r1, r0, #24
 80097f2:	d501      	bpl.n	80097f8 <_printf_i+0xec>
 80097f4:	681e      	ldr	r6, [r3, #0]
 80097f6:	e002      	b.n	80097fe <_printf_i+0xf2>
 80097f8:	0646      	lsls	r6, r0, #25
 80097fa:	d5fb      	bpl.n	80097f4 <_printf_i+0xe8>
 80097fc:	881e      	ldrh	r6, [r3, #0]
 80097fe:	4854      	ldr	r0, [pc, #336]	; (8009950 <_printf_i+0x244>)
 8009800:	2f6f      	cmp	r7, #111	; 0x6f
 8009802:	bf0c      	ite	eq
 8009804:	2308      	moveq	r3, #8
 8009806:	230a      	movne	r3, #10
 8009808:	2100      	movs	r1, #0
 800980a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800980e:	6865      	ldr	r5, [r4, #4]
 8009810:	60a5      	str	r5, [r4, #8]
 8009812:	2d00      	cmp	r5, #0
 8009814:	bfa2      	ittt	ge
 8009816:	6821      	ldrge	r1, [r4, #0]
 8009818:	f021 0104 	bicge.w	r1, r1, #4
 800981c:	6021      	strge	r1, [r4, #0]
 800981e:	b90e      	cbnz	r6, 8009824 <_printf_i+0x118>
 8009820:	2d00      	cmp	r5, #0
 8009822:	d04d      	beq.n	80098c0 <_printf_i+0x1b4>
 8009824:	4615      	mov	r5, r2
 8009826:	fbb6 f1f3 	udiv	r1, r6, r3
 800982a:	fb03 6711 	mls	r7, r3, r1, r6
 800982e:	5dc7      	ldrb	r7, [r0, r7]
 8009830:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009834:	4637      	mov	r7, r6
 8009836:	42bb      	cmp	r3, r7
 8009838:	460e      	mov	r6, r1
 800983a:	d9f4      	bls.n	8009826 <_printf_i+0x11a>
 800983c:	2b08      	cmp	r3, #8
 800983e:	d10b      	bne.n	8009858 <_printf_i+0x14c>
 8009840:	6823      	ldr	r3, [r4, #0]
 8009842:	07de      	lsls	r6, r3, #31
 8009844:	d508      	bpl.n	8009858 <_printf_i+0x14c>
 8009846:	6923      	ldr	r3, [r4, #16]
 8009848:	6861      	ldr	r1, [r4, #4]
 800984a:	4299      	cmp	r1, r3
 800984c:	bfde      	ittt	le
 800984e:	2330      	movle	r3, #48	; 0x30
 8009850:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009854:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009858:	1b52      	subs	r2, r2, r5
 800985a:	6122      	str	r2, [r4, #16]
 800985c:	f8cd a000 	str.w	sl, [sp]
 8009860:	464b      	mov	r3, r9
 8009862:	aa03      	add	r2, sp, #12
 8009864:	4621      	mov	r1, r4
 8009866:	4640      	mov	r0, r8
 8009868:	f7ff fee2 	bl	8009630 <_printf_common>
 800986c:	3001      	adds	r0, #1
 800986e:	d14c      	bne.n	800990a <_printf_i+0x1fe>
 8009870:	f04f 30ff 	mov.w	r0, #4294967295
 8009874:	b004      	add	sp, #16
 8009876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800987a:	4835      	ldr	r0, [pc, #212]	; (8009950 <_printf_i+0x244>)
 800987c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009880:	6829      	ldr	r1, [r5, #0]
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	f851 6b04 	ldr.w	r6, [r1], #4
 8009888:	6029      	str	r1, [r5, #0]
 800988a:	061d      	lsls	r5, r3, #24
 800988c:	d514      	bpl.n	80098b8 <_printf_i+0x1ac>
 800988e:	07df      	lsls	r7, r3, #31
 8009890:	bf44      	itt	mi
 8009892:	f043 0320 	orrmi.w	r3, r3, #32
 8009896:	6023      	strmi	r3, [r4, #0]
 8009898:	b91e      	cbnz	r6, 80098a2 <_printf_i+0x196>
 800989a:	6823      	ldr	r3, [r4, #0]
 800989c:	f023 0320 	bic.w	r3, r3, #32
 80098a0:	6023      	str	r3, [r4, #0]
 80098a2:	2310      	movs	r3, #16
 80098a4:	e7b0      	b.n	8009808 <_printf_i+0xfc>
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	f043 0320 	orr.w	r3, r3, #32
 80098ac:	6023      	str	r3, [r4, #0]
 80098ae:	2378      	movs	r3, #120	; 0x78
 80098b0:	4828      	ldr	r0, [pc, #160]	; (8009954 <_printf_i+0x248>)
 80098b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80098b6:	e7e3      	b.n	8009880 <_printf_i+0x174>
 80098b8:	0659      	lsls	r1, r3, #25
 80098ba:	bf48      	it	mi
 80098bc:	b2b6      	uxthmi	r6, r6
 80098be:	e7e6      	b.n	800988e <_printf_i+0x182>
 80098c0:	4615      	mov	r5, r2
 80098c2:	e7bb      	b.n	800983c <_printf_i+0x130>
 80098c4:	682b      	ldr	r3, [r5, #0]
 80098c6:	6826      	ldr	r6, [r4, #0]
 80098c8:	6961      	ldr	r1, [r4, #20]
 80098ca:	1d18      	adds	r0, r3, #4
 80098cc:	6028      	str	r0, [r5, #0]
 80098ce:	0635      	lsls	r5, r6, #24
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	d501      	bpl.n	80098d8 <_printf_i+0x1cc>
 80098d4:	6019      	str	r1, [r3, #0]
 80098d6:	e002      	b.n	80098de <_printf_i+0x1d2>
 80098d8:	0670      	lsls	r0, r6, #25
 80098da:	d5fb      	bpl.n	80098d4 <_printf_i+0x1c8>
 80098dc:	8019      	strh	r1, [r3, #0]
 80098de:	2300      	movs	r3, #0
 80098e0:	6123      	str	r3, [r4, #16]
 80098e2:	4615      	mov	r5, r2
 80098e4:	e7ba      	b.n	800985c <_printf_i+0x150>
 80098e6:	682b      	ldr	r3, [r5, #0]
 80098e8:	1d1a      	adds	r2, r3, #4
 80098ea:	602a      	str	r2, [r5, #0]
 80098ec:	681d      	ldr	r5, [r3, #0]
 80098ee:	6862      	ldr	r2, [r4, #4]
 80098f0:	2100      	movs	r1, #0
 80098f2:	4628      	mov	r0, r5
 80098f4:	f7f6 fc84 	bl	8000200 <memchr>
 80098f8:	b108      	cbz	r0, 80098fe <_printf_i+0x1f2>
 80098fa:	1b40      	subs	r0, r0, r5
 80098fc:	6060      	str	r0, [r4, #4]
 80098fe:	6863      	ldr	r3, [r4, #4]
 8009900:	6123      	str	r3, [r4, #16]
 8009902:	2300      	movs	r3, #0
 8009904:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009908:	e7a8      	b.n	800985c <_printf_i+0x150>
 800990a:	6923      	ldr	r3, [r4, #16]
 800990c:	462a      	mov	r2, r5
 800990e:	4649      	mov	r1, r9
 8009910:	4640      	mov	r0, r8
 8009912:	47d0      	blx	sl
 8009914:	3001      	adds	r0, #1
 8009916:	d0ab      	beq.n	8009870 <_printf_i+0x164>
 8009918:	6823      	ldr	r3, [r4, #0]
 800991a:	079b      	lsls	r3, r3, #30
 800991c:	d413      	bmi.n	8009946 <_printf_i+0x23a>
 800991e:	68e0      	ldr	r0, [r4, #12]
 8009920:	9b03      	ldr	r3, [sp, #12]
 8009922:	4298      	cmp	r0, r3
 8009924:	bfb8      	it	lt
 8009926:	4618      	movlt	r0, r3
 8009928:	e7a4      	b.n	8009874 <_printf_i+0x168>
 800992a:	2301      	movs	r3, #1
 800992c:	4632      	mov	r2, r6
 800992e:	4649      	mov	r1, r9
 8009930:	4640      	mov	r0, r8
 8009932:	47d0      	blx	sl
 8009934:	3001      	adds	r0, #1
 8009936:	d09b      	beq.n	8009870 <_printf_i+0x164>
 8009938:	3501      	adds	r5, #1
 800993a:	68e3      	ldr	r3, [r4, #12]
 800993c:	9903      	ldr	r1, [sp, #12]
 800993e:	1a5b      	subs	r3, r3, r1
 8009940:	42ab      	cmp	r3, r5
 8009942:	dcf2      	bgt.n	800992a <_printf_i+0x21e>
 8009944:	e7eb      	b.n	800991e <_printf_i+0x212>
 8009946:	2500      	movs	r5, #0
 8009948:	f104 0619 	add.w	r6, r4, #25
 800994c:	e7f5      	b.n	800993a <_printf_i+0x22e>
 800994e:	bf00      	nop
 8009950:	08021095 	.word	0x08021095
 8009954:	080210a6 	.word	0x080210a6

08009958 <__sread>:
 8009958:	b510      	push	{r4, lr}
 800995a:	460c      	mov	r4, r1
 800995c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009960:	f000 f894 	bl	8009a8c <_read_r>
 8009964:	2800      	cmp	r0, #0
 8009966:	bfab      	itete	ge
 8009968:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800996a:	89a3      	ldrhlt	r3, [r4, #12]
 800996c:	181b      	addge	r3, r3, r0
 800996e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009972:	bfac      	ite	ge
 8009974:	6563      	strge	r3, [r4, #84]	; 0x54
 8009976:	81a3      	strhlt	r3, [r4, #12]
 8009978:	bd10      	pop	{r4, pc}

0800997a <__swrite>:
 800997a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800997e:	461f      	mov	r7, r3
 8009980:	898b      	ldrh	r3, [r1, #12]
 8009982:	05db      	lsls	r3, r3, #23
 8009984:	4605      	mov	r5, r0
 8009986:	460c      	mov	r4, r1
 8009988:	4616      	mov	r6, r2
 800998a:	d505      	bpl.n	8009998 <__swrite+0x1e>
 800998c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009990:	2302      	movs	r3, #2
 8009992:	2200      	movs	r2, #0
 8009994:	f000 f868 	bl	8009a68 <_lseek_r>
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800999e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099a2:	81a3      	strh	r3, [r4, #12]
 80099a4:	4632      	mov	r2, r6
 80099a6:	463b      	mov	r3, r7
 80099a8:	4628      	mov	r0, r5
 80099aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ae:	f000 b817 	b.w	80099e0 <_write_r>

080099b2 <__sseek>:
 80099b2:	b510      	push	{r4, lr}
 80099b4:	460c      	mov	r4, r1
 80099b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099ba:	f000 f855 	bl	8009a68 <_lseek_r>
 80099be:	1c43      	adds	r3, r0, #1
 80099c0:	89a3      	ldrh	r3, [r4, #12]
 80099c2:	bf15      	itete	ne
 80099c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80099c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099ce:	81a3      	strheq	r3, [r4, #12]
 80099d0:	bf18      	it	ne
 80099d2:	81a3      	strhne	r3, [r4, #12]
 80099d4:	bd10      	pop	{r4, pc}

080099d6 <__sclose>:
 80099d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099da:	f000 b813 	b.w	8009a04 <_close_r>
	...

080099e0 <_write_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4d07      	ldr	r5, [pc, #28]	; (8009a00 <_write_r+0x20>)
 80099e4:	4604      	mov	r4, r0
 80099e6:	4608      	mov	r0, r1
 80099e8:	4611      	mov	r1, r2
 80099ea:	2200      	movs	r2, #0
 80099ec:	602a      	str	r2, [r5, #0]
 80099ee:	461a      	mov	r2, r3
 80099f0:	f000 f9ba 	bl	8009d68 <_write>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d102      	bne.n	80099fe <_write_r+0x1e>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	b103      	cbz	r3, 80099fe <_write_r+0x1e>
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	bd38      	pop	{r3, r4, r5, pc}
 8009a00:	200011f8 	.word	0x200011f8

08009a04 <_close_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	4d06      	ldr	r5, [pc, #24]	; (8009a20 <_close_r+0x1c>)
 8009a08:	2300      	movs	r3, #0
 8009a0a:	4604      	mov	r4, r0
 8009a0c:	4608      	mov	r0, r1
 8009a0e:	602b      	str	r3, [r5, #0]
 8009a10:	f000 f982 	bl	8009d18 <_close>
 8009a14:	1c43      	adds	r3, r0, #1
 8009a16:	d102      	bne.n	8009a1e <_close_r+0x1a>
 8009a18:	682b      	ldr	r3, [r5, #0]
 8009a1a:	b103      	cbz	r3, 8009a1e <_close_r+0x1a>
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	200011f8 	.word	0x200011f8

08009a24 <_fstat_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d07      	ldr	r5, [pc, #28]	; (8009a44 <_fstat_r+0x20>)
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	4611      	mov	r1, r2
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	f000 f979 	bl	8009d28 <_fstat>
 8009a36:	1c43      	adds	r3, r0, #1
 8009a38:	d102      	bne.n	8009a40 <_fstat_r+0x1c>
 8009a3a:	682b      	ldr	r3, [r5, #0]
 8009a3c:	b103      	cbz	r3, 8009a40 <_fstat_r+0x1c>
 8009a3e:	6023      	str	r3, [r4, #0]
 8009a40:	bd38      	pop	{r3, r4, r5, pc}
 8009a42:	bf00      	nop
 8009a44:	200011f8 	.word	0x200011f8

08009a48 <_isatty_r>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	4d06      	ldr	r5, [pc, #24]	; (8009a64 <_isatty_r+0x1c>)
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	4604      	mov	r4, r0
 8009a50:	4608      	mov	r0, r1
 8009a52:	602b      	str	r3, [r5, #0]
 8009a54:	f000 f970 	bl	8009d38 <_isatty>
 8009a58:	1c43      	adds	r3, r0, #1
 8009a5a:	d102      	bne.n	8009a62 <_isatty_r+0x1a>
 8009a5c:	682b      	ldr	r3, [r5, #0]
 8009a5e:	b103      	cbz	r3, 8009a62 <_isatty_r+0x1a>
 8009a60:	6023      	str	r3, [r4, #0]
 8009a62:	bd38      	pop	{r3, r4, r5, pc}
 8009a64:	200011f8 	.word	0x200011f8

08009a68 <_lseek_r>:
 8009a68:	b538      	push	{r3, r4, r5, lr}
 8009a6a:	4d07      	ldr	r5, [pc, #28]	; (8009a88 <_lseek_r+0x20>)
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	4608      	mov	r0, r1
 8009a70:	4611      	mov	r1, r2
 8009a72:	2200      	movs	r2, #0
 8009a74:	602a      	str	r2, [r5, #0]
 8009a76:	461a      	mov	r2, r3
 8009a78:	f000 f966 	bl	8009d48 <_lseek>
 8009a7c:	1c43      	adds	r3, r0, #1
 8009a7e:	d102      	bne.n	8009a86 <_lseek_r+0x1e>
 8009a80:	682b      	ldr	r3, [r5, #0]
 8009a82:	b103      	cbz	r3, 8009a86 <_lseek_r+0x1e>
 8009a84:	6023      	str	r3, [r4, #0]
 8009a86:	bd38      	pop	{r3, r4, r5, pc}
 8009a88:	200011f8 	.word	0x200011f8

08009a8c <_read_r>:
 8009a8c:	b538      	push	{r3, r4, r5, lr}
 8009a8e:	4d07      	ldr	r5, [pc, #28]	; (8009aac <_read_r+0x20>)
 8009a90:	4604      	mov	r4, r0
 8009a92:	4608      	mov	r0, r1
 8009a94:	4611      	mov	r1, r2
 8009a96:	2200      	movs	r2, #0
 8009a98:	602a      	str	r2, [r5, #0]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	f000 f95c 	bl	8009d58 <_read>
 8009aa0:	1c43      	adds	r3, r0, #1
 8009aa2:	d102      	bne.n	8009aaa <_read_r+0x1e>
 8009aa4:	682b      	ldr	r3, [r5, #0]
 8009aa6:	b103      	cbz	r3, 8009aaa <_read_r+0x1e>
 8009aa8:	6023      	str	r3, [r4, #0]
 8009aaa:	bd38      	pop	{r3, r4, r5, pc}
 8009aac:	200011f8 	.word	0x200011f8

08009ab0 <expf>:
 8009ab0:	b508      	push	{r3, lr}
 8009ab2:	ed2d 8b02 	vpush	{d8}
 8009ab6:	eef0 8a40 	vmov.f32	s17, s0
 8009aba:	f000 f82f 	bl	8009b1c <__ieee754_expf>
 8009abe:	eeb0 8a40 	vmov.f32	s16, s0
 8009ac2:	eeb0 0a68 	vmov.f32	s0, s17
 8009ac6:	f000 f919 	bl	8009cfc <finitef>
 8009aca:	b160      	cbz	r0, 8009ae6 <expf+0x36>
 8009acc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8009b0c <expf+0x5c>
 8009ad0:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ad8:	dd0a      	ble.n	8009af0 <expf+0x40>
 8009ada:	f7fe ffb3 	bl	8008a44 <__errno>
 8009ade:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8009b10 <expf+0x60>
 8009ae2:	2322      	movs	r3, #34	; 0x22
 8009ae4:	6003      	str	r3, [r0, #0]
 8009ae6:	eeb0 0a48 	vmov.f32	s0, s16
 8009aea:	ecbd 8b02 	vpop	{d8}
 8009aee:	bd08      	pop	{r3, pc}
 8009af0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009b14 <expf+0x64>
 8009af4:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009afc:	d5f3      	bpl.n	8009ae6 <expf+0x36>
 8009afe:	f7fe ffa1 	bl	8008a44 <__errno>
 8009b02:	2322      	movs	r3, #34	; 0x22
 8009b04:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8009b18 <expf+0x68>
 8009b08:	6003      	str	r3, [r0, #0]
 8009b0a:	e7ec      	b.n	8009ae6 <expf+0x36>
 8009b0c:	42b17180 	.word	0x42b17180
 8009b10:	7f800000 	.word	0x7f800000
 8009b14:	c2cff1b5 	.word	0xc2cff1b5
 8009b18:	00000000 	.word	0x00000000

08009b1c <__ieee754_expf>:
 8009b1c:	ee10 2a10 	vmov	r2, s0
 8009b20:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8009b24:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009b28:	d902      	bls.n	8009b30 <__ieee754_expf+0x14>
 8009b2a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009b2e:	4770      	bx	lr
 8009b30:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 8009b34:	d106      	bne.n	8009b44 <__ieee754_expf+0x28>
 8009b36:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8009c70 <__ieee754_expf+0x154>
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	bf18      	it	ne
 8009b3e:	eeb0 0a67 	vmovne.f32	s0, s15
 8009b42:	4770      	bx	lr
 8009b44:	484b      	ldr	r0, [pc, #300]	; (8009c74 <__ieee754_expf+0x158>)
 8009b46:	4282      	cmp	r2, r0
 8009b48:	dd02      	ble.n	8009b50 <__ieee754_expf+0x34>
 8009b4a:	2000      	movs	r0, #0
 8009b4c:	f000 b8d0 	b.w	8009cf0 <__math_oflowf>
 8009b50:	2a00      	cmp	r2, #0
 8009b52:	da05      	bge.n	8009b60 <__ieee754_expf+0x44>
 8009b54:	4a48      	ldr	r2, [pc, #288]	; (8009c78 <__ieee754_expf+0x15c>)
 8009b56:	4291      	cmp	r1, r2
 8009b58:	d902      	bls.n	8009b60 <__ieee754_expf+0x44>
 8009b5a:	2000      	movs	r0, #0
 8009b5c:	f000 b8c2 	b.w	8009ce4 <__math_uflowf>
 8009b60:	4a46      	ldr	r2, [pc, #280]	; (8009c7c <__ieee754_expf+0x160>)
 8009b62:	4291      	cmp	r1, r2
 8009b64:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009b68:	d952      	bls.n	8009c10 <__ieee754_expf+0xf4>
 8009b6a:	4a45      	ldr	r2, [pc, #276]	; (8009c80 <__ieee754_expf+0x164>)
 8009b6c:	4291      	cmp	r1, r2
 8009b6e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8009b72:	d834      	bhi.n	8009bde <__ieee754_expf+0xc2>
 8009b74:	4943      	ldr	r1, [pc, #268]	; (8009c84 <__ieee754_expf+0x168>)
 8009b76:	4411      	add	r1, r2
 8009b78:	ed91 7a00 	vldr	s14, [r1]
 8009b7c:	4942      	ldr	r1, [pc, #264]	; (8009c88 <__ieee754_expf+0x16c>)
 8009b7e:	440a      	add	r2, r1
 8009b80:	edd2 7a00 	vldr	s15, [r2]
 8009b84:	ee30 7a47 	vsub.f32	s14, s0, s14
 8009b88:	f1c3 0201 	rsb	r2, r3, #1
 8009b8c:	1ad2      	subs	r2, r2, r3
 8009b8e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8009b92:	ee20 6a00 	vmul.f32	s12, s0, s0
 8009b96:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8009c8c <__ieee754_expf+0x170>
 8009b9a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009c90 <__ieee754_expf+0x174>
 8009b9e:	eee6 6a05 	vfma.f32	s13, s12, s10
 8009ba2:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8009c94 <__ieee754_expf+0x178>
 8009ba6:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009baa:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009c98 <__ieee754_expf+0x17c>
 8009bae:	eee5 6a06 	vfma.f32	s13, s10, s12
 8009bb2:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8009c9c <__ieee754_expf+0x180>
 8009bb6:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009bba:	eef0 6a40 	vmov.f32	s13, s0
 8009bbe:	eee5 6a46 	vfms.f32	s13, s10, s12
 8009bc2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8009bc6:	ee20 5a26 	vmul.f32	s10, s0, s13
 8009bca:	bb92      	cbnz	r2, 8009c32 <__ieee754_expf+0x116>
 8009bcc:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8009bd0:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8009bd4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009bd8:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8009bdc:	4770      	bx	lr
 8009bde:	4b30      	ldr	r3, [pc, #192]	; (8009ca0 <__ieee754_expf+0x184>)
 8009be0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8009ca4 <__ieee754_expf+0x188>
 8009be4:	eddf 6a30 	vldr	s13, [pc, #192]	; 8009ca8 <__ieee754_expf+0x18c>
 8009be8:	4413      	add	r3, r2
 8009bea:	edd3 7a00 	vldr	s15, [r3]
 8009bee:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009bf2:	eeb0 7a40 	vmov.f32	s14, s0
 8009bf6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009bfa:	ee17 2a90 	vmov	r2, s15
 8009bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c02:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009c06:	eddf 6a29 	vldr	s13, [pc, #164]	; 8009cac <__ieee754_expf+0x190>
 8009c0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009c0e:	e7be      	b.n	8009b8e <__ieee754_expf+0x72>
 8009c10:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 8009c14:	d20b      	bcs.n	8009c2e <__ieee754_expf+0x112>
 8009c16:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009cb0 <__ieee754_expf+0x194>
 8009c1a:	ee70 6a26 	vadd.f32	s13, s0, s13
 8009c1e:	eef4 6ae5 	vcmpe.f32	s13, s11
 8009c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c26:	dd02      	ble.n	8009c2e <__ieee754_expf+0x112>
 8009c28:	ee30 0a25 	vadd.f32	s0, s0, s11
 8009c2c:	4770      	bx	lr
 8009c2e:	2200      	movs	r2, #0
 8009c30:	e7af      	b.n	8009b92 <__ieee754_expf+0x76>
 8009c32:	ee76 6a66 	vsub.f32	s13, s12, s13
 8009c36:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8009c3a:	ee85 0a26 	vdiv.f32	s0, s10, s13
 8009c3e:	bfb8      	it	lt
 8009c40:	3264      	addlt	r2, #100	; 0x64
 8009c42:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009c46:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8009c4a:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8009c4e:	ee17 3a90 	vmov	r3, s15
 8009c52:	bfab      	itete	ge
 8009c54:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8009c58:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8009c5c:	ee00 3a10 	vmovge	s0, r3
 8009c60:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8009cb4 <__ieee754_expf+0x198>
 8009c64:	bfbc      	itt	lt
 8009c66:	ee00 3a10 	vmovlt	s0, r3
 8009c6a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8009c6e:	4770      	bx	lr
 8009c70:	00000000 	.word	0x00000000
 8009c74:	42b17217 	.word	0x42b17217
 8009c78:	42cff1b5 	.word	0x42cff1b5
 8009c7c:	3eb17218 	.word	0x3eb17218
 8009c80:	3f851591 	.word	0x3f851591
 8009c84:	080210c0 	.word	0x080210c0
 8009c88:	080210c8 	.word	0x080210c8
 8009c8c:	3331bb4c 	.word	0x3331bb4c
 8009c90:	b5ddea0e 	.word	0xb5ddea0e
 8009c94:	388ab355 	.word	0x388ab355
 8009c98:	bb360b61 	.word	0xbb360b61
 8009c9c:	3e2aaaab 	.word	0x3e2aaaab
 8009ca0:	080210b8 	.word	0x080210b8
 8009ca4:	3fb8aa3b 	.word	0x3fb8aa3b
 8009ca8:	3f317180 	.word	0x3f317180
 8009cac:	3717f7d1 	.word	0x3717f7d1
 8009cb0:	7149f2ca 	.word	0x7149f2ca
 8009cb4:	0d800000 	.word	0x0d800000

08009cb8 <with_errnof>:
 8009cb8:	b513      	push	{r0, r1, r4, lr}
 8009cba:	4604      	mov	r4, r0
 8009cbc:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009cc0:	f7fe fec0 	bl	8008a44 <__errno>
 8009cc4:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009cc8:	6004      	str	r4, [r0, #0]
 8009cca:	b002      	add	sp, #8
 8009ccc:	bd10      	pop	{r4, pc}

08009cce <xflowf>:
 8009cce:	b130      	cbz	r0, 8009cde <xflowf+0x10>
 8009cd0:	eef1 7a40 	vneg.f32	s15, s0
 8009cd4:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009cd8:	2022      	movs	r0, #34	; 0x22
 8009cda:	f7ff bfed 	b.w	8009cb8 <with_errnof>
 8009cde:	eef0 7a40 	vmov.f32	s15, s0
 8009ce2:	e7f7      	b.n	8009cd4 <xflowf+0x6>

08009ce4 <__math_uflowf>:
 8009ce4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009cec <__math_uflowf+0x8>
 8009ce8:	f7ff bff1 	b.w	8009cce <xflowf>
 8009cec:	10000000 	.word	0x10000000

08009cf0 <__math_oflowf>:
 8009cf0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009cf8 <__math_oflowf+0x8>
 8009cf4:	f7ff bfeb 	b.w	8009cce <xflowf>
 8009cf8:	70000000 	.word	0x70000000

08009cfc <finitef>:
 8009cfc:	b082      	sub	sp, #8
 8009cfe:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009d02:	9801      	ldr	r0, [sp, #4]
 8009d04:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009d08:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009d0c:	bfac      	ite	ge
 8009d0e:	2000      	movge	r0, #0
 8009d10:	2001      	movlt	r0, #1
 8009d12:	b002      	add	sp, #8
 8009d14:	4770      	bx	lr
	...

08009d18 <_close>:
 8009d18:	4b02      	ldr	r3, [pc, #8]	; (8009d24 <_close+0xc>)
 8009d1a:	2258      	movs	r2, #88	; 0x58
 8009d1c:	601a      	str	r2, [r3, #0]
 8009d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d22:	4770      	bx	lr
 8009d24:	200011f8 	.word	0x200011f8

08009d28 <_fstat>:
 8009d28:	4b02      	ldr	r3, [pc, #8]	; (8009d34 <_fstat+0xc>)
 8009d2a:	2258      	movs	r2, #88	; 0x58
 8009d2c:	601a      	str	r2, [r3, #0]
 8009d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d32:	4770      	bx	lr
 8009d34:	200011f8 	.word	0x200011f8

08009d38 <_isatty>:
 8009d38:	4b02      	ldr	r3, [pc, #8]	; (8009d44 <_isatty+0xc>)
 8009d3a:	2258      	movs	r2, #88	; 0x58
 8009d3c:	601a      	str	r2, [r3, #0]
 8009d3e:	2000      	movs	r0, #0
 8009d40:	4770      	bx	lr
 8009d42:	bf00      	nop
 8009d44:	200011f8 	.word	0x200011f8

08009d48 <_lseek>:
 8009d48:	4b02      	ldr	r3, [pc, #8]	; (8009d54 <_lseek+0xc>)
 8009d4a:	2258      	movs	r2, #88	; 0x58
 8009d4c:	601a      	str	r2, [r3, #0]
 8009d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d52:	4770      	bx	lr
 8009d54:	200011f8 	.word	0x200011f8

08009d58 <_read>:
 8009d58:	4b02      	ldr	r3, [pc, #8]	; (8009d64 <_read+0xc>)
 8009d5a:	2258      	movs	r2, #88	; 0x58
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d62:	4770      	bx	lr
 8009d64:	200011f8 	.word	0x200011f8

08009d68 <_write>:
 8009d68:	4b02      	ldr	r3, [pc, #8]	; (8009d74 <_write+0xc>)
 8009d6a:	2258      	movs	r2, #88	; 0x58
 8009d6c:	601a      	str	r2, [r3, #0]
 8009d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d72:	4770      	bx	lr
 8009d74:	200011f8 	.word	0x200011f8

08009d78 <_init>:
 8009d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7a:	bf00      	nop
 8009d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d7e:	bc08      	pop	{r3}
 8009d80:	469e      	mov	lr, r3
 8009d82:	4770      	bx	lr

08009d84 <_fini>:
 8009d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d86:	bf00      	nop
 8009d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8a:	bc08      	pop	{r3}
 8009d8c:	469e      	mov	lr, r3
 8009d8e:	4770      	bx	lr
