<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Andrew/Desktop/VideoCam/MemOperation_TESTBENCH_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="memoperation_testbench" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="20" />
   <wvobject fp_name="/memoperation_testbench/clk_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_in</obj_property>
      <obj_property name="ObjectShortName">clk_in</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/ce" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ce</obj_property>
      <obj_property name="ObjectShortName">ce</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/wadr_rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wadr_rst</obj_property>
      <obj_property name="ObjectShortName">wadr_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/wclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wclk</obj_property>
      <obj_property name="ObjectShortName">wclk</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/d_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">d_in[63:0]</obj_property>
      <obj_property name="ObjectShortName">d_in[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_adr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_adr[26:1]</obj_property>
      <obj_property name="ObjectShortName">mem_adr[26:1]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_db" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_db[15:0]</obj_property>
      <obj_property name="ObjectShortName">mem_db[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group44" type="group">
      <obj_property name="label">ReadSignals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/memoperation_testbench/rclk" type="logic" db_ref_id="1">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">rclk</obj_property>
         <obj_property name="ObjectShortName">rclk</obj_property>
         <obj_property name="label">rclk</obj_property>
      </wvobject>
      <wvobject fp_name="/memoperation_testbench/rclk_out" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rclk_out</obj_property>
         <obj_property name="ObjectShortName">rclk_out</obj_property>
      </wvobject>
      <wvobject fp_name="/memoperation_testbench/d_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">d_out[15:0]</obj_property>
         <obj_property name="ObjectShortName">d_out[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/memoperation_testbench/adr_read" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">adr_read[26:1]</obj_property>
         <obj_property name="ObjectShortName">adr_read[26:1]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/d_bug" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">d_bug[3:0]</obj_property>
      <obj_property name="ObjectShortName">d_bug[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/pcm_cs_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pcm_cs_l</obj_property>
      <obj_property name="ObjectShortName">pcm_cs_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_cs_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cs_l</obj_property>
      <obj_property name="ObjectShortName">mem_cs_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_oe_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_oe_l</obj_property>
      <obj_property name="ObjectShortName">mem_oe_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_wr_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_l</obj_property>
      <obj_property name="ObjectShortName">mem_wr_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_adv_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_adv_l</obj_property>
      <obj_property name="ObjectShortName">mem_adv_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_clk_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk_l</obj_property>
      <obj_property name="ObjectShortName">mem_clk_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_ub_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_ub_l</obj_property>
      <obj_property name="ObjectShortName">mem_ub_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/mem_lb_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_lb_l</obj_property>
      <obj_property name="ObjectShortName">mem_lb_l</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/clk_in_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_in_period</obj_property>
      <obj_property name="ObjectShortName">clk_in_period</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/wclk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">wclk_period</obj_property>
      <obj_property name="ObjectShortName">wclk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/memoperation_testbench/rclk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">rclk_period</obj_property>
      <obj_property name="ObjectShortName">rclk_period</obj_property>
   </wvobject>
</wave_config>
