{"vcs1":{"timestamp_begin":1750406524.755133102, "rt":1.04, "ut":0.46, "st":0.10}}
{"vcselab":{"timestamp_begin":1750406525.888529371, "rt":0.73, "ut":0.23, "st":0.07}}
{"link":{"timestamp_begin":1750406526.699843945, "rt":0.20, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750406524.370159488}
{"VCS_COMP_START_TIME": 1750406524.370159488}
{"VCS_COMP_END_TIME": 1750406527.805165351}
{"VCS_USER_OPTIONS": "-R -sverilog tb_top.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2477440}}
{"stitch_vcselab": {"peak_mem": 2477499}}
