{
  "circuit_name": "c17",
  "total_implementations": 400,
  "generated_at": "2025-12-27T00:41:36.494426",
  "implementations": [
    {
      "circuit_name": "c17",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "ea56657fc4e80380"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "ffd6e345625e6b37"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "5f9f23b636133c4e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "724af6fb47ad865c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "bcc3fe6ee6bf2664"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "f4f6229703e64405"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "38714d62256368f1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "57336c790fac0abe"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "cc9b4b16b5cdc447"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "2b84421842c8b752"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "3e29db905a74cf7b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "2de4971ae05103af"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "c928fbbf216b549e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "d8cead44495214ee"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "8671bee52358025c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "50cfbab7fff015fd"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "6a34938621178968"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "9b439e7162a43e99"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "526ac96fa9c43510"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "fcdbc2b524d4cfc6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "d3efb5f1b32c492d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "07ee3086d33e4f5b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "00db28b6c13a253c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "7c01b2c3f61d5b49"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "08b8b4de37a6543c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "46fc0a4ba74020ae"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "c6929766a9a5b649"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "2669bd0fba0ec0b3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "56dabf67b917978e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "379ba3ae9f5b83af"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "d1b5c6f0710d8d76"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "a5cd948bf39f4e0f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "9d69eb55f60e7f2e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "330ddc906aa1aba5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "543cd118ec5dac15"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "10cd0ea87cd2fb6c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "42a6828bb9f79716"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "d3d27c8afcaa4b4a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "c125f5526a4ef6a0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "4d985aa9a298bed5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "dcf9314a2b47f0ba"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "4007e7e780b344d1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "6ef0924154832c11"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "03783e72895f00d3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "8cde22e55a485191"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "18da41995165ce5a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.489428",
      "config_hash": "a5c02678bb3738f2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e0accac4dd0b330b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "f30b0b4eb5b9be24"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "9af1919bf12f1186"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "450593f20691eedf"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "f6d8c856258974f0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b295da1bad3e818b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "d936a0f502c5d5a0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "3f1b55cc4deb5b79"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "501bdbd3d8bcff32"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "eca5c55bd780b6de"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "ff48179b3557feed"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b91cb6c5dc196036"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b3b616f390b73eae"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e5c7610100d02636"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "31e4e72944cbe502"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e220a4caa41f1be1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "aa124d7e4237f190"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "d8060121858491ed"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "566f9a7552f8c78e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "68d1365e905d11dd"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "92dc2725e0f71ee1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "88eded03974b9a36"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "18ae2de2de023e51"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "7442813dd4f1b4d2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "df2dff19aafd4f3f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "dae3a317213e5e4b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "96788b7bf107af70"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "79e301dc5104baeb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "0cc665bd862f6a4f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "d6481141aa5203be"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "acb1be2387899e9a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "0aa584c624f5a463"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "ca5d59a3244e3105"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "f0a2f3465537adea"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "87f145091a67841c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "1f0499fa5f31546e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e1e3db7f5b552114"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "03916939bc0ca4ec"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "22df478e94bc18c7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "3eafda4d859daea3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "17be2addeabb9c43"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "7c6c4b3aaee574cf"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "ebf5fb173cc9b241"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "3b720ad1bb948c97"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "cc51a3abbc4635d5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "bbce87b634c3eaf3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "1fbd8ec22501f2c4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "c4c7574f43ba6755"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "7fd02523ae95e7d2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "45a20eda44cc16d8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "c9c98afefbd0fb44"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "5dfd9efa2f5cf82d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "879ebd04f8945a94"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "4d4b5330ce8e17e5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "8d38c38b2f5ca98b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "22265ea0edd7a5f8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b87af859442c8905"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "a0fa11b4ea30cae2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "2cfce5de66ad3d25"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "8db3a715555745c7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e862096808763d77"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "9821f431df21f069"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b8e6a873ae2fd3e5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "d6ff29970ef71c16"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "7ad7b5375aa7224d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "fccd9716416e5edb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "fe33ace7ea7edc08"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "29a84985b4d46f61"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "c324b3049976ee0c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "7533ab6e344330b6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "953f484f836a10b0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "0a2491af783ae4d2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "642abdf8ec8b1fdf"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "638e16124c7d784a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "2dcc3ac0d83a1aa2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "55f2f365e6ceaf3d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e10357aa16246d4d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "78301ebcf517e1b0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "7895ac02714548ca"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "059fb4e3ce4e76a3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "2d117a46d81a2fbb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "c1ccbea85b1beddc"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "fb6a5faa5fb30f0d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "2937c4d655b11d85"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "4ab2879424b421fe"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b39079417452cd56"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "730c2bb375605f2b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "3254491769260577"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "11bdbb48516ef6cf"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "69e1a8fd2ee6d33f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "6b5f28f4db0145c1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "86c4048da6e3a843"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "bfb7a271ebf66de2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "3f0ba05235868a4b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "bfb49e339a8fa4fa"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "e6cd2b8671c2fa48"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "df59aa83d41ce66e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "4edf3bb07feb92c5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "303ed1dd0788964e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "8064bd1e36b510dc"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "631141132d22953d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "4dcf75b6cbae15bb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b44b6c243309cb74"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "c3eb890a6a27ed61"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "b9ecc6e9192dc445"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "82b3bc50634d3a07"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "d9b8b50781b5baad"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.490427",
      "config_hash": "d5de3313f3c85cd2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "251e66204647b747"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f8f92acf062f70f7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "21049d2fd90b17bb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "7aa9f71fb2df5dc2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "5e0363f005990653"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "15316c61c52fdb48"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ed7ee59efc98a6cb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3aea4b4b1f91c870"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "a432f03b4c8064d4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "24e79b62c0d2e28a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "80375bbacb9918ed"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "71ab2a25c61666ec"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "2d6ee6da9e268fb1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3cf6575bece3ee37"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ade478b2a0f4a416"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "9bb4e942fc411ff3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "acb735584b4aa07a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "5a2e0aa7c4173966"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "d1f3f290c7b13ce5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "c6da8e5d0078fc19"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "02c825571cd80864"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "9ef774fd2bef35f7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "747be08639cffef3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "a8494e40b1c3a09b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "32787583d4d0f3df"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "5b07b51dd5b66bb6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "5ef907c4cc574546"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "8f0cefabdc416b0b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "973d5c2454f7bb90"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "fad46e3823858a53"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "658b39f80aafab70"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "9efa231bdb1501db"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3f88ee27b8a13df5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "95b32d559eceb65d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "4a9dd6cb89a99a7c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "194546f255d33537"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "088e6a59c10dee3b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "b3ac2744b7e7519c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "eb595621a33439cd"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "50446e81af0908f3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "2748723ad7d5bb46"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "87517c687e50864c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "6562fcbf0169695b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "de45f79122d57d76"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "99baa025b9b26ef7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "2d2f0cf37e89dfcb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "52d8d444eaeabece"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "7218846420bdfb8a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "fc65d1203986f62b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "03c3c73f2f48f1db"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "daae89a5ec917cc7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ad0f6830dd876871"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "c2b2653257b81d1b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "50373da44de8daf0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f4da1bdfa7a331db"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3a620196e5e44f24"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f8f1b25cdf62dc6e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "a25b0f93ab6a5f7a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ced9dc86cd0c53ce"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "4dee5e9ec6a095ab"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "1c0ad2a441167582"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "7f28c85fab549395"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "1a644fe9ee92acdb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "c119305a0aff5ccb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ebb8184643671891"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "74c3bd05014adad9"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "a1efd1664054239e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "e61a3a1c579ecc7e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f9c5f6acc4cc0b2c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "a5c44cfae670c5e1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3e79d2b54b222a30"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "78e01352c75d38a5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "2252558b809040c8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "1b5bce1b6c01bdd6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "532ca980dc3302cf"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "fc713885bdffff66"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "577d61d5c79bb9ac"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f68bd49227cdc58f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f61380ff13dbdb49"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "4582da2ebd6ac601"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f961743c761baeb2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "9fff9a4d84919c5c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "f7491eb811b1651b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "466dc76baf6eb7b6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "bf6c2e10d4fe19ed"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "806261d3743a9d8c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "08c425161b660f99"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "c46f20103dbd578d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "03073b2f98065736"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "1dc64a00d3c21f86"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "dfd4d621c5fd717c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3cbf55d07fb6b2eb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "629732b0560e6717"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ed5c8ec895d90a81"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ce05411e0bdca4cd"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "13ad45f8378749d3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "a1e672f3d875d518"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "3208cc4595d1c156"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "927d36ea6c688749"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "edd5c0302fd344e0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "7f6ac30cede8a59a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "ad7d5c2ea893ac9f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "686462f6bf2f1add"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "7341bb9bbd44a791"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.491425",
      "config_hash": "4cb34df4a177976b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "5acfb7d874266c9c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "6701fea94234a138"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "dd5f92f51e31966c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "40c33e95de2676e6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "4ed965b59e7f7a5f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "3a52fbc3ae877988"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "121eaea9a659ad7e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "58cc81ff13fe3400"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "de844170b792f955"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "14a3df349ea1e1bc"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "6efaf5c9e9f287ff"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "e22178874c1a0ea7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "57a430ba91c8cb62"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "742915c81d38a09d"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "e175b70713cd6206"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "19441df798be36c4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "a910e1798bdddb3e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "a8588c838e99d3c0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "c4d07274aad92cdc"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "372e1ca80bc200ef"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "f56a3a09410d9844"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "c1eaea6f436a8415"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "5c3d5aa2d6799f49"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "b423276ddd692e60"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "2986bb573b9ed7e9"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "e2015b6bca6579ee"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "23d29db19e0545da"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "9efcf8c2ee4c6dc2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "b457da196927a0aa"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "f12e5bebb2437a59"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "7012c9c15037b6a0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "c4c918b128c7833b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "29ca0f61af3f5827"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "09e7b13042c9da96"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "c0a0d7981c52df0c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "00e71356e20b4ff2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "db6814c4d7d24892"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "e9d9ba025783b80c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "c18711ef2fbbf379"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "32a1ffd235cbd7cc"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "f2dfe93ab27ed65e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "227d92116af4c232"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "94db2d1c23874a30"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "007d01ef8a84ee7c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "26461b01efc681ed"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "36f4b029619d5849"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "2c1bb2379552f50a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "ca01b5ac289fb888"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "4856a2f25cc958e4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "b2be592b571bdf5c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "a02e1ebee8a34616"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "124a8542c74e2886"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "40374014a3de9d51"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "1c581a7789d84ab9"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "880799807afa6cd7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "e6f5261e26ee86d7"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "4ec9dddb8e347bd4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "bb79706d2f034d99"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "17f1929ecd14f818"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "93bd267c64ffa1d5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "bb6dfb9ded6d1165"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.492425",
      "config_hash": "0b6362a2bb2d1bde"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "c94f099ab130fa68"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "d5e77c0d4bdae51f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "ac0f44a2e4ba0407"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "eb9093476380dcf1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "7fcff5ec391425c5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "17d41cc75abd94ee"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "d5f1d1e71d452345"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "4fc6b4f94c97c248"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "f83f7a9566266197"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "2b6879a6c4cf72e3"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "676d240f387bf3c9"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "3dc59e2c7f60f61f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "4bb400471e32816b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "7da7ed09c8b0acbe"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "aeb96f79059c11bd"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "f6fd49759e983639"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "47aea241be6b182b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "1898476b09eac9ec"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "4a1d4cd0c84dcb3c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "f125ff2f6f3619f0"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "73eb10a251d8668f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "e87341d77a6ea21b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "ddc0934c3ba45549"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "7d2446803cbbd7b8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "dc2a15a059cd02a9"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "efad117609cd47b9"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "7e2b5e7501b73d31"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "bbaf9f344b5c7ae4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "c577062acc54212c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "b6a331ae136a234e"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "d63eebc5de172b1f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "df252516085ae9fe"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "60a13f1857d595d8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "6a7aab0be655f570"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "d55410e571699bfd"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "95ba3e91a0fe0fcf"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "8a8bc1006a6ce54b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "87025cb875caf7b4"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "0b13303c8c92ab91"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "f6a05d93141e6f8c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "559161e7dd667325"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "79852b1542ee3897"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "eba2b361078b0fd5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "42f8ecd7304e72f8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "d2a000715f228d64"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "c63334d52c3133d5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "dc017f0dad3f1f52"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "a7b0c45b1908188f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "64c23708f1fdb1b8"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "c665b35c601a1238"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "9bc7b247faea2431"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "95e089bbe56c689b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "64452a49930ef0b5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "c3da8573250410b2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "5734ef83f05f95ef"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "691b4a731246dc1a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "34b70687bb51b3a2"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "f7077bb7969135c1"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "006a71363fe3d557"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "57db387ec4db0a4c"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "513634b35b8a736f"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "180e3a8c24ea9511"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "86ed19d7ab8de400"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "97fcdd64e34bed60"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "21002309317be00b"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "c2abb40bea52b9ca"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "fbec60c2c66adda5"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "418aa6b37a864bbb"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "44f1e03acbd5463a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "04d33917d036d98a"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "96d66e7a1a7057ac"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "3a1b52070cd61d28"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "dcb5a9cb412ff468"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.1,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "9f80f6c060aa0ee6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.16,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "07aebba98ad65f44"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "580fbbcd4247cb85"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.07,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "7b9430c6ef130fe6"
    },
    {
      "circuit_name": "c17",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 10,
      "estimated_power_mw": 0.24,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:36.493427",
      "config_hash": "42717b6c7e8f3002"
    }
  ]
}