// Seed: 411977797
module module_0 (
    input id_0,
    output reg id_1
);
  logic id_2;
  logic id_3;
  always @(*) begin
    id_1 <= 1;
  end
endmodule
