Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jul 20 18:55:44 2024
| Host         : LAPTOP-U64NKUOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Uart_Test_timing_summary_routed.rpt -pb Uart_Test_timing_summary_routed.pb -rpx Uart_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : Uart_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   79          inf        0.000                      0                   79           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/tx_serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 4.021ns (43.969%)  route 5.123ns (56.031%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE                         0.000     0.000 r  t1/tx_serial_reg/C
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  t1/tx_serial_reg/Q
                         net (fo=1, routed)           5.123     5.579    tx_serial_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.144 r  tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000     9.144    tx_serial
    B11                                                               r  tx_serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/tx_done_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 3.986ns (68.736%)  route 1.813ns (31.264%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE                         0.000     0.000 r  t1/tx_done_flag_reg/C
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  t1/tx_done_flag_reg/Q
                         net (fo=1, routed)           1.813     2.269    tx_done_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530     5.799 r  tx_done_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    tx_done
    H5                                                                r  tx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/tx_busy_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_status
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 3.967ns (68.633%)  route 1.813ns (31.367%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE                         0.000     0.000 r  t1/tx_busy_flag_reg/C
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  t1/tx_busy_flag_reg/Q
                         net (fo=1, routed)           1.813     2.269    tx_status_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511     5.779 r  tx_status_OBUF_inst/O
                         net (fo=0)                   0.000     5.779    tx_status
    J5                                                                r  tx_status (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.690ns  (logic 1.349ns (28.764%)  route 3.341ns (71.236%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[3]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  t1/clock_count_reg[3]/Q
                         net (fo=5, routed)           1.035     1.454    t1/clock_count_reg[3]
    SLICE_X87Y104        LUT5 (Prop_lut5_I2_O)        0.324     1.778 f  t1/FSM_sequential_uart_tx_state[1]_i_4/O
                         net (fo=1, routed)           0.968     2.745    t1/FSM_sequential_uart_tx_state[1]_i_4_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.332     3.077 f  t1/FSM_sequential_uart_tx_state[1]_i_2/O
                         net (fo=14, routed)          0.906     3.983    t1/FSM_sequential_uart_tx_state[1]_i_2_n_0
    SLICE_X87Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.107 r  t1/bit_index[2]_i_2/O
                         net (fo=2, routed)           0.433     4.540    t1/bit_index
    SLICE_X87Y103        LUT5 (Prop_lut5_I1_O)        0.150     4.690 r  t1/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     4.690    t1/bit_index[2]_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  t1/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.664ns  (logic 1.323ns (28.367%)  route 3.341ns (71.633%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[3]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  t1/clock_count_reg[3]/Q
                         net (fo=5, routed)           1.035     1.454    t1/clock_count_reg[3]
    SLICE_X87Y104        LUT5 (Prop_lut5_I2_O)        0.324     1.778 f  t1/FSM_sequential_uart_tx_state[1]_i_4/O
                         net (fo=1, routed)           0.968     2.745    t1/FSM_sequential_uart_tx_state[1]_i_4_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.332     3.077 f  t1/FSM_sequential_uart_tx_state[1]_i_2/O
                         net (fo=14, routed)          0.906     3.983    t1/FSM_sequential_uart_tx_state[1]_i_2_n_0
    SLICE_X87Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.107 r  t1/bit_index[2]_i_2/O
                         net (fo=2, routed)           0.433     4.540    t1/bit_index
    SLICE_X87Y103        LUT4 (Prop_lut4_I1_O)        0.124     4.664 r  t1/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     4.664    t1/bit_index[1]_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  t1/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/clock_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.360ns  (logic 1.221ns (28.004%)  route 3.139ns (71.996%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[3]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  t1/clock_count_reg[3]/Q
                         net (fo=5, routed)           1.035     1.454    t1/clock_count_reg[3]
    SLICE_X87Y104        LUT5 (Prop_lut5_I2_O)        0.324     1.778 r  t1/FSM_sequential_uart_tx_state[1]_i_4/O
                         net (fo=1, routed)           0.968     2.745    t1/FSM_sequential_uart_tx_state[1]_i_4_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.332     3.077 r  t1/FSM_sequential_uart_tx_state[1]_i_2/O
                         net (fo=14, routed)          1.137     4.214    t1/FSM_sequential_uart_tx_state[1]_i_2_n_0
    SLICE_X88Y104        LUT5 (Prop_lut5_I4_O)        0.146     4.360 r  t1/clock_count[8]_i_1/O
                         net (fo=1, routed)           0.000     4.360    t1/clock_count[8]
    SLICE_X88Y104        FDRE                                         r  t1/clock_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/clock_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 1.199ns (27.639%)  route 3.139ns (72.361%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[3]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  t1/clock_count_reg[3]/Q
                         net (fo=5, routed)           1.035     1.454    t1/clock_count_reg[3]
    SLICE_X87Y104        LUT5 (Prop_lut5_I2_O)        0.324     1.778 r  t1/FSM_sequential_uart_tx_state[1]_i_4/O
                         net (fo=1, routed)           0.968     2.745    t1/FSM_sequential_uart_tx_state[1]_i_4_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.332     3.077 r  t1/FSM_sequential_uart_tx_state[1]_i_2/O
                         net (fo=14, routed)          1.137     4.214    t1/FSM_sequential_uart_tx_state[1]_i_2_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124     4.338 r  t1/clock_count[7]_i_1/O
                         net (fo=1, routed)           0.000     4.338    t1/clock_count[7]
    SLICE_X88Y104        FDRE                                         r  t1/clock_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/FSM_sequential_uart_tx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.243ns  (logic 1.199ns (28.255%)  route 3.044ns (71.745%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[3]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  t1/clock_count_reg[3]/Q
                         net (fo=5, routed)           1.035     1.454    t1/clock_count_reg[3]
    SLICE_X87Y104        LUT5 (Prop_lut5_I2_O)        0.324     1.778 r  t1/FSM_sequential_uart_tx_state[1]_i_4/O
                         net (fo=1, routed)           0.968     2.745    t1/FSM_sequential_uart_tx_state[1]_i_4_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.332     3.077 r  t1/FSM_sequential_uart_tx_state[1]_i_2/O
                         net (fo=14, routed)          1.042     4.119    t1/FSM_sequential_uart_tx_state[1]_i_2_n_0
    SLICE_X86Y104        LUT6 (Prop_lut6_I2_O)        0.124     4.243 r  t1/FSM_sequential_uart_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.243    t1/FSM_sequential_uart_tx_state[0]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  t1/FSM_sequential_uart_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/clock_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.208ns  (logic 1.227ns (29.158%)  route 2.981ns (70.842%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[3]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  t1/clock_count_reg[3]/Q
                         net (fo=5, routed)           1.035     1.454    t1/clock_count_reg[3]
    SLICE_X87Y104        LUT5 (Prop_lut5_I2_O)        0.324     1.778 r  t1/FSM_sequential_uart_tx_state[1]_i_4/O
                         net (fo=1, routed)           0.968     2.745    t1/FSM_sequential_uart_tx_state[1]_i_4_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.332     3.077 r  t1/FSM_sequential_uart_tx_state[1]_i_2/O
                         net (fo=14, routed)          0.979     4.056    t1/FSM_sequential_uart_tx_state[1]_i_2_n_0
    SLICE_X87Y105        LUT3 (Prop_lut3_I2_O)        0.152     4.208 r  t1/clock_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.208    t1/clock_count[1]
    SLICE_X87Y105        FDRE                                         r  t1/clock_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.185ns  (logic 0.828ns (19.783%)  route 3.357ns (80.217%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.813     1.269    counter[5]
    SLICE_X87Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.393 r  counter[15]_i_4/O
                         net (fo=1, routed)           0.633     2.026    counter[15]_i_4_n_0
    SLICE_X87Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.150 r  counter[15]_i_3/O
                         net (fo=1, routed)           0.783     2.933    counter[15]_i_3_n_0
    SLICE_X87Y103        LUT6 (Prop_lut6_I2_O)        0.124     3.057 r  counter[15]_i_1/O
                         net (fo=17, routed)          1.128     4.185    p_0_in
    SLICE_X86Y101        FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/clock_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.959%)  route 0.146ns (44.041%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[2]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t1/clock_count_reg[2]/Q
                         net (fo=6, routed)           0.146     0.287    t1/clock_count_reg[2]
    SLICE_X87Y104        LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  t1/clock_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    t1/clock_count[5]
    SLICE_X87Y104        FDRE                                         r  t1/clock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/clock_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE                         0.000     0.000 r  t1/clock_count_reg[8]/C
    SLICE_X88Y104        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  t1/clock_count_reg[8]/Q
                         net (fo=3, routed)           0.087     0.235    t1/clock_count_reg[8]
    SLICE_X88Y104        LUT6 (Prop_lut6_I1_O)        0.098     0.333 r  t1/clock_count[9]_i_3/O
                         net (fo=1, routed)           0.000     0.333    t1/clock_count[9]
    SLICE_X88Y104        FDRE                                         r  t1/clock_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/FSM_sequential_uart_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/tx_data_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE                         0.000     0.000 r  t1/FSM_sequential_uart_tx_state_reg[1]/C
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  t1/FSM_sequential_uart_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.157     0.298    t1/uart_tx_state[1]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.045     0.343 r  t1/tx_data_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    t1/tx_data_buffer[4]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  t1/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.286%)  route 0.138ns (39.714%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE                         0.000     0.000 r  tx_state_reg/C
    SLICE_X88Y103        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_state_reg/Q
                         net (fo=4, routed)           0.138     0.302    tx_state_reg_n_0
    SLICE_X88Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.347 r  tx_state_i_1/O
                         net (fo=1, routed)           0.000     0.347    tx_state_i_1_n_0
    SLICE_X88Y103        FDRE                                         r  tx_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/clock_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.185%)  route 0.177ns (48.815%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE                         0.000     0.000 r  t1/clock_count_reg[2]/C
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t1/clock_count_reg[2]/Q
                         net (fo=6, routed)           0.177     0.318    t1/clock_count_reg[2]
    SLICE_X87Y104        LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  t1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    t1/clock_count[4]
    SLICE_X87Y104        FDRE                                         r  t1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.178     0.319    counter[0]
    SLICE_X87Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    p_1_in[0]
    SLICE_X87Y100        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/tx_busy_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (56.917%)  route 0.158ns (43.083%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE                         0.000     0.000 r  tx_state_reg/C
    SLICE_X88Y103        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tx_state_reg/Q
                         net (fo=4, routed)           0.158     0.322    t1/tx_data_buffer_reg[4]_0
    SLICE_X89Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  t1/tx_busy_flag_i_2/O
                         net (fo=1, routed)           0.000     0.367    t1/tx_busy_flag_i_2_n_0
    SLICE_X89Y103        FDRE                                         r  t1/tx_busy_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/FSM_sequential_uart_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/FSM_sequential_uart_tx_state_reg[2]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.357%)  route 0.183ns (49.643%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE                         0.000     0.000 r  t1/FSM_sequential_uart_tx_state_reg[1]/C
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  t1/FSM_sequential_uart_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.183     0.324    t1/uart_tx_state[1]
    SLICE_X88Y103        LUT6 (Prop_lut6_I4_O)        0.045     0.369 r  t1/FSM_sequential_uart_tx_state[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.369    t1/FSM_sequential_uart_tx_state[2]_inv_i_1_n_0
    SLICE_X88Y103        FDRE                                         r  t1/FSM_sequential_uart_tx_state_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t1/tx_serial_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.335%)  route 0.191ns (50.665%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE                         0.000     0.000 r  t1/bit_index_reg[0]/C
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  t1/bit_index_reg[0]/Q
                         net (fo=8, routed)           0.191     0.332    t1/bit_index_reg_n_0_[0]
    SLICE_X85Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.377 r  t1/tx_serial_i_1/O
                         net (fo=1, routed)           0.000     0.377    t1/tx_serial_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  t1/tx_serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.133     0.274    counter[15]
    SLICE_X86Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.385    p_1_in[15]
    SLICE_X86Y103        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





