
<html><head><title>Reusing Testbenches and IP</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668921" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Reusing Testbenches and IP" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="AMS Designer,AMS Designer," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668921" />
<meta name="NextFile" content="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Limitations_of_Using_PSL_Assertions.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Reusing Testbenches and IP" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Limitations_of_Using_PSL_Assertions.html" title="Limitations_of_Using_PSL_Assertions">Limitations_of_Using_PSL_Asser ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" title="Connecting_VHDL_Blocks_to_SPICE_Blocks">Connecting_VHDL_Blocks_to_SPIC ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Reusing Testbenches and IP</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>AMS/ADE enables you to reuse an existing testbench/IP in other designs. This can be done in the following three ways:</p>
<ul><li><strong>Advanced Testbench Reuse</strong>: With this mode, you can reuse a digital super top above the AMSD HED configuration that you are simulating in ADE.&#160;</li><li><strong>Export as IP Block</strong>:<ul><li><strong>Using ADE GUI</strong>: With AMS-Unified Netlister, you can export the binding information, which includes netlist, text files, and configuration, and then reuse this information later in other designs. To do so in ADE, select<span>&#160;</span><em>Tools&gt;Export&gt;Export as IP Block</em>.&#160;</li><li><strong>Using the<span>&#160;</span><code>runams</code><span>&#160;</span>command</strong>: You can also export IP block using the in the&#160;<code>runams -export</code>&#160;command-line option.</li></ul></li><li>
<p><strong>Using Command-Line IP Selector (CLIPS)<span class="confluence-anchor-link conf-macro output-inline"><span><span class="confluence-anchor-link" id="ReusingTestbenchesandIP-clips_reuse"></span></span></span></strong>: In CLIPS, specify a testbench and the tool shows the design hierarchy. From the hierarchy, you can switch any instance to a HED configuration. Then, the tool calls AMS-UNL to export the HED configuration as an IP and assemble the IP together with the testbench.&#160;</p>

<p>CLIPS works with XCELIUM 17.10 s007 or higher versions.</p>
</li></ul>
<p>This feature is available only with XCELIUM 17.04 or higher versions.</p>
<h4 id="ReusingTestbenchesandIP-RelatedTopics">Related Topics</h4>
<ul><li><a class="external-link" href="https://support.cadence.com/apex/techpubDocViewerPage?xmlName=explorer.xml&amp;title=Virtuoso+ADE+Explorer+User+Guide+--+Working+with+AMS+Simulator+-+Exporting+IP+Blocks+in+AMS+UNL&amp;hash=pgfId-1035434&amp;c_version=ICADVM20.1&amp;path=Explorer%2FExplorerICADVM20.1%2Fchap15.html#62985" rel="nofollow">Reusing an Advanced Testbench</a></li><li><a class="external-link" href="https://support.cadence.com/apex/techpubDocViewerPage?xmlName=explorer.xml&amp;title=Virtuoso+ADE+Explorer+User+Guide+--+Working+with+AMS+Simulator+-+Exporting+IP+Blocks+in+AMS+UNL&amp;hash=pgfId-1035434&amp;c_version=ICADVM20.1&amp;path=Explorer%2FExplorerICADVM20.1%2Fchap15.html#pgfId-1035434" rel="nofollow">Exporting IP Blocks in AMS UNL</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Limitations_of_Using_PSL_Assertions.html" id="prev" title="Limitations_of_Using_PSL_Assertions">Limitations_of_Using_PSL_Asser ...</a></em></b><b><em><a href="Connecting_VHDL_Blocks_to_SPICE_Blocks.html" id="nex" title="Connecting_VHDL_Blocks_to_SPICE_Blocks">Connecting_VHDL_Blocks_to_SPIC ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>