#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Oct  7 17:48:43 2014
# Process ID: 2423
# Log file: /home/jared/Research/vivado_workspace/axi_loopback/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_loopback/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4657.922 ; gain = 83.551
open_bd_design {/home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jared/Research/vivado_workspace/axi_loopback/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4863.145 ; gain = 202.219
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {2.5 918 763} [get_bd_cells axis_dwidth_converter_0]
set_property location {2 625 461} [get_bd_cells axis_dwidth_converter_0]
save_project_as project_2 /home/jared/Research/vivado_workspace/axi_loopback/vivado/project_2 -force
Wrote  : </home/jared/Research/vivado_workspace/axi_loopback/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4880.148 ; gain = 0.000
regenerate_bd_layout
set_property location {1 323 516} [get_bd_cells axis_dwidth_converter_0]
copy_bd_objs /  [get_bd_cells {axis_dwidth_converter_0}]
set_property location {2 612 521} [get_bd_cells axis_dwidth_converter_1]
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
0
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {8} CONFIG.M_TDATA_NUM_BYTES {1}] [get_bd_cells axis_dwidth_converter_0]
0
endgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_1]
0
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells axis_dwidth_converter_1]
0
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_1/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
set_property location {1 223 632} [get_bd_cells axis_dwidth_converter_0]
set_property location {1 235 616} [get_bd_cells axis_dwidth_converter_0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axis_dwidth_converter_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_dwidth_converter_1/aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/jared/Research/vivado_workspace/axi_loopback/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 18:03:43 2014...
