<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567580417889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567580417889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 17:00:17 2019 " "Processing started: Wed Sep 04 17:00:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567580417889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1567580417889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal --analyze_file=\"C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal --analyze_file=\"C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1567580417889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1567580419951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1567580419951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567580430245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 17:00:30 2019 " "Processing ended: Wed Sep 04 17:00:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567580430245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567580430245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567580430245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567580430245 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567625334483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567625334483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 05:28:54 2019 " "Processing started: Thu Sep 05 05:28:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567625334483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1567625334483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal --analyze_file=\"D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/IP/obstacle_avoider/obstacle_avoider.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal --analyze_file=\"D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/IP/obstacle_avoider/obstacle_avoider.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1567625334483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1567625335758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1567625335758 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledsarray.sv(28) " "Verilog HDL information at ledsarray.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "IP/IR_SENSOR/ledsarray.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/IP/IR_SENSOR/ledsarray.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1567625344293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_008.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_008.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1567625344370 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "obstacle_avoider.sv(33) " "Verilog HDL information at obstacle_avoider.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "ip/obstacle_avoider/obstacle_avoider.sv" "" { Text "D:/4/Embedded System/Project/Demon/BAL_CAR_Nios_Code/ip/obstacle_avoider/obstacle_avoider.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1567625344380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567625344387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 05 05:29:04 2019 " "Processing ended: Thu Sep 05 05:29:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567625344387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567625344387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567625344387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567625344387 ""}
>>>>>>> Add direction control
