Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/CAD971Test_isim_beh.exe -prj D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/CAD971Test_beh.prj work.CAD971Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/VGA_Square.vhd" into library work
Parsing VHDL file "D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/VGA_controller.vhd" into library work
Parsing VHDL file "D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/CAD971Test.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/CAD971Test.vhd" Line 76: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/CAD971Test.vhd" Line 86: Actual for formal port reset is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity VGA_controller [vga_controller_default]
Compiling architecture behavioral of entity VGA_Square [vga_square_default]
Compiling architecture cad971test of entity cad971test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable D:/Battle-City-Game-spartan6/CAD_VGA_Xilinx/CAD971Test_isim_beh.exe
Fuse Memory Usage: 38020 KB
Fuse CPU Usage: 889 ms
