âš¡ Synchronous FIFO in Verilog

ğŸ“Œ Project Overview

This project implements a Synchronous FIFO (First-In First-Out) memory using Verilog.
The FIFO is designed with configurable depth and word size, and verified using Synopsys VCS with extensive simulation.

ğŸ¯ Key Features

âœ… Synchronous FIFO design with read/write operations

âœ… Full & Empty flag implementation

âœ… Handles simultaneous read/write conditions

âœ… Corner-case verification (underflow, overflow)

âœ… Waveform validation on Synopsys VCS

ğŸ“‚ Files in this Project

FIFO.sv â†’ RTL design (Synchronous FIFO)

FIFO_tb.sv â†’ Testbench with multiple scenarios

waveforms/ â†’ Simulation outputs (VCD files)

ğŸ› ï¸ Tools & Methodology

Language: Verilog

Simulator: Synopsys VCS

Verification: Functional simulation, flag validation, corner case testing
