Loading plugins phase: Elapsed time ==> 0s.328ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 38s.035ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.375ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Cell Board.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 Cell Board.v -verilog
======================================================================

======================================================================
Compiling:  Cell Board.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 Cell Board.v -verilog
======================================================================

======================================================================
Compiling:  Cell Board.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 -verilog Cell Board.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Mar 31 21:13:36 2016


======================================================================
Compiling:  Cell Board.v
Program  :   vpp
Options  :    -yv2 -q10 Cell Board.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Mar 31 21:13:36 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Cell Board.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Cell Board.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 -verilog Cell Board.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Mar 31 21:13:38 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Cell Board.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -dcpsoc3 -verilog Cell Board.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Mar 31 21:13:39 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\codegentemp\Cell Board.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_47
	Net_48
	Net_49
	Net_50
	Net_51
	Net_52
	Net_53
	\Telit_UART:BUART:reset_sr\
	Net_42
	\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_39
	\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Telit_UART:BUART:sRX:MODULE_5:lt\
	\Telit_UART:BUART:sRX:MODULE_5:eq\
	\Telit_UART:BUART:sRX:MODULE_5:gt\
	\Telit_UART:BUART:sRX:MODULE_5:gte\
	\Telit_UART:BUART:sRX:MODULE_5:lte\
	\uart_ultrasonic:BUART:tx_hd_send_break\
	\uart_ultrasonic:BUART:tx_ctrl_mark\
	\uart_ultrasonic:BUART:reset_sr\
	Net_446
	Net_451
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_447
	\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xeq\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xlt\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xlte\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xgt\
	\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xgte\
	\uart_ultrasonic:BUART:sRX:MODULE_10:lt\
	\uart_ultrasonic:BUART:sRX:MODULE_10:eq\
	\uart_ultrasonic:BUART:sRX:MODULE_10:gt\
	\uart_ultrasonic:BUART:sRX:MODULE_10:gte\
	\uart_ultrasonic:BUART:sRX:MODULE_10:lte\


Deleted 62 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing tmpOE__Telit_PWR_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin4_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin5_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Ultrasonic_ON_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin9_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin10_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin11_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin12_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin14_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin15_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin17_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin18_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin19_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin20_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Telit_RST_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Telit_ON_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin24_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin25_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin26_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin27_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin29_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin30_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin31_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin33_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin34_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin35_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin37_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin38_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pin39_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__VBAT_READ_EN_net_0 to tmpOE__LED_net_0
Aliasing \Telit_ControlReg:clk\ to zero
Aliasing \Telit_ControlReg:rst\ to zero
Aliasing Net_12 to zero
Aliasing tmpOE__Telit_rx_net_0 to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:tx_hd_send_break\ to zero
Aliasing \Telit_UART:BUART:HalfDuplexSend\ to zero
Aliasing \Telit_UART:BUART:FinalParityType_1\ to zero
Aliasing \Telit_UART:BUART:FinalParityType_0\ to zero
Aliasing \Telit_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \Telit_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \Telit_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \Telit_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \Telit_UART:BUART:tx_status_6\ to zero
Aliasing \Telit_UART:BUART:tx_status_5\ to zero
Aliasing \Telit_UART:BUART:tx_status_4\ to zero
Aliasing \Telit_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Telit_UART:BUART:rx_status_1\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_net_0
Aliasing tmpOE__ultrasonic_uart_rx_net_0 to tmpOE__LED_net_0
Aliasing Net_450 to zero
Aliasing \uart_ultrasonic:BUART:HalfDuplexSend\ to zero
Aliasing \uart_ultrasonic:BUART:FinalParityType_1\ to zero
Aliasing \uart_ultrasonic:BUART:FinalParityType_0\ to zero
Aliasing \uart_ultrasonic:BUART:FinalAddrMode_2\ to zero
Aliasing \uart_ultrasonic:BUART:FinalAddrMode_1\ to zero
Aliasing \uart_ultrasonic:BUART:FinalAddrMode_0\ to zero
Aliasing \uart_ultrasonic:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODIN6_1\ to \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODIN6_0\ to \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__LED_net_0
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODIN7_1\ to \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODIN7_0\ to \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \uart_ultrasonic:BUART:rx_status_1\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__LED_net_0
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_net_0
Aliasing \Telit_UART:BUART:rx_break_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_PWR_net_0[9] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin1_net_0[15] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin2_net_0[21] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin4_net_0[27] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin5_net_0[33] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Ultrasonic_ON_net_0[39] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin9_net_0[45] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin10_net_0[51] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin11_net_0[57] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin12_net_0[63] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin14_net_0[69] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin15_net_0[75] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin17_net_0[81] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin18_net_0[87] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin19_net_0[93] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin20_net_0[99] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_RST_net_0[105] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Telit_ON_net_0[111] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin24_net_0[117] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin25_net_0[123] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin26_net_0[129] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin27_net_0[135] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin29_net_0[141] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin30_net_0[147] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin31_net_0[153] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin33_net_0[159] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin34_net_0[165] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin35_net_0[171] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin37_net_0[177] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin38_net_0[183] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Pin39_net_0[189] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__VBAT_READ_EN_net_0[195] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_ControlReg:clk\[200] = zero[2]
Removing Lhs of wire \Telit_ControlReg:rst\[201] = zero[2]
Removing Rhs of wire Net_752[202] = \Telit_ControlReg:control_out_0\[203]
Removing Rhs of wire Net_752[202] = \Telit_ControlReg:control_0\[226]
Removing Lhs of wire tmpOE__Telit_tx_net_0[228] = Net_752[202]
Removing Rhs of wire Net_15[235] = \Telit_UART:BUART:rx_interrupt_out\[263]
Removing Lhs of wire Net_12[236] = zero[2]
Removing Lhs of wire tmpOE__Telit_rx_net_0[238] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:Net_61\[245] = \Telit_UART:Net_9\[244]
Removing Lhs of wire \Telit_UART:BUART:tx_hd_send_break\[249] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:HalfDuplexSend\[250] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalParityType_1\[251] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalParityType_0\[252] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalAddrMode_2\[253] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalAddrMode_1\[254] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:FinalAddrMode_0\[255] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_ctrl_mark\[256] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:reset_reg_dp\[257] = \Telit_UART:BUART:reset_reg\[248]
Removing Lhs of wire \Telit_UART:BUART:tx_status_6\[316] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_status_5\[317] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_status_4\[318] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_status_1\[320] = \Telit_UART:BUART:tx_fifo_empty\[281]
Removing Lhs of wire \Telit_UART:BUART:tx_status_3\[322] = \Telit_UART:BUART:tx_fifo_notfull\[280]
Removing Lhs of wire \Telit_UART:BUART:rx_count7_bit8_wire\[381] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[388] = \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[399]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[390] = \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[400]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[391] = \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[416]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[392] = \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[430]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[393] = MODIN1_1[394]
Removing Rhs of wire MODIN1_1[394] = \Telit_UART:BUART:pollcount_1\[387]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[395] = MODIN1_0[396]
Removing Rhs of wire MODIN1_0[396] = \Telit_UART:BUART:pollcount_0\[389]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[402] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[403] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[404] = MODIN1_1[394]
Removing Lhs of wire MODIN2_1[405] = MODIN1_1[394]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[406] = MODIN1_0[396]
Removing Lhs of wire MODIN2_0[407] = MODIN1_0[396]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[408] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[409] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[410] = MODIN1_1[394]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[411] = MODIN1_0[396]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[412] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[413] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[418] = MODIN1_1[394]
Removing Lhs of wire MODIN3_1[419] = MODIN1_1[394]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[420] = MODIN1_0[396]
Removing Lhs of wire MODIN3_0[421] = MODIN1_0[396]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[422] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[423] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[424] = MODIN1_1[394]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[425] = MODIN1_0[396]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[426] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[427] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_status_1\[434] = zero[2]
Removing Rhs of wire \Telit_UART:BUART:rx_status_2\[435] = \Telit_UART:BUART:rx_parity_error_status\[436]
Removing Rhs of wire \Telit_UART:BUART:rx_status_3\[437] = \Telit_UART:BUART:rx_stop_bit_error\[438]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[448] = \Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[497]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[452] = \Telit_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[519]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[453] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[454] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[455] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[456] = MODIN4_6[457]
Removing Rhs of wire MODIN4_6[457] = \Telit_UART:BUART:rx_count_6\[376]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[458] = MODIN4_5[459]
Removing Rhs of wire MODIN4_5[459] = \Telit_UART:BUART:rx_count_5\[377]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[460] = MODIN4_4[461]
Removing Rhs of wire MODIN4_4[461] = \Telit_UART:BUART:rx_count_4\[378]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[462] = MODIN4_3[463]
Removing Rhs of wire MODIN4_3[463] = \Telit_UART:BUART:rx_count_3\[379]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[464] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[465] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[466] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[467] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[468] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[469] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[470] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[471] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[472] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[473] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[474] = MODIN4_6[457]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[475] = MODIN4_5[459]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[476] = MODIN4_4[461]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[477] = MODIN4_3[463]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[478] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[479] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[480] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[481] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[482] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[483] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[484] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[499] = \Telit_UART:BUART:rx_postpoll\[335]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[500] = \Telit_UART:BUART:rx_parity_bit\[451]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[501] = \Telit_UART:BUART:rx_postpoll\[335]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[502] = \Telit_UART:BUART:rx_parity_bit\[451]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[503] = \Telit_UART:BUART:rx_postpoll\[335]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[504] = \Telit_UART:BUART:rx_parity_bit\[451]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[506] = tmpOE__LED_net_0[1]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[507] = \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[505]
Removing Lhs of wire \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[508] = \Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[505]
Removing Lhs of wire tmpOE__ultrasonic_uart_rx_net_0[533] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:Net_61\[540] = \uart_ultrasonic:Net_9\[539]
Removing Lhs of wire Net_450[544] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:HalfDuplexSend\[546] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalParityType_1\[547] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalParityType_0\[548] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalAddrMode_2\[549] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalAddrMode_1\[550] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:FinalAddrMode_0\[551] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:reset_reg_dp\[553] = \uart_ultrasonic:BUART:reset_reg\[543]
Removing Rhs of wire Net_452[559] = \uart_ultrasonic:BUART:rx_interrupt_out\[560]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_count7_bit8_wire\[614] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[621] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[632]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[623] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[633]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[624] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[649]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[625] = \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[663]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[626] = \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_1\[627]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_1\[627] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[628] = \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_0\[629]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODIN5_0\[629] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[635] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[636] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[637] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODIN6_1\[638] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[639] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODIN6_0\[640] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[641] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[642] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[643] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[644] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[645] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[646] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[651] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODIN7_1\[652] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[653] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODIN7_0\[654] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[655] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[656] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[657] = \uart_ultrasonic:BUART:pollcount_1\[620]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[658] = \uart_ultrasonic:BUART:pollcount_0\[622]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[659] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[660] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_status_1\[667] = zero[2]
Removing Rhs of wire \uart_ultrasonic:BUART:rx_status_2\[668] = \uart_ultrasonic:BUART:rx_parity_error_status\[669]
Removing Rhs of wire \uart_ultrasonic:BUART:rx_status_3\[670] = \uart_ultrasonic:BUART:rx_stop_bit_error\[671]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:cmp_vv_vv_MODGEN_9\[681] = \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_0\[730]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:cmp_vv_vv_MODGEN_10\[685] = \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xneq\[752]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_6\[686] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_5\[687] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_4\[688] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_3\[689] = \uart_ultrasonic:BUART:sRX:MODIN8_6\[690]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODIN8_6\[690] = \uart_ultrasonic:BUART:rx_count_6\[609]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_2\[691] = \uart_ultrasonic:BUART:sRX:MODIN8_5\[692]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODIN8_5\[692] = \uart_ultrasonic:BUART:rx_count_5\[610]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_1\[693] = \uart_ultrasonic:BUART:sRX:MODIN8_4\[694]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODIN8_4\[694] = \uart_ultrasonic:BUART:rx_count_4\[611]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newa_0\[695] = \uart_ultrasonic:BUART:sRX:MODIN8_3\[696]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODIN8_3\[696] = \uart_ultrasonic:BUART:rx_count_3\[612]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_6\[697] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_5\[698] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_4\[699] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_3\[700] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_2\[701] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_1\[702] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:newb_0\[703] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_6\[704] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_5\[705] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_4\[706] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_3\[707] = \uart_ultrasonic:BUART:rx_count_6\[609]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_2\[708] = \uart_ultrasonic:BUART:rx_count_5\[610]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_1\[709] = \uart_ultrasonic:BUART:rx_count_4\[611]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:dataa_0\[710] = \uart_ultrasonic:BUART:rx_count_3\[612]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_6\[711] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_5\[712] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_4\[713] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_3\[714] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_2\[715] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_1\[716] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:datab_0\[717] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:newa_0\[732] = \uart_ultrasonic:BUART:rx_postpoll\[568]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:newb_0\[733] = \uart_ultrasonic:BUART:rx_parity_bit\[684]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:dataa_0\[734] = \uart_ultrasonic:BUART:rx_postpoll\[568]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:datab_0\[735] = \uart_ultrasonic:BUART:rx_parity_bit\[684]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[736] = \uart_ultrasonic:BUART:rx_postpoll\[568]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[737] = \uart_ultrasonic:BUART:rx_parity_bit\[684]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[739] = tmpOE__LED_net_0[1]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[740] = \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[738]
Removing Lhs of wire \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[741] = \uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[738]
Removing Lhs of wire \Telit_UART:BUART:reset_reg\\D\[763] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_bitclk\\D\[768] = \Telit_UART:BUART:tx_bitclk_enable_pre\[267]
Removing Lhs of wire \Telit_UART:BUART:rx_bitclk\\D\[778] = \Telit_UART:BUART:rx_bitclk_pre\[370]
Removing Lhs of wire \Telit_UART:BUART:rx_parity_error_pre\\D\[787] = \Telit_UART:BUART:rx_parity_error_pre\[446]
Removing Lhs of wire \Telit_UART:BUART:rx_break_status\\D\[788] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:reset_reg\\D\[792] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_bitclk\\D\[798] = \uart_ultrasonic:BUART:rx_bitclk_pre\[603]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_parity_error_pre\\D\[807] = \uart_ultrasonic:BUART:rx_parity_error_pre\[679]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_break_status\\D\[808] = zero[2]

------------------------------------------------------
Aliased 0 equations, 230 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:counter_load\' (cost = 3):
\Telit_UART:BUART:counter_load\ <= ((not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and \Telit_UART:BUART:tx_bitclk\)
	OR (not \Telit_UART:BUART:tx_state_1\ and not \Telit_UART:BUART:tx_state_0\ and not \Telit_UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:tx_counter_tc\' (cost = 0):
\Telit_UART:BUART:tx_counter_tc\ <= (not \Telit_UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_addressmatch\' (cost = 0):
\Telit_UART:BUART:rx_addressmatch\ <= (\Telit_UART:BUART:rx_addressmatch2\
	OR \Telit_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_bitclk_pre\' (cost = 1):
\Telit_UART:BUART:rx_bitclk_pre\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\Telit_UART:BUART:rx_bitclk_pre16x\ <= ((not \Telit_UART:BUART:rx_count_2\ and \Telit_UART:BUART:rx_count_1\ and \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_poll_bit1\' (cost = 1):
\Telit_UART:BUART:rx_poll_bit1\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_poll_bit2\' (cost = 1):
\Telit_UART:BUART:rx_poll_bit2\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\ and not \Telit_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:pollingrange\' (cost = 4):
\Telit_UART:BUART:pollingrange\ <= ((not \Telit_UART:BUART:rx_count_2\ and not \Telit_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Telit_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_addressmatch\' (cost = 0):
\uart_ultrasonic:BUART:rx_addressmatch\ <= (\uart_ultrasonic:BUART:rx_addressmatch2\
	OR \uart_ultrasonic:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_bitclk_pre\' (cost = 1):
\uart_ultrasonic:BUART:rx_bitclk_pre\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart_ultrasonic:BUART:rx_bitclk_pre16x\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and \uart_ultrasonic:BUART:rx_count_1\ and \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_poll_bit1\' (cost = 1):
\uart_ultrasonic:BUART:rx_poll_bit1\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_poll_bit2\' (cost = 1):
\uart_ultrasonic:BUART:rx_poll_bit2\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\ and not \uart_ultrasonic:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:pollingrange\' (cost = 4):
\uart_ultrasonic:BUART:pollingrange\ <= ((not \uart_ultrasonic:BUART:rx_count_2\ and not \uart_ultrasonic:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart_ultrasonic:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \uart_ultrasonic:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\uart_ultrasonic:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \uart_ultrasonic:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\uart_ultrasonic:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\uart_ultrasonic:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_4\)
	OR (not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\uart_ultrasonic:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\uart_ultrasonic:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_4\)
	OR (not \uart_ultrasonic:BUART:rx_count_6\ and not \uart_ultrasonic:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Telit_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Telit_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \uart_ultrasonic:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\uart_ultrasonic:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:pollcount_1\)
	OR (not \uart_ultrasonic:BUART:pollcount_1\ and \uart_ultrasonic:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Telit_UART:BUART:rx_postpoll\' (cost = 72):
\Telit_UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_13 and MODIN1_0));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_13 and not MODIN1_1 and not \Telit_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Telit_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Telit_UART:BUART:rx_parity_bit\)
	OR (Net_13 and MODIN1_0 and \Telit_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Telit_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_13 and not MODIN1_1 and not \Telit_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Telit_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Telit_UART:BUART:rx_parity_bit\)
	OR (Net_13 and MODIN1_0 and \Telit_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:rx_postpoll\' (cost = 72):
\uart_ultrasonic:BUART:rx_postpoll\ <= (\uart_ultrasonic:BUART:pollcount_1\
	OR (Net_444 and \uart_ultrasonic:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_444 and not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (\uart_ultrasonic:BUART:pollcount_1\ and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (Net_444 and \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_444 and not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and not \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (\uart_ultrasonic:BUART:pollcount_1\ and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (Net_444 and \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 66 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Telit_UART:BUART:rx_status_0\ to zero
Aliasing \Telit_UART:BUART:rx_status_6\ to zero
Aliasing \uart_ultrasonic:BUART:rx_status_0\ to zero
Aliasing \uart_ultrasonic:BUART:rx_status_6\ to zero
Aliasing \Telit_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \Telit_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Telit_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_markspace_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_parity_error_status\\D\ to zero
Aliasing \uart_ultrasonic:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Telit_UART:BUART:rx_bitclk_enable\[334] = \Telit_UART:BUART:rx_bitclk\[382]
Removing Lhs of wire \Telit_UART:BUART:rx_status_0\[432] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_status_6\[441] = zero[2]
Removing Rhs of wire \uart_ultrasonic:BUART:rx_bitclk_enable\[567] = \uart_ultrasonic:BUART:rx_bitclk\[615]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_status_0\[665] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_status_6\[674] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:tx_ctrl_mark_last\\D\[770] = \Telit_UART:BUART:tx_ctrl_mark_last\[325]
Removing Lhs of wire \Telit_UART:BUART:rx_markspace_status\\D\[782] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_parity_error_status\\D\[783] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_addr_match_status\\D\[785] = zero[2]
Removing Lhs of wire \Telit_UART:BUART:rx_markspace_pre\\D\[786] = \Telit_UART:BUART:rx_markspace_pre\[445]
Removing Lhs of wire \Telit_UART:BUART:rx_parity_bit\\D\[791] = \Telit_UART:BUART:rx_parity_bit\[451]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_markspace_status\\D\[802] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_parity_error_status\\D\[803] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_addr_match_status\\D\[805] = zero[2]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_markspace_pre\\D\[806] = \uart_ultrasonic:BUART:rx_markspace_pre\[678]
Removing Lhs of wire \uart_ultrasonic:BUART:rx_parity_bit\\D\[811] = \uart_ultrasonic:BUART:rx_parity_bit\[684]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Telit_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Telit_UART:BUART:rx_parity_bit\ and Net_13 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \Telit_UART:BUART:rx_parity_bit\)
	OR (not Net_13 and not MODIN1_1 and \Telit_UART:BUART:rx_parity_bit\)
	OR (not \Telit_UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\uart_ultrasonic:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \uart_ultrasonic:BUART:rx_parity_bit\ and Net_444 and \uart_ultrasonic:BUART:pollcount_0\)
	OR (not \uart_ultrasonic:BUART:pollcount_1\ and not \uart_ultrasonic:BUART:pollcount_0\ and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not Net_444 and not \uart_ultrasonic:BUART:pollcount_1\ and \uart_ultrasonic:BUART:rx_parity_bit\)
	OR (not \uart_ultrasonic:BUART:rx_parity_bit\ and \uart_ultrasonic:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj" -dcpsoc3 "Cell Board.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.434ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Thursday, 31 March 2016 21:13:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\github\IoT\CellBoard\Cell Board.cydsn\Cell Board.cyprj -d CY8C5888LTI-LP097 Cell Board.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Telit_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Telit_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart_ultrasonic:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Telit_UART_IntClock'. Fanout=1, Signal=\Telit_UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'uart_ultrasonic_IntClock'. Fanout=1, Signal=\uart_ultrasonic:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Telit_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Telit_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Telit_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \uart_ultrasonic:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_ultrasonic_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_ultrasonic_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart_ultrasonic:BUART:rx_state_1\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_state_1\ (fanout=8)

    Removing \uart_ultrasonic:BUART:rx_parity_error_pre\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart_ultrasonic:BUART:rx_parity_bit\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart_ultrasonic:BUART:rx_markspace_pre\, Duplicate of \uart_ultrasonic:BUART:rx_address_detected\ 
    MacroCell: Name=\uart_ultrasonic:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Telit_UART:BUART:tx_parity_bit\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \Telit_UART:BUART:tx_mark\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_mark\ (fanout=0)

    Removing \Telit_UART:BUART:tx_ctrl_mark_last\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \Telit_UART:BUART:rx_state_1\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_state_1\ (fanout=8)

    Removing \Telit_UART:BUART:rx_parity_error_pre\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Telit_UART:BUART:rx_parity_bit\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \Telit_UART:BUART:rx_markspace_pre\, Duplicate of \Telit_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Telit_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin1(0)__PA ,
            pad => Pin1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin10(0)__PA ,
            pad => Pin10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin11(0)__PA ,
            pad => Pin11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin12(0)__PA ,
            pad => Pin12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin14(0)__PA ,
            pad => Pin14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin15(0)__PA ,
            pad => Pin15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin17(0)__PA ,
            pad => Pin17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin18(0)__PA ,
            pad => Pin18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin19(0)__PA ,
            pad => Pin19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin2(0)__PA ,
            pad => Pin2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin20(0)__PA ,
            pad => Pin20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin24(0)__PA ,
            pad => Pin24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin25(0)__PA ,
            pad => Pin25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin26(0)__PA ,
            pad => Pin26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin27(0)__PA ,
            pad => Pin27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin29(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin29(0)__PA ,
            pad => Pin29(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin30(0)__PA ,
            pad => Pin30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin31(0)__PA ,
            pad => Pin31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin33(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin33(0)__PA ,
            pad => Pin33(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin34(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin34(0)__PA ,
            pad => Pin34(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin35(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin35(0)__PA ,
            pad => Pin35(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin37(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin37(0)__PA ,
            pad => Pin37(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin38(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin38(0)__PA ,
            pad => Pin38(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin39(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin39(0)__PA ,
            pad => Pin39(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin4(0)__PA ,
            pad => Pin4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin5(0)__PA ,
            pad => Pin5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin9(0)__PA ,
            pad => Pin9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_ON(0)__PA ,
            pad => Telit_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_PWR(0)__PA ,
            pad => Telit_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_RST(0)__PA ,
            pad => Telit_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_rx(0)__PA ,
            fb => Net_13 ,
            pad => Telit_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Telit_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Telit_tx(0)__PA ,
            oe => Net_752 ,
            input => Net_403 ,
            pad => Telit_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ultrasonic_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ultrasonic_ON(0)__PA ,
            pad => Ultrasonic_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VBAT_READ_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VBAT_READ_EN(0)__PA ,
            pad => VBAT_READ_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_uart_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_uart_rx(0)__PA ,
            fb => Net_444 ,
            pad => ultrasonic_uart_rx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * MODIN1_0
            + Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * MODIN1_1
            + Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_403, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:txn\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Telit_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !\Telit_UART:BUART:rx_count_0\
        );
        Output = \Telit_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Telit_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
        );
        Output = \Telit_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \Telit_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Telit_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13 * MODIN1_0
            + MODIN1_1
        );
        Output = \Telit_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !\Telit_UART:BUART:rx_address_detected\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Telit_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_state_0\ * 
              !\Telit_UART:BUART:rx_state_3\ * !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * 
              \Telit_UART:BUART:rx_last\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Telit_UART:BUART:rx_state_0\ * \Telit_UART:BUART:rx_state_3\ * 
              \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
        );
        Output = \Telit_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !\Telit_UART:BUART:rx_address_detected\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Telit_UART:BUART:rx_address_detected\
        );
        Output = \Telit_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_load_fifo\ * 
              \Telit_UART:BUART:rx_fifofull\
        );
        Output = \Telit_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_fifonotempty\ * 
              \Telit_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Telit_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Telit_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Telit_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Telit_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_fifo_notfull\
        );
        Output = \Telit_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Telit_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_1\ * 
              !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\ * !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\ * 
              \Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\uart_ultrasonic:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              \uart_ultrasonic:BUART:pollcount_0\
            + Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\
        );
        Output = \uart_ultrasonic:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\uart_ultrasonic:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              \uart_ultrasonic:BUART:pollcount_1\
            + Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              \uart_ultrasonic:BUART:pollcount_0\
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              \uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\
        );
        Output = \uart_ultrasonic:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:rx_count_0\
        );
        Output = \uart_ultrasonic:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \uart_ultrasonic:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444 * \uart_ultrasonic:BUART:pollcount_0\
            + \uart_ultrasonic:BUART:pollcount_1\
        );
        Output = \uart_ultrasonic:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * 
              \uart_ultrasonic:BUART:rx_last\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_load_fifo\ * 
              \uart_ultrasonic:BUART:rx_fifofull\
        );
        Output = \uart_ultrasonic:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart_ultrasonic:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_fifonotempty\ * 
              \uart_ultrasonic:BUART:rx_state_stop1_reg\
        );
        Output = \uart_ultrasonic:BUART:rx_status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Telit_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            cs_addr_2 => \Telit_UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \Telit_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \Telit_UART:BUART:rx_bitclk_enable\ ,
            route_si => \Telit_UART:BUART:rx_postpoll\ ,
            f0_load => \Telit_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Telit_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Telit_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Telit_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            cs_addr_2 => \Telit_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \Telit_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \Telit_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Telit_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Telit_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Telit_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            cs_addr_0 => \Telit_UART:BUART:counter_load_not\ ,
            cl0_comb => \Telit_UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Telit_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart_ultrasonic:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            cs_addr_2 => \uart_ultrasonic:BUART:rx_address_detected\ ,
            cs_addr_1 => \uart_ultrasonic:BUART:rx_state_0\ ,
            cs_addr_0 => \uart_ultrasonic:BUART:rx_bitclk_enable\ ,
            route_si => \uart_ultrasonic:BUART:rx_postpoll\ ,
            f0_load => \uart_ultrasonic:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart_ultrasonic:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart_ultrasonic:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Telit_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            status_5 => \Telit_UART:BUART:rx_status_5\ ,
            status_4 => \Telit_UART:BUART:rx_status_4\ ,
            status_3 => \Telit_UART:BUART:rx_status_3\ ,
            interrupt => Net_15 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Telit_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            status_3 => \Telit_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \Telit_UART:BUART:tx_status_2\ ,
            status_1 => \Telit_UART:BUART:tx_fifo_empty\ ,
            status_0 => \Telit_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart_ultrasonic:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            status_5 => \uart_ultrasonic:BUART:rx_status_5\ ,
            status_4 => \uart_ultrasonic:BUART:rx_status_4\ ,
            status_3 => \uart_ultrasonic:BUART:rx_status_3\ ,
            interrupt => Net_452 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Telit_ControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Telit_ControlReg:control_7\ ,
            control_6 => \Telit_ControlReg:control_6\ ,
            control_5 => \Telit_ControlReg:control_5\ ,
            control_4 => \Telit_ControlReg:control_4\ ,
            control_3 => \Telit_ControlReg:control_3\ ,
            control_2 => \Telit_ControlReg:control_2\ ,
            control_1 => \Telit_ControlReg:control_1\ ,
            control_0 => Net_752 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Telit_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Telit_UART:Net_9\ ,
            load => \Telit_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Telit_UART:BUART:rx_count_2\ ,
            count_1 => \Telit_UART:BUART:rx_count_1\ ,
            count_0 => \Telit_UART:BUART:rx_count_0\ ,
            tc => \Telit_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\uart_ultrasonic:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart_ultrasonic:Net_9\ ,
            load => \uart_ultrasonic:BUART:rx_counter_load\ ,
            count_6 => \uart_ultrasonic:BUART:rx_count_6\ ,
            count_5 => \uart_ultrasonic:BUART:rx_count_5\ ,
            count_4 => \uart_ultrasonic:BUART:rx_count_4\ ,
            count_3 => \uart_ultrasonic:BUART:rx_count_3\ ,
            count_2 => \uart_ultrasonic:BUART:rx_count_2\ ,
            count_1 => \uart_ultrasonic:BUART:rx_count_1\ ,
            count_0 => \uart_ultrasonic:BUART:rx_count_0\ ,
            tc => \uart_ultrasonic:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Telit_isr_rx
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_byte_ultrasonic_rx
        PORT MAP (
            interrupt => Net_452 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   39 :    9 :   48 :  81.25%
UDB Macrocells                :   40 :  152 :  192 :  20.83%
UDB Unique Pterms             :   66 :  318 :  384 :  17.19%
UDB Total Pterms              :   82 :      :      : 
UDB Datapath Cells            :    4 :   20 :   24 :  16.67%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
            StatusI Registers :    3 
    Routed Count7 Load/Enable :    2 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    1 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 2s.500ms
Tech mapping phase: Elapsed time ==> 3s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : LED(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Pin10(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Pin11(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin12(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin14(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin15(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin17(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin18(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin19(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin20(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin24(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin25(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin26(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin27(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin29(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Pin30(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin31(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin33(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin34(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin35(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin37(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin38(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin39(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin4(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin5(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin9(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Telit_ON(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Telit_PWR(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Telit_RST(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Telit_rx(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Telit_tx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Ultrasonic_ON(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : VBAT_READ_EN(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ultrasonic_uart_rx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.961ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.20
                   Pterms :            4.80
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 302, final cost is 302 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      10.63 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !\Telit_UART:BUART:rx_address_detected\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              !\Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
        );
        Output = \Telit_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \Telit_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_state_0\ * 
              !\Telit_UART:BUART:rx_state_3\ * !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * 
              \Telit_UART:BUART:rx_last\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Telit_UART:BUART:rx_state_0\ * !\Telit_UART:BUART:rx_state_3\ * 
              !\Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Telit_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !\Telit_UART:BUART:rx_address_detected\
            + !\Telit_UART:BUART:rx_state_0\ * 
              \Telit_UART:BUART:rx_bitclk_enable\ * 
              \Telit_UART:BUART:rx_state_3\ * \Telit_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Telit_UART:BUART:rx_address_detected\
        );
        Output = \Telit_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\Telit_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        load => \Telit_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Telit_UART:BUART:rx_count_2\ ,
        count_1 => \Telit_UART:BUART:rx_count_1\ ,
        count_0 => \Telit_UART:BUART:rx_count_0\ ,
        tc => \Telit_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_load_fifo\ * 
              \Telit_UART:BUART:rx_fifofull\
        );
        Output = \Telit_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_403, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:txn\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * MODIN1_1
            + Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13 * MODIN1_0
            + MODIN1_1
        );
        Output = \Telit_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * MODIN1_0
            + Net_13 * !\Telit_UART:BUART:rx_count_2\ * 
              !\Telit_UART:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:rx_count_2\ * !\Telit_UART:BUART:rx_count_1\ * 
              !\Telit_UART:BUART:rx_count_0\
        );
        Output = \Telit_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\Telit_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        cs_addr_2 => \Telit_UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \Telit_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \Telit_UART:BUART:rx_bitclk_enable\ ,
        route_si => \Telit_UART:BUART:rx_postpoll\ ,
        f0_load => \Telit_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Telit_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Telit_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Telit_ControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Telit_ControlReg:control_7\ ,
        control_6 => \Telit_ControlReg:control_6\ ,
        control_5 => \Telit_ControlReg:control_5\ ,
        control_4 => \Telit_ControlReg:control_4\ ,
        control_3 => \Telit_ControlReg:control_3\ ,
        control_2 => \Telit_ControlReg:control_2\ ,
        control_1 => \Telit_ControlReg:control_1\ ,
        control_0 => Net_752 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\ * 
              !\Telit_UART:BUART:tx_counter_dp\
            + \Telit_UART:BUART:tx_state_0\ * !\Telit_UART:BUART:tx_state_2\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Telit_UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_bitclk_dp\
        );
        Output = \Telit_UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_1\ * 
              !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:txn\ * \Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * \Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\ * !\Telit_UART:BUART:tx_bitclk\
            + \Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_shift_out\ * 
              !\Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\ * 
              \Telit_UART:BUART:tx_counter_dp\
        );
        Output = \Telit_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              !\Telit_UART:BUART:tx_state_2\
            + !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Telit_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        cs_addr_2 => \Telit_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \Telit_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \Telit_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Telit_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Telit_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Telit_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:rx_count_0\
        );
        Output = \uart_ultrasonic:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_fifo_notfull\
        );
        Output = \Telit_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Telit_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Telit_UART:BUART:tx_state_1\ * !\Telit_UART:BUART:tx_state_0\ * 
              \Telit_UART:BUART:tx_fifo_empty\ * 
              \Telit_UART:BUART:tx_state_2\ * \Telit_UART:BUART:tx_bitclk\
        );
        Output = \Telit_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Telit_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        status_3 => \Telit_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \Telit_UART:BUART:tx_status_2\ ,
        status_1 => \Telit_UART:BUART:tx_fifo_empty\ ,
        status_0 => \Telit_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Telit_UART:BUART:rx_fifonotempty\ * 
              \Telit_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Telit_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Telit_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Telit_UART:BUART:rx_state_0\ * \Telit_UART:BUART:rx_state_3\ * 
              \Telit_UART:BUART:rx_state_2\ * 
              !\Telit_UART:BUART:rx_address_detected\
        );
        Output = \Telit_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Telit_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        status_5 => \Telit_UART:BUART:rx_status_5\ ,
        status_4 => \Telit_UART:BUART:rx_status_4\ ,
        status_3 => \Telit_UART:BUART:rx_status_3\ ,
        interrupt => Net_15 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\ * 
              \uart_ultrasonic:BUART:rx_last\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Telit_UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Telit_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Telit_UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_load_fifo\ * 
              \uart_ultrasonic:BUART:rx_fifofull\
        );
        Output = \uart_ultrasonic:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\uart_ultrasonic:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        status_5 => \uart_ultrasonic:BUART:rx_status_5\ ,
        status_4 => \uart_ultrasonic:BUART:rx_status_4\ ,
        status_3 => \uart_ultrasonic:BUART:rx_status_3\ ,
        interrupt => Net_452 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \uart_ultrasonic:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart_ultrasonic:BUART:rx_fifonotempty\ * 
              \uart_ultrasonic:BUART:rx_state_stop1_reg\
        );
        Output = \uart_ultrasonic:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Telit_UART:Net_9\ ,
        cs_addr_0 => \Telit_UART:BUART:counter_load_not\ ,
        cl0_comb => \Telit_UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Telit_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\uart_ultrasonic:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        load => \uart_ultrasonic:BUART:rx_counter_load\ ,
        count_6 => \uart_ultrasonic:BUART:rx_count_6\ ,
        count_5 => \uart_ultrasonic:BUART:rx_count_5\ ,
        count_4 => \uart_ultrasonic:BUART:rx_count_4\ ,
        count_3 => \uart_ultrasonic:BUART:rx_count_3\ ,
        count_2 => \uart_ultrasonic:BUART:rx_count_2\ ,
        count_1 => \uart_ultrasonic:BUART:rx_count_1\ ,
        count_0 => \uart_ultrasonic:BUART:rx_count_0\ ,
        tc => \uart_ultrasonic:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              \uart_ultrasonic:BUART:pollcount_1\
            + Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              \uart_ultrasonic:BUART:pollcount_0\
            + !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              \uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\
        );
        Output = \uart_ultrasonic:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              \uart_ultrasonic:BUART:pollcount_0\
            + Net_444 * !\uart_ultrasonic:BUART:rx_count_2\ * 
              !\uart_ultrasonic:BUART:rx_count_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\
        );
        Output = \uart_ultrasonic:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_444 * !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:pollcount_1\ * 
              !\uart_ultrasonic:BUART:pollcount_0\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444 * \uart_ultrasonic:BUART:pollcount_0\
            + \uart_ultrasonic:BUART:pollcount_1\
        );
        Output = \uart_ultrasonic:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart_ultrasonic:BUART:rx_state_0\ * 
              \uart_ultrasonic:BUART:rx_bitclk_enable\ * 
              \uart_ultrasonic:BUART:rx_state_3\ * 
              \uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_5\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
            + \uart_ultrasonic:BUART:rx_state_0\ * 
              !\uart_ultrasonic:BUART:rx_state_3\ * 
              !\uart_ultrasonic:BUART:rx_state_2\ * 
              !\uart_ultrasonic:BUART:rx_count_6\ * 
              !\uart_ultrasonic:BUART:rx_count_4\ * 
              !\uart_ultrasonic:BUART:rx_address_detected\
        );
        Output = \uart_ultrasonic:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart_ultrasonic:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart_ultrasonic:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart_ultrasonic:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart_ultrasonic:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart_ultrasonic:Net_9\ ,
        cs_addr_2 => \uart_ultrasonic:BUART:rx_address_detected\ ,
        cs_addr_1 => \uart_ultrasonic:BUART:rx_state_0\ ,
        cs_addr_0 => \uart_ultrasonic:BUART:rx_bitclk_enable\ ,
        route_si => \uart_ultrasonic:BUART:rx_postpoll\ ,
        f0_load => \uart_ultrasonic:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart_ultrasonic:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart_ultrasonic:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Telit_isr_rx
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_byte_ultrasonic_rx
        PORT MAP (
            interrupt => Net_452 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin1(0)__PA ,
        pad => Pin1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin2(0)__PA ,
        pad => Pin2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin4(0)__PA ,
        pad => Pin4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Telit_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_PWR(0)__PA ,
        pad => Telit_PWR(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin24(0)__PA ,
        pad => Pin24(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin25(0)__PA ,
        pad => Pin25(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin26(0)__PA ,
        pad => Pin26(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin27(0)__PA ,
        pad => Pin27(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin12(0)__PA ,
        pad => Pin12(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin39(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin39(0)__PA ,
        pad => Pin39(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin38(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin38(0)__PA ,
        pad => Pin38(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin37(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin37(0)__PA ,
        pad => Pin37(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin35(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin35(0)__PA ,
        pad => Pin35(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin34(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin34(0)__PA ,
        pad => Pin34(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin33(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin33(0)__PA ,
        pad => Pin33(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin31(0)__PA ,
        pad => Pin31(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin14(0)__PA ,
        pad => Pin14(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin15(0)__PA ,
        pad => Pin15(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin17(0)__PA ,
        pad => Pin17(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin18(0)__PA ,
        pad => Pin18(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin19(0)__PA ,
        pad => Pin19(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin20(0)__PA ,
        pad => Pin20(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Telit_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_tx(0)__PA ,
        oe => Net_752 ,
        input => Net_403 ,
        pad => Telit_tx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Telit_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_rx(0)__PA ,
        fb => Net_13 ,
        pad => Telit_rx(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = VBAT_READ_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VBAT_READ_EN(0)__PA ,
        pad => VBAT_READ_EN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin5(0)__PA ,
        pad => Pin5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ultrasonic_uart_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_uart_rx(0)__PA ,
        fb => Net_444 ,
        pad => ultrasonic_uart_rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Ultrasonic_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ultrasonic_ON(0)__PA ,
        pad => Ultrasonic_ON(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin9(0)__PA ,
        pad => Pin9(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin10(0)__PA ,
        pad => Pin10(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin11(0)__PA ,
        pad => Pin11(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Telit_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_RST(0)__PA ,
        pad => Telit_RST(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Telit_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Telit_ON(0)__PA ,
        pad => Telit_ON(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin29(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin29(0)__PA ,
        pad => Pin29(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin30(0)__PA ,
        pad => Pin30(0)_PAD );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Telit_UART:Net_9\ ,
            dclk_0 => \Telit_UART:Net_9_local\ ,
            dclk_glb_1 => \uart_ultrasonic:Net_9\ ,
            dclk_1 => \uart_ultrasonic:Net_9_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ [FFB(PM,0)]: 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |               Pin1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |               Pin2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |               Pin4(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |          Telit_PWR(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              Pin24(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |              Pin25(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |              Pin26(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |              Pin27(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |              Pin12(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                LED(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |              Pin39(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              Pin38(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |              Pin37(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              Pin35(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              Pin34(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |              Pin33(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |              Pin31(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |              Pin14(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |              Pin15(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              Pin17(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |              Pin18(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              Pin19(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              Pin20(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |           Telit_tx(0) | In(Net_403), OE(Net_752)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           Telit_rx(0) | FB(Net_13)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
  12 |   1 |     * |      NONE |         CMOS_OUT |       VBAT_READ_EN(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |               Pin5(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL | ultrasonic_uart_rx(0) | FB(Net_444)
     |   4 |     * |      NONE |         CMOS_OUT |      Ultrasonic_ON(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |               Pin9(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |              Pin10(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |              Pin11(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |          Telit_RST(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |           Telit_ON(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              Pin29(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              Pin30(0) | 
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 4s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.781ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Cell Board_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.346ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.596ms
API generation phase: Elapsed time ==> 5s.546ms
Dependency generation phase: Elapsed time ==> 0s.218ms
Cleanup phase: Elapsed time ==> 0s.000ms
