Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Jul 24 18:02:01 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn(0)_IBUF
   btn(1)_IBUF
   btn(2)_IBUF
   btn(3)_IBUF
   btn(4)_IBUF


