
stm32_h7_reto_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b868  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a6c  0800bb08  0800bb08  0000cb08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c574  0800c574  0000e3b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c574  0800c574  0000d574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c57c  0800c57c  0000e3b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c57c  0800c57c  0000d57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c580  0800c580  0000d580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003b8  24000000  0800c584  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  240003b8  0800c93c  0000e3b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240007d0  0800c93c  0000e7d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e3b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a95b  00000000  00000000  0000e3e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c70  00000000  00000000  00028d41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  0002b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001098  00000000  00000000  0002ce88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c81b  00000000  00000000  0002df20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ace5  00000000  00000000  0006a73b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001921e0  00000000  00000000  00085420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00217600  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006800  00000000  00000000  00217644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0021de44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240003b8 	.word	0x240003b8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800baf0 	.word	0x0800baf0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240003bc 	.word	0x240003bc
 80002dc:	0800baf0 	.word	0x0800baf0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <Turning_SetAngle>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) → (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000852:	edd7 7a01 	vldr	s15, [r7, #4]
 8000856:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80008e8 <Turning_SetAngle+0xa0>
 800085a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800085e:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000862:	edd7 7a05 	vldr	s15, [r7, #20]
 8000866:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80008ec <Turning_SetAngle+0xa4>
 800086a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800086e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000872:	d501      	bpl.n	8000878 <Turning_SetAngle+0x30>
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <Turning_SetAngle+0xa8>)
 8000876:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000878:	edd7 7a05 	vldr	s15, [r7, #20]
 800087c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80008e8 <Turning_SetAngle+0xa0>
 8000880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000888:	dd01      	ble.n	800088e <Turning_SetAngle+0x46>
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <Turning_SetAngle+0xac>)
 800088c:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 800088e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000892:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80008f8 <Turning_SetAngle+0xb0>
 8000896:	ee27 7a87 	vmul.f32	s14, s15, s14
 800089a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80008fc <Turning_SetAngle+0xb4>
 800089e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80008f8 <Turning_SetAngle+0xb0>
 80008a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008aa:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b4:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 80008b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80008ba:	f00b f8eb 	bl	800ba94 <lroundf>
 80008be:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da01      	bge.n	80008ca <Turning_SetAngle+0x82>
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d201      	bcs.n	80008d6 <Turning_SetAngle+0x8e>
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008de:	bf00      	nop
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	42b40000 	.word	0x42b40000
 80008ec:	c2b40000 	.word	0xc2b40000
 80008f0:	c2b40000 	.word	0xc2b40000
 80008f4:	42b40000 	.word	0x42b40000
 80008f8:	447a0000 	.word	0x447a0000
 80008fc:	43340000 	.word	0x43340000
 8000900:	24000474 	.word	0x24000474

08000904 <SetEscSpeed>:
void SetEscSpeed(float value)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 800090e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000912:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091e:	d501      	bpl.n	8000924 <SetEscSpeed+0x20>
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <SetEscSpeed+0xa8>)
 8000922:	607b      	str	r3, [r7, #4]
    if (value >  2.0f) value =  2.0f;
 8000924:	edd7 7a01 	vldr	s15, [r7, #4]
 8000928:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800092c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000934:	dd02      	ble.n	800093c <SetEscSpeed+0x38>
 8000936:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800093a:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 800093c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000948:	dd07      	ble.n	800095a <SetEscSpeed+0x56>
        value *= 0.5f;
 800094a:	edd7 7a01 	vldr	s15, [r7, #4]
 800094e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000956:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (µs)
          -1 → 1000 µs
           0 → 1500 µs
          +1 → 2000 µs
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 800095a:	edd7 7a01 	vldr	s15, [r7, #4]
 800095e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009b0 <SetEscSpeed+0xac>
 8000962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000966:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80009b4 <SetEscSpeed+0xb0>
 800096a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800096e:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert µs to timer ticks (1 tick = 1 µs assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SetEscSpeed+0xb4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000978:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 800097a:	ed97 0a04 	vldr	s0, [r7, #16]
 800097e:	f00b f889 	bl	800ba94 <lroundf>
 8000982:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2b00      	cmp	r3, #0
 8000988:	da01      	bge.n	800098e <SetEscSpeed+0x8a>
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	429a      	cmp	r2, r3
 8000994:	d201      	bcs.n	800099a <SetEscSpeed+0x96>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <SetEscSpeed+0xb4>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	bf800000 	.word	0xbf800000
 80009b0:	43fa0000 	.word	0x43fa0000
 80009b4:	44bb8000 	.word	0x44bb8000
 80009b8:	240004c0 	.word	0x240004c0

080009bc <StopCarEsc>:
void StopCarEsc(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
    SetEscSpeed(0.0f);   // Neutral = 1500 µs pulse
 80009c0:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 80009cc <StopCarEsc+0x10>
 80009c4:	f7ff ff9e 	bl	8000904 <SetEscSpeed>
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	00000000 	.word	0x00000000

080009d0 <dlc_to_bytes>:
		StopCarEsc();
	}
}

// CAN FUNCTIONS
static inline uint8_t dlc_to_bytes(uint32_t dlc) {
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
    static const uint8_t map[16] = {0,1,2,3,4,5,6,7,8,12,16,20,24,32,48,64};
    return (dlc < 16) ? map[dlc] : 0;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2b0f      	cmp	r3, #15
 80009dc:	d804      	bhi.n	80009e8 <dlc_to_bytes+0x18>
 80009de:	4a06      	ldr	r2, [pc, #24]	@ (80009f8 <dlc_to_bytes+0x28>)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	e000      	b.n	80009ea <dlc_to_bytes+0x1a>
 80009e8:	2300      	movs	r3, #0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	0800c1b4 	.word	0x0800c1b4

080009fc <drainAndUpdateCANMessages>:
/**
 * @brief Drain FIFO and update all tracked CAN messages in latestMsgs[]
 * @return Number of messages read from FIFO (total, not unique IDs)
 */
int drainAndUpdateCANMessages(void)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b09f      	sub	sp, #124	@ 0x7c
 8000a00:	af00      	add	r7, sp, #0
    FDCAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[64];
    HAL_StatusTypeDef status;
    int totalFramesRead = 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	677b      	str	r3, [r7, #116]	@ 0x74

    // Drain entire FIFO, update matching IDs
    do {
        status = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData);
 8000a06:	463b      	mov	r3, r7
 8000a08:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000a0c:	2140      	movs	r1, #64	@ 0x40
 8000a0e:	4852      	ldr	r0, [pc, #328]	@ (8000b58 <drainAndUpdateCANMessages+0x15c>)
 8000a10:	f002 fc40 	bl	8003294 <HAL_FDCAN_GetRxMessage>
 8000a14:	4603      	mov	r3, r0
 8000a16:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        if (status == HAL_OK) {
 8000a1a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	f040 808f 	bne.w	8000b42 <drainAndUpdateCANMessages+0x146>
            totalFramesRead++;
 8000a24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a26:	3301      	adds	r3, #1
 8000a28:	677b      	str	r3, [r7, #116]	@ 0x74

            // Check if this ID is in our tracking list
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000a30:	e082      	b.n	8000b38 <drainAndUpdateCANMessages+0x13c>
                bool idMatches = (RxHeader.Identifier == latestMsgs[i].id);
 8000a32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000a34:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a38:	4848      	ldr	r0, [pc, #288]	@ (8000b5c <drainAndUpdateCANMessages+0x160>)
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	4413      	add	r3, r2
 8000a40:	011b      	lsls	r3, r3, #4
 8000a42:	4403      	add	r3, r0
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4299      	cmp	r1, r3
 8000a48:	bf0c      	ite	eq
 8000a4a:	2301      	moveq	r3, #1
 8000a4c:	2300      	movne	r3, #0
 8000a4e:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d10e      	bne.n	8000a76 <drainAndUpdateCANMessages+0x7a>
 8000a58:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a5c:	493f      	ldr	r1, [pc, #252]	@ (8000b5c <drainAndUpdateCANMessages+0x160>)
 8000a5e:	4613      	mov	r3, r2
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	4413      	add	r3, r2
 8000a64:	011b      	lsls	r3, r3, #4
 8000a66:	440b      	add	r3, r1
 8000a68:	334c      	adds	r3, #76	@ 0x4c
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	f083 0301 	eor.w	r3, r3, #1
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d10f      	bne.n	8000a96 <drainAndUpdateCANMessages+0x9a>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 8000a76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a7c:	d10d      	bne.n	8000a9a <drainAndUpdateCANMessages+0x9e>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 8000a7e:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000a82:	4936      	ldr	r1, [pc, #216]	@ (8000b5c <drainAndUpdateCANMessages+0x160>)
 8000a84:	4613      	mov	r3, r2
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	4413      	add	r3, r2
 8000a8a:	011b      	lsls	r3, r3, #4
 8000a8c:	440b      	add	r3, r1
 8000a8e:	334c      	adds	r3, #76	@ 0x4c
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <drainAndUpdateCANMessages+0x9e>
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 8000a96:	2301      	movs	r3, #1
 8000a98:	e000      	b.n	8000a9c <drainAndUpdateCANMessages+0xa0>
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 8000aa0:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                if (idMatches && typeMatches) {
 8000aac:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d03c      	beq.n	8000b2e <drainAndUpdateCANMessages+0x132>
 8000ab4:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d038      	beq.n	8000b2e <drainAndUpdateCANMessages+0x132>
                    // Update this message slot
                    uint32_t raw = RxHeader.DataLength;
 8000abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    uint8_t len = (raw <= 64) ? (uint8_t)raw : dlc_to_bytes(raw >> 16);
 8000ac0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ac2:	2b40      	cmp	r3, #64	@ 0x40
 8000ac4:	d802      	bhi.n	8000acc <drainAndUpdateCANMessages+0xd0>
 8000ac6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	e005      	b.n	8000ad8 <drainAndUpdateCANMessages+0xdc>
 8000acc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ace:	0c1b      	lsrs	r3, r3, #16
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff7d 	bl	80009d0 <dlc_to_bytes>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                    latestMsgs[i].length = len;
 8000adc:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000ae0:	491e      	ldr	r1, [pc, #120]	@ (8000b5c <drainAndUpdateCANMessages+0x160>)
 8000ae2:	4613      	mov	r3, r2
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	4413      	add	r3, r2
 8000ae8:	011b      	lsls	r3, r3, #4
 8000aea:	440b      	add	r3, r1
 8000aec:	3344      	adds	r3, #68	@ 0x44
 8000aee:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000af2:	701a      	strb	r2, [r3, #0]
                    latestMsgs[i].timestamp = HAL_GetTick();
 8000af4:	f897 4073 	ldrb.w	r4, [r7, #115]	@ 0x73
 8000af8:	f001 fa70 	bl	8001fdc <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	4917      	ldr	r1, [pc, #92]	@ (8000b5c <drainAndUpdateCANMessages+0x160>)
 8000b00:	4623      	mov	r3, r4
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4423      	add	r3, r4
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	440b      	add	r3, r1
 8000b0a:	3348      	adds	r3, #72	@ 0x48
 8000b0c:	601a      	str	r2, [r3, #0]
                    memcpy(latestMsgs[i].data, RxData, len);
 8000b0e:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000b12:	4613      	mov	r3, r2
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	4413      	add	r3, r2
 8000b18:	011b      	lsls	r3, r3, #4
 8000b1a:	4a10      	ldr	r2, [pc, #64]	@ (8000b5c <drainAndUpdateCANMessages+0x160>)
 8000b1c:	4413      	add	r3, r2
 8000b1e:	3304      	adds	r3, #4
 8000b20:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000b24:	4639      	mov	r1, r7
 8000b26:	4618      	mov	r0, r3
 8000b28:	f009 f97f 	bl	8009e2a <memcpy>
                    break;  // Found match, no need to check other slots
 8000b2c:	e009      	b.n	8000b42 <drainAndUpdateCANMessages+0x146>
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b2e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000b32:	3301      	adds	r3, #1
 8000b34:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8000b38:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000b3c:	2b05      	cmp	r3, #5
 8000b3e:	f67f af78 	bls.w	8000a32 <drainAndUpdateCANMessages+0x36>
                }
            }
        }
    } while (status == HAL_OK);
 8000b42:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f43f af5d 	beq.w	8000a06 <drainAndUpdateCANMessages+0xa>

    return totalFramesRead;
 8000b4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	377c      	adds	r7, #124	@ 0x7c
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd90      	pop	{r4, r7, pc}
 8000b56:	bf00      	nop
 8000b58:	240003d4 	.word	0x240003d4
 8000b5c:	24000008 	.word	0x24000008

08000b60 <getCANMessageByID>:
 * @brief Get latest CAN message for a specific ID
 * @param id CAN identifier to retrieve
 * @return Pointer to CANMessage or NULL if not found
 */
CANMessage* getCANMessageByID(uint32_t id)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b68:	2300      	movs	r3, #0
 8000b6a:	73fb      	strb	r3, [r7, #15]
 8000b6c:	e015      	b.n	8000b9a <getCANMessageByID+0x3a>
        if (latestMsgs[i].id == id) {
 8000b6e:	7bfa      	ldrb	r2, [r7, #15]
 8000b70:	490f      	ldr	r1, [pc, #60]	@ (8000bb0 <getCANMessageByID+0x50>)
 8000b72:	4613      	mov	r3, r2
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	4413      	add	r3, r2
 8000b78:	011b      	lsls	r3, r3, #4
 8000b7a:	440b      	add	r3, r1
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	687a      	ldr	r2, [r7, #4]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d107      	bne.n	8000b94 <getCANMessageByID+0x34>
            return &latestMsgs[i];
 8000b84:	7bfa      	ldrb	r2, [r7, #15]
 8000b86:	4613      	mov	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	4413      	add	r3, r2
 8000b8c:	011b      	lsls	r3, r3, #4
 8000b8e:	4a08      	ldr	r2, [pc, #32]	@ (8000bb0 <getCANMessageByID+0x50>)
 8000b90:	4413      	add	r3, r2
 8000b92:	e006      	b.n	8000ba2 <getCANMessageByID+0x42>
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	3301      	adds	r3, #1
 8000b98:	73fb      	strb	r3, [r7, #15]
 8000b9a:	7bfb      	ldrb	r3, [r7, #15]
 8000b9c:	2b05      	cmp	r3, #5
 8000b9e:	d9e6      	bls.n	8000b6e <getCANMessageByID+0xe>
        }
    }
    return NULL;  // ID not tracked
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3714      	adds	r7, #20
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	24000008 	.word	0x24000008

08000bb4 <readEncoder>:
        HAL_Delay(1);
    }
}

int32_t readEncoder(int32_t timeoutMs /* = -1 */)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    static int32_t lastPosition = 0;

    if (timeoutMs == -1)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bc2:	d101      	bne.n	8000bc8 <readEncoder+0x14>
        timeoutMs = 200;  // Default wait time
 8000bc4:	23c8      	movs	r3, #200	@ 0xc8
 8000bc6:	607b      	str	r3, [r7, #4]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000bc8:	4b28      	ldr	r3, [pc, #160]	@ (8000c6c <readEncoder+0xb8>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	61fb      	str	r3, [r7, #28]

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000bce:	f7ff ff15 	bl	80009fc <drainAndUpdateCANMessages>
 8000bd2:	61b8      	str	r0, [r7, #24]

    // 2) Get the encoder message
    CANMessage* encoderMsg = getCANMessageByID(0x123);
 8000bd4:	f240 1023 	movw	r0, #291	@ 0x123
 8000bd8:	f7ff ffc2 	bl	8000b60 <getCANMessageByID>
 8000bdc:	6178      	str	r0, [r7, #20]
    if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d00a      	beq.n	8000bfa <readEncoder+0x46>
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	d905      	bls.n	8000bfa <readEncoder+0x46>
        memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	3304      	adds	r3, #4
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c70 <readEncoder+0xbc>)
 8000bf8:	601a      	str	r2, [r3, #0]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000bfa:	69ba      	ldr	r2, [r7, #24]
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	db2e      	blt.n	8000c60 <readEncoder+0xac>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	dd2b      	ble.n	8000c60 <readEncoder+0xac>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000c08:	f001 f9e8 	bl	8001fdc <HAL_GetTick>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        while (HAL_GetTick() < timeout) {
 8000c14:	e01c      	b.n	8000c50 <readEncoder+0x9c>
            int newFrames = drainAndUpdateCANMessages();
 8000c16:	f7ff fef1 	bl	80009fc <drainAndUpdateCANMessages>
 8000c1a:	60f8      	str	r0, [r7, #12]
            if (newFrames > 0) {
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	dd13      	ble.n	8000c4a <readEncoder+0x96>
                // Fresh data arrived, update encoder value
                encoderMsg = getCANMessageByID(0x123);
 8000c22:	f240 1023 	movw	r0, #291	@ 0x123
 8000c26:	f7ff ff9b 	bl	8000b60 <getCANMessageByID>
 8000c2a:	6178      	str	r0, [r7, #20]
                if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d015      	beq.n	8000c5e <readEncoder+0xaa>
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c38:	2b03      	cmp	r3, #3
 8000c3a:	d910      	bls.n	8000c5e <readEncoder+0xaa>
                    memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	3304      	adds	r3, #4
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	461a      	mov	r2, r3
 8000c44:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <readEncoder+0xbc>)
 8000c46:	601a      	str	r2, [r3, #0]
                }
                break;
 8000c48:	e009      	b.n	8000c5e <readEncoder+0xaa>
            }
            HAL_Delay(1);
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	f001 f9d2 	bl	8001ff4 <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000c50:	f001 f9c4 	bl	8001fdc <HAL_GetTick>
 8000c54:	4602      	mov	r2, r0
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d8dc      	bhi.n	8000c16 <readEncoder+0x62>
 8000c5c:	e000      	b.n	8000c60 <readEncoder+0xac>
                break;
 8000c5e:	bf00      	nop
        }
    }

    return lastPosition;
 8000c60:	4b03      	ldr	r3, [pc, #12]	@ (8000c70 <readEncoder+0xbc>)
 8000c62:	681b      	ldr	r3, [r3, #0]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3720      	adds	r7, #32
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	240003d4 	.word	0x240003d4
 8000c70:	24000678 	.word	0x24000678

08000c74 <ledOn>:
        HAL_Delay(1);
    }
}

// Waypoint callback functions
void ledOn(void) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2140      	movs	r1, #64	@ 0x40
 8000c7c:	4803      	ldr	r0, [pc, #12]	@ (8000c8c <ledOn+0x18>)
 8000c7e:	f003 f825 	bl	8003ccc <HAL_GPIO_WritePin>
    printf("LED ON at waypoint\n\r");
 8000c82:	4803      	ldr	r0, [pc, #12]	@ (8000c90 <ledOn+0x1c>)
 8000c84:	f008 fffc 	bl	8009c80 <iprintf>
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	58021000 	.word	0x58021000
 8000c90:	0800bf90 	.word	0x0800bf90

08000c94 <ledOff>:

void ledOff(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2140      	movs	r1, #64	@ 0x40
 8000c9c:	4803      	ldr	r0, [pc, #12]	@ (8000cac <ledOff+0x18>)
 8000c9e:	f003 f815 	bl	8003ccc <HAL_GPIO_WritePin>
    printf("LED OFF at waypoint\n\r");
 8000ca2:	4803      	ldr	r0, [pc, #12]	@ (8000cb0 <ledOff+0x1c>)
 8000ca4:	f008 ffec 	bl	8009c80 <iprintf>
}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	58021000 	.word	0x58021000
 8000cb0:	0800bfa8 	.word	0x0800bfa8

08000cb4 <setSteering>:

void setSteering(void) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
    Turning_SetAngle(0.6f);
 8000cb8:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8000ccc <setSteering+0x18>
 8000cbc:	f7ff fdc4 	bl	8000848 <Turning_SetAngle>
    printf("Steering set to 0.6 at waypoint\n\r");
 8000cc0:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <setSteering+0x1c>)
 8000cc2:	f008 ffdd 	bl	8009c80 <iprintf>
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	3f19999a 	.word	0x3f19999a
 8000cd0:	0800bfc0 	.word	0x0800bfc0

08000cd4 <unsetSteering>:

void unsetSteering(void) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    Turning_SetAngle(0.0f);
 8000cd8:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8000cec <unsetSteering+0x18>
 8000cdc:	f7ff fdb4 	bl	8000848 <Turning_SetAngle>
    printf("Steering reset to 0.0 at waypoint\n\r");
 8000ce0:	4803      	ldr	r0, [pc, #12]	@ (8000cf0 <unsetSteering+0x1c>)
 8000ce2:	f008 ffcd 	bl	8009c80 <iprintf>
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	00000000 	.word	0x00000000
 8000cf0:	0800bfe4 	.word	0x0800bfe4

08000cf4 <waypointLoop>:

        HAL_Delay(1);
    }
}

void waypointLoop(void) {
 8000cf4:	b5b0      	push	{r4, r5, r7, lr}
 8000cf6:	b0b0      	sub	sp, #192	@ 0xc0
 8000cf8:	af00      	add	r7, sp, #0
    // ========== CONFIGURABLE CONSTANTS ==========
    const uint32_t countsPerMeter = 16066;        // Encoder counts per meter of travel
 8000cfa:	f643 63c2 	movw	r3, #16066	@ 0x3ec2
 8000cfe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    const float turnDiameter = 1.14f;             // Turn diameter in meters (at steering = 0.6)
 8000d02:	4bdd      	ldr	r3, [pc, #884]	@ (8001078 <waypointLoop+0x384>)
 8000d04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    const float turnSteering = 0.6f;              // Steering value for the turn
 8000d08:	4bdc      	ldr	r3, [pc, #880]	@ (800107c <waypointLoop+0x388>)
 8000d0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    const float segLength = 0.5f;                 // Length of straight segments (meters)
 8000d0e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000d12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float ledBlinkDuration = 0.05f;         // LED on duration (meters)
 8000d16:	4bda      	ldr	r3, [pc, #872]	@ (8001080 <waypointLoop+0x38c>)
 8000d18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    
    // ========== CALCULATED TRAJECTORY PARAMETERS ==========
    const float turnRadius = turnDiameter / 2.0f;                    // r = 0.57 m
 8000d1c:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 8000d20:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000d24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d28:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    const float arcLength = 3.14159265f * turnRadius;                // s = π × r ≈ 1.79 m
 8000d2c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8000d30:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 8001084 <waypointLoop+0x390>
 8000d34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d38:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
    
    // Key positions along trajectory (in meters)
    const float pos_seg1_mid = segLength / 2.0f;                     // Midpoint of first straight
 8000d3c:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8000d40:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000d44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d48:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
    const float pos_arc_start = segLength;                           // Arc begins
 8000d4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000d50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    const float pos_arc_mid = segLength + (arcLength / 2.0f);        // Arc midpoint
 8000d54:	ed97 7a26 	vldr	s14, [r7, #152]	@ 0x98
 8000d58:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000d5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d60:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8000d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d68:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    const float pos_arc_end = segLength + arcLength;                 // Arc ends
 8000d6c:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8000d70:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8000d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d78:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    const float pos_seg2_mid = pos_arc_end + (segLength / 2.0f);     // Midpoint of second straight
 8000d7c:	ed97 7a29 	vldr	s14, [r7, #164]	@ 0xa4
 8000d80:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000d84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d88:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d90:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    const float pos_total = pos_arc_end + segLength;                 // Total trajectory length
 8000d94:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000d98:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8000d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da0:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    
    // ========== WAYPOINT EVENT ARRAY ==========
    EncoderEvent events[] = {
        // First straight segment - LED blink at midpoint
        {.waypoint = pos_seg1_mid * countsPerMeter,                           .callback = ledOn},
 8000da4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000db0:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8000db4:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000db8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dbc:	ee17 3a90 	vmov	r3, s15
 8000dc0:	603b      	str	r3, [r7, #0]
 8000dc2:	4bb1      	ldr	r3, [pc, #708]	@ (8001088 <waypointLoop+0x394>)
 8000dc4:	607b      	str	r3, [r7, #4]
        {.waypoint = (pos_seg1_mid + ledBlinkDuration) * countsPerMeter,      .callback = ledOff},
 8000dc6:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8000dca:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8000dce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000dd6:	ee07 3a90 	vmov	s15, r3
 8000dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dde:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000de2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000de6:	ee17 3a90 	vmov	r3, s15
 8000dea:	60bb      	str	r3, [r7, #8]
 8000dec:	4ba7      	ldr	r3, [pc, #668]	@ (800108c <waypointLoop+0x398>)
 8000dee:	60fb      	str	r3, [r7, #12]
        
        // Arc segment - Enable steering and LED events at start/mid/end
        {.waypoint = pos_arc_start * countsPerMeter,                          .callback = setSteering},
 8000df0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000df4:	ee07 3a90 	vmov	s15, r3
 8000df8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dfc:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8000e00:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000e04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e08:	ee17 3a90 	vmov	r3, s15
 8000e0c:	613b      	str	r3, [r7, #16]
 8000e0e:	4ba0      	ldr	r3, [pc, #640]	@ (8001090 <waypointLoop+0x39c>)
 8000e10:	617b      	str	r3, [r7, #20]
        {.waypoint = pos_arc_start * countsPerMeter,                          .callback = ledOn},
 8000e12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e16:	ee07 3a90 	vmov	s15, r3
 8000e1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e1e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8000e22:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000e26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e2a:	ee17 3a90 	vmov	r3, s15
 8000e2e:	61bb      	str	r3, [r7, #24]
 8000e30:	4b95      	ldr	r3, [pc, #596]	@ (8001088 <waypointLoop+0x394>)
 8000e32:	61fb      	str	r3, [r7, #28]
        {.waypoint = (pos_arc_start + ledBlinkDuration) * countsPerMeter,     .callback = ledOff},
 8000e34:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8000e38:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8000e3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000e50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e54:	ee17 3a90 	vmov	r3, s15
 8000e58:	623b      	str	r3, [r7, #32]
 8000e5a:	4b8c      	ldr	r3, [pc, #560]	@ (800108c <waypointLoop+0x398>)
 8000e5c:	627b      	str	r3, [r7, #36]	@ 0x24
        
        {.waypoint = pos_arc_mid * countsPerMeter,                            .callback = ledOn},
 8000e5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e62:	ee07 3a90 	vmov	s15, r3
 8000e66:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e6a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8000e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000e72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e76:	ee17 3a90 	vmov	r3, s15
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e7c:	4b82      	ldr	r3, [pc, #520]	@ (8001088 <waypointLoop+0x394>)
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        {.waypoint = (pos_arc_mid + ledBlinkDuration) * countsPerMeter,       .callback = ledOff},
 8000e80:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8000e84:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8000e88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e90:	ee07 3a90 	vmov	s15, r3
 8000e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e98:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000e9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ea0:	ee17 3a90 	vmov	r3, s15
 8000ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ea6:	4b79      	ldr	r3, [pc, #484]	@ (800108c <waypointLoop+0x398>)
 8000ea8:	637b      	str	r3, [r7, #52]	@ 0x34
        
        {.waypoint = pos_arc_end * countsPerMeter,                            .callback = ledOn},
 8000eaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000eae:	ee07 3a90 	vmov	s15, r3
 8000eb2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000eb6:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000eba:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000ebe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ec2:	ee17 3a90 	vmov	r3, s15
 8000ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ec8:	4b6f      	ldr	r3, [pc, #444]	@ (8001088 <waypointLoop+0x394>)
 8000eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {.waypoint = (pos_arc_end + ledBlinkDuration) * countsPerMeter,       .callback = ledOff},
 8000ecc:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000ed0:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8000ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000edc:	ee07 3a90 	vmov	s15, r3
 8000ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eec:	ee17 3a90 	vmov	r3, s15
 8000ef0:	643b      	str	r3, [r7, #64]	@ 0x40
 8000ef2:	4b66      	ldr	r3, [pc, #408]	@ (800108c <waypointLoop+0x398>)
 8000ef4:	647b      	str	r3, [r7, #68]	@ 0x44
        {.waypoint = pos_arc_end * countsPerMeter,                            .callback = unsetSteering},
 8000ef6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f02:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000f06:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000f0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f0e:	ee17 3a90 	vmov	r3, s15
 8000f12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f14:	4b5f      	ldr	r3, [pc, #380]	@ (8001094 <waypointLoop+0x3a0>)
 8000f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
        
        // Second straight segment - LED blink at midpoint
        {.waypoint = pos_seg2_mid * countsPerMeter,                           .callback = ledOn},
 8000f18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f24:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8000f28:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000f2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f30:	ee17 3a90 	vmov	r3, s15
 8000f34:	653b      	str	r3, [r7, #80]	@ 0x50
 8000f36:	4b54      	ldr	r3, [pc, #336]	@ (8001088 <waypointLoop+0x394>)
 8000f38:	657b      	str	r3, [r7, #84]	@ 0x54
        {.waypoint = (pos_seg2_mid + ledBlinkDuration) * countsPerMeter,      .callback = ledOff},
 8000f3a:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8000f3e:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8000f42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f4a:	ee07 3a90 	vmov	s15, r3
 8000f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f52:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000f56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f5a:	ee17 3a90 	vmov	r3, s15
 8000f5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000f60:	4b4a      	ldr	r3, [pc, #296]	@ (800108c <waypointLoop+0x398>)
 8000f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
        
        // Stop at end of trajectory and turn LED on
        {.waypoint = pos_total * countsPerMeter,                              .callback = StopCarEsc},
 8000f64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f68:	ee07 3a90 	vmov	s15, r3
 8000f6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f70:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8000f74:	ee67 7a27 	vmul.f32	s15, s14, s15
    EncoderEvent events[] = {
 8000f78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f7c:	ee17 3a90 	vmov	r3, s15
 8000f80:	663b      	str	r3, [r7, #96]	@ 0x60
 8000f82:	4b45      	ldr	r3, [pc, #276]	@ (8001098 <waypointLoop+0x3a4>)
 8000f84:	667b      	str	r3, [r7, #100]	@ 0x64
        // {.waypoint = pos_total * countsPerMeter,                              .callback = ledOn},
    };
    const uint8_t numEvents = sizeof(events) / sizeof(events[0]);
 8000f86:	230d      	movs	r3, #13
 8000f88:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    
    // Track which events have been triggered
    bool triggered[numEvents];
 8000f8c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8000f90:	3b01      	subs	r3, #1
 8000f92:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000f94:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8000f98:	2200      	movs	r2, #0
 8000f9a:	461c      	mov	r4, r3
 8000f9c:	4615      	mov	r5, r2
 8000f9e:	f04f 0200 	mov.w	r2, #0
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	00eb      	lsls	r3, r5, #3
 8000fa8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000fac:	00e2      	lsls	r2, r4, #3
 8000fae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	4611      	mov	r1, r2
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	f04f 0300 	mov.w	r3, #0
 8000fc0:	00cb      	lsls	r3, r1, #3
 8000fc2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000fc6:	00c2      	lsls	r2, r0, #3
 8000fc8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8000fcc:	3307      	adds	r3, #7
 8000fce:	08db      	lsrs	r3, r3, #3
 8000fd0:	00db      	lsls	r3, r3, #3
 8000fd2:	ebad 0d03 	sub.w	sp, sp, r3
 8000fd6:	466b      	mov	r3, sp
 8000fd8:	3300      	adds	r3, #0
 8000fda:	677b      	str	r3, [r7, #116]	@ 0x74
    for (uint8_t i = 0; i < numEvents; i++) {
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8000fe2:	e009      	b.n	8000ff8 <waypointLoop+0x304>
        triggered[i] = false;
 8000fe4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8000fe8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000fea:	2100      	movs	r1, #0
 8000fec:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < numEvents; i++) {
 8000fee:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8000ff8:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8000ffc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001000:	429a      	cmp	r2, r3
 8001002:	d3ef      	bcc.n	8000fe4 <waypointLoop+0x2f0>
    }
    
    const uint32_t printIntervalMs = 100;
 8001004:	2364      	movs	r3, #100	@ 0x64
 8001006:	673b      	str	r3, [r7, #112]	@ 0x70
    uint32_t lastPrint = HAL_GetTick();
 8001008:	f000 ffe8 	bl	8001fdc <HAL_GetTick>
 800100c:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
    
    printf("\n\r[Waypoint Loop] Starting with %u waypoints...\n\r", numEvents);
 8001010:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001014:	4619      	mov	r1, r3
 8001016:	4821      	ldr	r0, [pc, #132]	@ (800109c <waypointLoop+0x3a8>)
 8001018:	f008 fe32 	bl	8009c80 <iprintf>
    for (uint8_t i = 0; i < numEvents; i++) {
 800101c:	2300      	movs	r3, #0
 800101e:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8001022:	e011      	b.n	8001048 <waypointLoop+0x354>
        printf("  Waypoint %u: encoder = %ld\n\r", i, (long)events[i].waypoint);
 8001024:	f897 10b7 	ldrb.w	r1, [r7, #183]	@ 0xb7
 8001028:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	33c0      	adds	r3, #192	@ 0xc0
 8001030:	443b      	add	r3, r7
 8001032:	f853 3cc0 	ldr.w	r3, [r3, #-192]
 8001036:	461a      	mov	r2, r3
 8001038:	4819      	ldr	r0, [pc, #100]	@ (80010a0 <waypointLoop+0x3ac>)
 800103a:	f008 fe21 	bl	8009c80 <iprintf>
    for (uint8_t i = 0; i < numEvents; i++) {
 800103e:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8001042:	3301      	adds	r3, #1
 8001044:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8001048:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 800104c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001050:	429a      	cmp	r2, r3
 8001052:	d3e7      	bcc.n	8001024 <waypointLoop+0x330>
    }
    
    SetEscSpeed(1.0f);  // Start moving forward
 8001054:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001058:	f7ff fc54 	bl	8000904 <SetEscSpeed>

    while (1)
    {
        uint32_t now = HAL_GetTick();
 800105c:	f000 ffbe 	bl	8001fdc <HAL_GetTick>
 8001060:	66f8      	str	r0, [r7, #108]	@ 0x6c
        
        // Drain CAN and read current encoder position
        drainAndUpdateCANMessages();
 8001062:	f7ff fccb 	bl	80009fc <drainAndUpdateCANMessages>
        int32_t currentPosition = readEncoder(0);
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff fda4 	bl	8000bb4 <readEncoder>
 800106c:	66b8      	str	r0, [r7, #104]	@ 0x68
        
        // Check each waypoint
        for (uint8_t i = 0; i < numEvents; i++) {
 800106e:	2300      	movs	r3, #0
 8001070:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 8001074:	e044      	b.n	8001100 <waypointLoop+0x40c>
 8001076:	bf00      	nop
 8001078:	3f91eb85 	.word	0x3f91eb85
 800107c:	3f19999a 	.word	0x3f19999a
 8001080:	3d4ccccd 	.word	0x3d4ccccd
 8001084:	40490fdb 	.word	0x40490fdb
 8001088:	08000c75 	.word	0x08000c75
 800108c:	08000c95 	.word	0x08000c95
 8001090:	08000cb5 	.word	0x08000cb5
 8001094:	08000cd5 	.word	0x08000cd5
 8001098:	080009bd 	.word	0x080009bd
 800109c:	0800c104 	.word	0x0800c104
 80010a0:	0800c138 	.word	0x0800c138
            if (!triggered[i] && currentPosition >= events[i].waypoint) {
 80010a4:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80010a8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80010aa:	5cd3      	ldrb	r3, [r2, r3]
 80010ac:	f083 0301 	eor.w	r3, r3, #1
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d01f      	beq.n	80010f6 <waypointLoop+0x402>
 80010b6:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80010ba:	00db      	lsls	r3, r3, #3
 80010bc:	33c0      	adds	r3, #192	@ 0xc0
 80010be:	443b      	add	r3, r7
 80010c0:	f853 3cc0 	ldr.w	r3, [r3, #-192]
 80010c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80010c6:	429a      	cmp	r2, r3
 80010c8:	db15      	blt.n	80010f6 <waypointLoop+0x402>
                // Trigger the callback
                if (events[i].callback != NULL) {
 80010ca:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	33c0      	adds	r3, #192	@ 0xc0
 80010d2:	443b      	add	r3, r7
 80010d4:	f853 3cbc 	ldr.w	r3, [r3, #-188]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d007      	beq.n	80010ec <waypointLoop+0x3f8>
                    events[i].callback();
 80010dc:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80010e0:	00db      	lsls	r3, r3, #3
 80010e2:	33c0      	adds	r3, #192	@ 0xc0
 80010e4:	443b      	add	r3, r7
 80010e6:	f853 3cbc 	ldr.w	r3, [r3, #-188]
 80010ea:	4798      	blx	r3
                }
                triggered[i] = true;
 80010ec:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80010f0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80010f2:	2101      	movs	r1, #1
 80010f4:	54d1      	strb	r1, [r2, r3]
        for (uint8_t i = 0; i < numEvents; i++) {
 80010f6:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80010fa:	3301      	adds	r3, #1
 80010fc:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 8001100:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8001104:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001108:	429a      	cmp	r2, r3
 800110a:	d3cb      	bcc.n	80010a4 <waypointLoop+0x3b0>
            }
        }
        
        // Periodically print encoder position
        if (now - lastPrint >= printIntervalMs) {
 800110c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800110e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001116:	429a      	cmp	r2, r3
 8001118:	d806      	bhi.n	8001128 <waypointLoop+0x434>
            printf("Encoder: %ld\n\r", (long)currentPosition);
 800111a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800111c:	4804      	ldr	r0, [pc, #16]	@ (8001130 <waypointLoop+0x43c>)
 800111e:	f008 fdaf 	bl	8009c80 <iprintf>
            lastPrint = now;
 8001122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001124:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
        }
        
        HAL_Delay(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f000 ff63 	bl	8001ff4 <HAL_Delay>
    {
 800112e:	e795      	b.n	800105c <waypointLoop+0x368>
 8001130:	0800bbcc 	.word	0x0800bbcc

08001134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800113a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800113e:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	da01      	bge.n	800114a <main+0x16>
  {
  Error_Handler();
 8001146:	f000 fb75 	bl	8001834 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114a:	f000 fec1 	bl	8001ed0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114e:	f000 f857 	bl	8001200 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001152:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <main+0xbc>)
 8001154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001158:	4a25      	ldr	r2, [pc, #148]	@ (80011f0 <main+0xbc>)
 800115a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800115e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001162:	4b23      	ldr	r3, [pc, #140]	@ (80011f0 <main+0xbc>)
 8001164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800116c:	603b      	str	r3, [r7, #0]
 800116e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001170:	2000      	movs	r0, #0
 8001172:	f002 fdc5 	bl	8003d00 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8001176:	2100      	movs	r1, #0
 8001178:	2000      	movs	r0, #0
 800117a:	f002 fddb 	bl	8003d34 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800117e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001182:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001184:	bf00      	nop
 8001186:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <main+0xbc>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d104      	bne.n	800119c <main+0x68>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	1e5a      	subs	r2, r3, #1
 8001196:	607a      	str	r2, [r7, #4]
 8001198:	2b00      	cmp	r3, #0
 800119a:	dcf4      	bgt.n	8001186 <main+0x52>
if ( timeout < 0 )
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	da01      	bge.n	80011a6 <main+0x72>
{
Error_Handler();
 80011a2:	f000 fb47 	bl	8001834 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a6:	f000 fa8f 	bl	80016c8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80011aa:	f000 fa41 	bl	8001630 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 80011ae:	f000 f8a3 	bl	80012f8 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 80011b2:	f000 f955 	bl	8001460 <MX_TIM13_Init>
  MX_TIM14_Init();
 80011b6:	f000 f9a1 	bl	80014fc <MX_TIM14_Init>
  MX_USART2_UART_Init();
 80011ba:	f000 f9ed 	bl	8001598 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80011be:	2100      	movs	r1, #0
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <main+0xc0>)
 80011c2:	f005 fcef 	bl	8006ba4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80011c6:	2100      	movs	r1, #0
 80011c8:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <main+0xc4>)
 80011ca:	f005 fceb 	bl	8006ba4 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 80011ce:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80011fc <main+0xc8>
 80011d2:	f7ff fb39 	bl	8000848 <Turning_SetAngle>
  SetEscSpeed(0);
 80011d6:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80011fc <main+0xc8>
 80011da:	f7ff fb93 	bl	8000904 <SetEscSpeed>
  HAL_Delay(500);
 80011de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011e2:	f000 ff07 	bl	8001ff4 <HAL_Delay>
//  loopPrintOrientation();
//  loopPrintMotorControl();
//  loopTurnTo();
//  debugLoop();
//  loopPrintUnwrapped();
    waypointLoop();
 80011e6:	f7ff fd85 	bl	8000cf4 <waypointLoop>
//    loopPrintPseudoGPS();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011ea:	bf00      	nop
 80011ec:	e7fd      	b.n	80011ea <main+0xb6>
 80011ee:	bf00      	nop
 80011f0:	58024400 	.word	0x58024400
 80011f4:	24000474 	.word	0x24000474
 80011f8:	240004c0 	.word	0x240004c0
 80011fc:	00000000 	.word	0x00000000

08001200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b09c      	sub	sp, #112	@ 0x70
 8001204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120a:	224c      	movs	r2, #76	@ 0x4c
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f008 fd8b 	bl	8009d2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	2220      	movs	r2, #32
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f008 fd85 	bl	8009d2a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001220:	2004      	movs	r0, #4
 8001222:	f002 fd9b 	bl	8003d5c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001226:	2300      	movs	r3, #0
 8001228:	603b      	str	r3, [r7, #0]
 800122a:	4b31      	ldr	r3, [pc, #196]	@ (80012f0 <SystemClock_Config+0xf0>)
 800122c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800122e:	4a30      	ldr	r2, [pc, #192]	@ (80012f0 <SystemClock_Config+0xf0>)
 8001230:	f023 0301 	bic.w	r3, r3, #1
 8001234:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001236:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <SystemClock_Config+0xf0>)
 8001238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	4b2c      	ldr	r3, [pc, #176]	@ (80012f4 <SystemClock_Config+0xf4>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001248:	4a2a      	ldr	r2, [pc, #168]	@ (80012f4 <SystemClock_Config+0xf4>)
 800124a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b28      	ldr	r3, [pc, #160]	@ (80012f4 <SystemClock_Config+0xf4>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800125c:	bf00      	nop
 800125e:	4b25      	ldr	r3, [pc, #148]	@ (80012f4 <SystemClock_Config+0xf4>)
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800126a:	d1f8      	bne.n	800125e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800126c:	2302      	movs	r3, #2
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001270:	2301      	movs	r3, #1
 8001272:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001274:	2340      	movs	r3, #64	@ 0x40
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001278:	2302      	movs	r3, #2
 800127a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800127c:	2300      	movs	r3, #0
 800127e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001280:	2304      	movs	r3, #4
 8001282:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001284:	230a      	movs	r3, #10
 8001286:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001288:	2302      	movs	r3, #2
 800128a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800128c:	2304      	movs	r3, #4
 800128e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001290:	2302      	movs	r3, #2
 8001292:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001294:	230c      	movs	r3, #12
 8001296:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001298:	2302      	movs	r3, #2
 800129a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a4:	4618      	mov	r0, r3
 80012a6:	f002 fdb3 	bl	8003e10 <HAL_RCC_OscConfig>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80012b0:	f000 fac0 	bl	8001834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b4:	233f      	movs	r3, #63	@ 0x3f
 80012b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b8:	2303      	movs	r3, #3
 80012ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012c8:	2340      	movs	r3, #64	@ 0x40
 80012ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2101      	movs	r1, #1
 80012d8:	4618      	mov	r0, r3
 80012da:	f003 f9f3 	bl	80046c4 <HAL_RCC_ClockConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80012e4:	f000 faa6 	bl	8001834 <Error_Handler>
  }
}
 80012e8:	bf00      	nop
 80012ea:	3770      	adds	r7, #112	@ 0x70
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	58000400 	.word	0x58000400
 80012f4:	58024800 	.word	0x58024800

080012f8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80012fe:	4b54      	ldr	r3, [pc, #336]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001300:	4a54      	ldr	r2, [pc, #336]	@ (8001454 <MX_FDCAN1_Init+0x15c>)
 8001302:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001304:	4b52      	ldr	r3, [pc, #328]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800130a:	4b51      	ldr	r3, [pc, #324]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800130c:	2200      	movs	r2, #0
 800130e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001310:	4b4f      	ldr	r3, [pc, #316]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001312:	2200      	movs	r2, #0
 8001314:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001316:	4b4e      	ldr	r3, [pc, #312]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001318:	2200      	movs	r2, #0
 800131a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800131c:	4b4c      	ldr	r3, [pc, #304]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800131e:	2201      	movs	r2, #1
 8001320:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001322:	4b4b      	ldr	r3, [pc, #300]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001324:	2202      	movs	r2, #2
 8001326:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001328:	4b49      	ldr	r3, [pc, #292]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800132a:	2208      	movs	r2, #8
 800132c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 800132e:	4b48      	ldr	r3, [pc, #288]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001330:	221f      	movs	r2, #31
 8001332:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001334:	4b46      	ldr	r3, [pc, #280]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001336:	2208      	movs	r2, #8
 8001338:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800133a:	4b45      	ldr	r3, [pc, #276]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800133c:	2201      	movs	r2, #1
 800133e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001340:	4b43      	ldr	r3, [pc, #268]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001342:	2201      	movs	r2, #1
 8001344:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001346:	4b42      	ldr	r3, [pc, #264]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001348:	2201      	movs	r2, #1
 800134a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800134c:	4b40      	ldr	r3, [pc, #256]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800134e:	2201      	movs	r2, #1
 8001350:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001352:	4b3f      	ldr	r3, [pc, #252]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001354:	2200      	movs	r2, #0
 8001356:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001358:	4b3d      	ldr	r3, [pc, #244]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800135a:	2201      	movs	r2, #1
 800135c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800135e:	4b3c      	ldr	r3, [pc, #240]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001360:	2200      	movs	r2, #0
 8001362:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8001364:	4b3a      	ldr	r3, [pc, #232]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001366:	2232      	movs	r2, #50	@ 0x32
 8001368:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800136a:	4b39      	ldr	r3, [pc, #228]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800136c:	2204      	movs	r2, #4
 800136e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001370:	4b37      	ldr	r3, [pc, #220]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001372:	2200      	movs	r2, #0
 8001374:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001376:	4b36      	ldr	r3, [pc, #216]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001378:	2204      	movs	r2, #4
 800137a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800137c:	4b34      	ldr	r3, [pc, #208]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800137e:	2200      	movs	r2, #0
 8001380:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001382:	4b33      	ldr	r3, [pc, #204]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001384:	2204      	movs	r2, #4
 8001386:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001388:	4b31      	ldr	r3, [pc, #196]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800138a:	2200      	movs	r2, #0
 800138c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800138e:	4b30      	ldr	r3, [pc, #192]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001390:	2200      	movs	r2, #0
 8001392:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8001394:	4b2e      	ldr	r3, [pc, #184]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001396:	2201      	movs	r2, #1
 8001398:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800139a:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 800139c:	2200      	movs	r2, #0
 800139e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80013a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 80013a2:	2204      	movs	r2, #4
 80013a4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80013a6:	482a      	ldr	r0, [pc, #168]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 80013a8:	f001 fcc8 	bl	8002d3c <HAL_FDCAN_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80013b2:	f000 fa3f 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  /*AAO+*/
          sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80013b6:	4b28      	ldr	r3, [pc, #160]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
          sFilterConfig.FilterIndex = 0;
 80013bc:	4b26      	ldr	r3, [pc, #152]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
          sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80013c2:	4b25      	ldr	r3, [pc, #148]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013c4:	2202      	movs	r2, #2
 80013c6:	609a      	str	r2, [r3, #8]
          sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80013c8:	4b23      	ldr	r3, [pc, #140]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	60da      	str	r2, [r3, #12]
          sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 80013ce:	4b22      	ldr	r3, [pc, #136]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
          sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 80013d4:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	615a      	str	r2, [r3, #20]

          /* Configure global filter to reject all non-matching frames */
          HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 80013da:	2301      	movs	r3, #1
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	2301      	movs	r3, #1
 80013e0:	2202      	movs	r2, #2
 80013e2:	2102      	movs	r1, #2
 80013e4:	481a      	ldr	r0, [pc, #104]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 80013e6:	f001 fefd 	bl	80031e4 <HAL_FDCAN_ConfigGlobalFilter>
                                       FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

          if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80013ea:	491b      	ldr	r1, [pc, #108]	@ (8001458 <MX_FDCAN1_Init+0x160>)
 80013ec:	4818      	ldr	r0, [pc, #96]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 80013ee:	f001 fe83 	bl	80030f8 <HAL_FDCAN_ConfigFilter>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_FDCAN1_Init+0x104>
            {
               /* Filter configuration Error */
               Error_Handler();
 80013f8:	f000 fa1c 	bl	8001834 <Error_Handler>
            }
           /* Start the FDCAN module */
          if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80013fc:	4814      	ldr	r0, [pc, #80]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 80013fe:	f001 ff1e 	bl	800323e <HAL_FDCAN_Start>
            }
               /* Start Error */
          if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001402:	2200      	movs	r2, #0
 8001404:	2101      	movs	r1, #1
 8001406:	4812      	ldr	r0, [pc, #72]	@ (8001450 <MX_FDCAN1_Init+0x158>)
 8001408:	f002 f8b0 	bl	800356c <HAL_FDCAN_ActivateNotification>
            }
               /* Notification Error */

           /* Configure Tx buffer message */
          TxHeader.Identifier = 0x111;
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <MX_FDCAN1_Init+0x164>)
 800140e:	f240 1211 	movw	r2, #273	@ 0x111
 8001412:	601a      	str	r2, [r3, #0]
          TxHeader.IdType = FDCAN_STANDARD_ID;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_FDCAN1_Init+0x164>)
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
          TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <MX_FDCAN1_Init+0x164>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
          TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001420:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_FDCAN1_Init+0x164>)
 8001422:	2209      	movs	r2, #9
 8001424:	60da      	str	r2, [r3, #12]
          TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001426:	4b0d      	ldr	r3, [pc, #52]	@ (800145c <MX_FDCAN1_Init+0x164>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
          TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800142c:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <MX_FDCAN1_Init+0x164>)
 800142e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001432:	615a      	str	r2, [r3, #20]
          TxHeader.FDFormat = FDCAN_FD_CAN;
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_FDCAN1_Init+0x164>)
 8001436:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800143a:	619a      	str	r2, [r3, #24]
          TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800143c:	4b07      	ldr	r3, [pc, #28]	@ (800145c <MX_FDCAN1_Init+0x164>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
          TxHeader.MessageMarker = 0x00;
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_FDCAN1_Init+0x164>)
 8001444:	2200      	movs	r2, #0
 8001446:	621a      	str	r2, [r3, #32]
         /*AAO-*/
  /* USER CODE END FDCAN1_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	240003d4 	.word	0x240003d4
 8001454:	4000a000 	.word	0x4000a000
 8001458:	24000634 	.word	0x24000634
 800145c:	24000654 	.word	0x24000654

08001460 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
 8001474:	615a      	str	r2, [r3, #20]
 8001476:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001478:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <MX_TIM13_Init+0x94>)
 800147a:	4a1f      	ldr	r2, [pc, #124]	@ (80014f8 <MX_TIM13_Init+0x98>)
 800147c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 800147e:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <MX_TIM13_Init+0x94>)
 8001480:	224f      	movs	r2, #79	@ 0x4f
 8001482:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <MX_TIM13_Init+0x94>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 800148a:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <MX_TIM13_Init+0x94>)
 800148c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001490:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <MX_TIM13_Init+0x94>)
 8001494:	2200      	movs	r2, #0
 8001496:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <MX_TIM13_Init+0x94>)
 800149a:	2200      	movs	r2, #0
 800149c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800149e:	4815      	ldr	r0, [pc, #84]	@ (80014f4 <MX_TIM13_Init+0x94>)
 80014a0:	f005 fac8 	bl	8006a34 <HAL_TIM_Base_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80014aa:	f000 f9c3 	bl	8001834 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80014ae:	4811      	ldr	r0, [pc, #68]	@ (80014f4 <MX_TIM13_Init+0x94>)
 80014b0:	f005 fb17 	bl	8006ae2 <HAL_TIM_PWM_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80014ba:	f000 f9bb 	bl	8001834 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014be:	2360      	movs	r3, #96	@ 0x60
 80014c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80014c2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80014c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2200      	movs	r2, #0
 80014d4:	4619      	mov	r1, r3
 80014d6:	4807      	ldr	r0, [pc, #28]	@ (80014f4 <MX_TIM13_Init+0x94>)
 80014d8:	f005 fc72 	bl	8006dc0 <HAL_TIM_PWM_ConfigChannel>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 80014e2:	f000 f9a7 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80014e6:	4803      	ldr	r0, [pc, #12]	@ (80014f4 <MX_TIM13_Init+0x94>)
 80014e8:	f000 fa8e 	bl	8001a08 <HAL_TIM_MspPostInit>

}
 80014ec:	bf00      	nop
 80014ee:	3720      	adds	r7, #32
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	24000474 	.word	0x24000474
 80014f8:	40001c00 	.word	0x40001c00

080014fc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
 8001510:	615a      	str	r2, [r3, #20]
 8001512:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001514:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001516:	4a1f      	ldr	r2, [pc, #124]	@ (8001594 <MX_TIM14_Init+0x98>)
 8001518:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 800151a:	4b1d      	ldr	r3, [pc, #116]	@ (8001590 <MX_TIM14_Init+0x94>)
 800151c:	224f      	movs	r2, #79	@ 0x4f
 800151e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001520:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8001526:	4b1a      	ldr	r3, [pc, #104]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001528:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800152c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152e:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001534:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800153a:	4815      	ldr	r0, [pc, #84]	@ (8001590 <MX_TIM14_Init+0x94>)
 800153c:	f005 fa7a 	bl	8006a34 <HAL_TIM_Base_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001546:	f000 f975 	bl	8001834 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800154a:	4811      	ldr	r0, [pc, #68]	@ (8001590 <MX_TIM14_Init+0x94>)
 800154c:	f005 fac9 	bl	8006ae2 <HAL_TIM_PWM_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001556:	f000 f96d 	bl	8001834 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800155a:	2360      	movs	r3, #96	@ 0x60
 800155c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800155e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001562:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2200      	movs	r2, #0
 8001570:	4619      	mov	r1, r3
 8001572:	4807      	ldr	r0, [pc, #28]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001574:	f005 fc24 	bl	8006dc0 <HAL_TIM_PWM_ConfigChannel>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 800157e:	f000 f959 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001582:	4803      	ldr	r0, [pc, #12]	@ (8001590 <MX_TIM14_Init+0x94>)
 8001584:	f000 fa40 	bl	8001a08 <HAL_TIM_MspPostInit>

}
 8001588:	bf00      	nop
 800158a:	3720      	adds	r7, #32
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	240004c0 	.word	0x240004c0
 8001594:	40002000 	.word	0x40002000

08001598 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800159c:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 800159e:	4a23      	ldr	r2, [pc, #140]	@ (800162c <MX_USART2_UART_Init+0x94>)
 80015a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80015a2:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015a4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80015a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015be:	220c      	movs	r2, #12
 80015c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c2:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c8:	4b17      	ldr	r3, [pc, #92]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ce:	4b16      	ldr	r3, [pc, #88]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015d4:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015da:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015dc:	2200      	movs	r2, #0
 80015de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015e0:	4811      	ldr	r0, [pc, #68]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015e2:	f006 f89c 	bl	800771e <HAL_UART_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80015ec:	f000 f922 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015f0:	2100      	movs	r1, #0
 80015f2:	480d      	ldr	r0, [pc, #52]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 80015f4:	f007 fd84 	bl	8009100 <HAL_UARTEx_SetTxFifoThreshold>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015fe:	f000 f919 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001602:	2100      	movs	r1, #0
 8001604:	4808      	ldr	r0, [pc, #32]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 8001606:	f007 fdb9 	bl	800917c <HAL_UARTEx_SetRxFifoThreshold>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001610:	f000 f910 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001614:	4804      	ldr	r0, [pc, #16]	@ (8001628 <MX_USART2_UART_Init+0x90>)
 8001616:	f007 fd3a 	bl	800908e <HAL_UARTEx_DisableFifoMode>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001620:	f000 f908 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}
 8001628:	2400050c 	.word	0x2400050c
 800162c:	40004400 	.word	0x40004400

08001630 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001634:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001636:	4a23      	ldr	r2, [pc, #140]	@ (80016c4 <MX_USART3_UART_Init+0x94>)
 8001638:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800163a:	4b21      	ldr	r3, [pc, #132]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800163c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001640:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	4b1f      	ldr	r3, [pc, #124]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001648:	4b1d      	ldr	r3, [pc, #116]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800164e:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001654:	4b1a      	ldr	r3, [pc, #104]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001656:	220c      	movs	r2, #12
 8001658:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165a:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001666:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800166e:	2200      	movs	r2, #0
 8001670:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001672:	4b13      	ldr	r3, [pc, #76]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 8001674:	2200      	movs	r2, #0
 8001676:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001678:	4811      	ldr	r0, [pc, #68]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800167a:	f006 f850 	bl	800771e <HAL_UART_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001684:	f000 f8d6 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001688:	2100      	movs	r1, #0
 800168a:	480d      	ldr	r0, [pc, #52]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800168c:	f007 fd38 	bl	8009100 <HAL_UARTEx_SetTxFifoThreshold>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001696:	f000 f8cd 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800169a:	2100      	movs	r1, #0
 800169c:	4808      	ldr	r0, [pc, #32]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 800169e:	f007 fd6d 	bl	800917c <HAL_UARTEx_SetRxFifoThreshold>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80016a8:	f000 f8c4 	bl	8001834 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80016ac:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <MX_USART3_UART_Init+0x90>)
 80016ae:	f007 fcee 	bl	800908e <HAL_UARTEx_DisableFifoMode>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80016b8:	f000 f8bc 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	240005a0 	.word	0x240005a0
 80016c4:	40004800 	.word	0x40004800

080016c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08c      	sub	sp, #48	@ 0x30
 80016cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	f107 031c 	add.w	r3, r7, #28
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016de:	4b51      	ldr	r3, [pc, #324]	@ (8001824 <MX_GPIO_Init+0x15c>)
 80016e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001824 <MX_GPIO_Init+0x15c>)
 80016e6:	f043 0310 	orr.w	r3, r3, #16
 80016ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001824 <MX_GPIO_Init+0x15c>)
 80016f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	61bb      	str	r3, [r7, #24]
 80016fa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fc:	4b49      	ldr	r3, [pc, #292]	@ (8001824 <MX_GPIO_Init+0x15c>)
 80016fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001702:	4a48      	ldr	r2, [pc, #288]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800170c:	4b45      	ldr	r3, [pc, #276]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800170e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800171a:	4b42      	ldr	r3, [pc, #264]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800171c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001720:	4a40      	ldr	r2, [pc, #256]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001722:	f043 0320 	orr.w	r3, r3, #32
 8001726:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800172a:	4b3e      	ldr	r3, [pc, #248]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800172c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001730:	f003 0320 	and.w	r3, r3, #32
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001738:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800173a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800173e:	4a39      	ldr	r2, [pc, #228]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001744:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001748:	4b36      	ldr	r3, [pc, #216]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800174a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800174e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	4b33      	ldr	r3, [pc, #204]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800175c:	4a31      	ldr	r2, [pc, #196]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001766:	4b2f      	ldr	r3, [pc, #188]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001768:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001774:	4b2b      	ldr	r3, [pc, #172]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800177a:	4a2a      	ldr	r2, [pc, #168]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800177c:	f043 0302 	orr.w	r3, r3, #2
 8001780:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001784:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001792:	4b24      	ldr	r3, [pc, #144]	@ (8001824 <MX_GPIO_Init+0x15c>)
 8001794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001798:	4a22      	ldr	r2, [pc, #136]	@ (8001824 <MX_GPIO_Init+0x15c>)
 800179a:	f043 0308 	orr.w	r3, r3, #8
 800179e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017a2:	4b20      	ldr	r3, [pc, #128]	@ (8001824 <MX_GPIO_Init+0x15c>)
 80017a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	603b      	str	r3, [r7, #0]
 80017ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2140      	movs	r1, #64	@ 0x40
 80017b4:	481c      	ldr	r0, [pc, #112]	@ (8001828 <MX_GPIO_Init+0x160>)
 80017b6:	f002 fa89 	bl	8003ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	f244 0101 	movw	r1, #16385	@ 0x4001
 80017c0:	481a      	ldr	r0, [pc, #104]	@ (800182c <MX_GPIO_Init+0x164>)
 80017c2:	f002 fa83 	bl	8003ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80017c6:	2340      	movs	r3, #64	@ 0x40
 80017c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80017d6:	f107 031c 	add.w	r3, r7, #28
 80017da:	4619      	mov	r1, r3
 80017dc:	4812      	ldr	r0, [pc, #72]	@ (8001828 <MX_GPIO_Init+0x160>)
 80017de:	f002 f8c5 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017f0:	f107 031c 	add.w	r3, r7, #28
 80017f4:	4619      	mov	r1, r3
 80017f6:	480e      	ldr	r0, [pc, #56]	@ (8001830 <MX_GPIO_Init+0x168>)
 80017f8:	f002 f8b8 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 80017fc:	f244 0301 	movw	r3, #16385	@ 0x4001
 8001800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001802:	2301      	movs	r3, #1
 8001804:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180a:	2300      	movs	r3, #0
 800180c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180e:	f107 031c 	add.w	r3, r7, #28
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_GPIO_Init+0x164>)
 8001816:	f002 f8a9 	bl	800396c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800181a:	bf00      	nop
 800181c:	3730      	adds	r7, #48	@ 0x30
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	58024400 	.word	0x58024400
 8001828:	58021000 	.word	0x58021000
 800182c:	58020400 	.word	0x58020400
 8001830:	58020800 	.word	0x58020800

08001834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001838:	b672      	cpsid	i
}
 800183a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <Error_Handler+0x8>

08001840 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001848:	1d39      	adds	r1, r7, #4
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
 800184e:	2201      	movs	r2, #1
 8001850:	4803      	ldr	r0, [pc, #12]	@ (8001860 <__io_putchar+0x20>)
 8001852:	f005 ffb4 	bl	80077be <HAL_UART_Transmit>
  return ch;
 8001856:	687b      	ldr	r3, [r7, #4]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	240005a0 	.word	0x240005a0

08001864 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186a:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <HAL_MspInit+0x30>)
 800186c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001870:	4a08      	ldr	r2, [pc, #32]	@ (8001894 <HAL_MspInit+0x30>)
 8001872:	f043 0302 	orr.w	r3, r3, #2
 8001876:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_MspInit+0x30>)
 800187c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	58024400 	.word	0x58024400

08001898 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b0ba      	sub	sp, #232	@ 0xe8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	22c0      	movs	r2, #192	@ 0xc0
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f008 fa36 	bl	8009d2a <memset>
  if(hfdcan->Instance==FDCAN1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a31      	ldr	r2, [pc, #196]	@ (8001988 <HAL_FDCAN_MspInit+0xf0>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d15b      	bne.n	8001980 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80018d4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80018d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	4618      	mov	r0, r3
 80018e2:	f003 fa7b 	bl	8004ddc <HAL_RCCEx_PeriphCLKConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80018ec:	f7ff ffa2 	bl	8001834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80018f0:	4b26      	ldr	r3, [pc, #152]	@ (800198c <HAL_FDCAN_MspInit+0xf4>)
 80018f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80018f6:	4a25      	ldr	r2, [pc, #148]	@ (800198c <HAL_FDCAN_MspInit+0xf4>)
 80018f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018fc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001900:	4b22      	ldr	r3, [pc, #136]	@ (800198c <HAL_FDCAN_MspInit+0xf4>)
 8001902:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800190e:	4b1f      	ldr	r3, [pc, #124]	@ (800198c <HAL_FDCAN_MspInit+0xf4>)
 8001910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001914:	4a1d      	ldr	r2, [pc, #116]	@ (800198c <HAL_FDCAN_MspInit+0xf4>)
 8001916:	f043 0308 	orr.w	r3, r3, #8
 800191a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800191e:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <HAL_FDCAN_MspInit+0xf4>)
 8001920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 800192c:	2301      	movs	r3, #1
 800192e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193e:	2303      	movs	r3, #3
 8001940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001944:	2309      	movs	r3, #9
 8001946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800194e:	4619      	mov	r1, r3
 8001950:	480f      	ldr	r0, [pc, #60]	@ (8001990 <HAL_FDCAN_MspInit+0xf8>)
 8001952:	f002 f80b 	bl	800396c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8001956:	2302      	movs	r3, #2
 8001958:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001962:	2301      	movs	r3, #1
 8001964:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001968:	2303      	movs	r3, #3
 800196a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800196e:	2309      	movs	r3, #9
 8001970:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001974:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001978:	4619      	mov	r1, r3
 800197a:	4805      	ldr	r0, [pc, #20]	@ (8001990 <HAL_FDCAN_MspInit+0xf8>)
 800197c:	f001 fff6 	bl	800396c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001980:	bf00      	nop
 8001982:	37e8      	adds	r7, #232	@ 0xe8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	4000a000 	.word	0x4000a000
 800198c:	58024400 	.word	0x58024400
 8001990:	58020c00 	.word	0x58020c00

08001994 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a16      	ldr	r2, [pc, #88]	@ (80019fc <HAL_TIM_Base_MspInit+0x68>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d10f      	bne.n	80019c6 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80019a6:	4b16      	ldr	r3, [pc, #88]	@ (8001a00 <HAL_TIM_Base_MspInit+0x6c>)
 80019a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019ac:	4a14      	ldr	r2, [pc, #80]	@ (8001a00 <HAL_TIM_Base_MspInit+0x6c>)
 80019ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019b6:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <HAL_TIM_Base_MspInit+0x6c>)
 80019b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80019c4:	e013      	b.n	80019ee <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001a04 <HAL_TIM_Base_MspInit+0x70>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d10e      	bne.n	80019ee <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80019d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <HAL_TIM_Base_MspInit+0x6c>)
 80019d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a00 <HAL_TIM_Base_MspInit+0x6c>)
 80019d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019e0:	4b07      	ldr	r3, [pc, #28]	@ (8001a00 <HAL_TIM_Base_MspInit+0x6c>)
 80019e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
}
 80019ee:	bf00      	nop
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40001c00 	.word	0x40001c00
 8001a00:	58024400 	.word	0x58024400
 8001a04:	40002000 	.word	0x40002000

08001a08 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	@ 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a26      	ldr	r2, [pc, #152]	@ (8001ac0 <HAL_TIM_MspPostInit+0xb8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d120      	bne.n	8001a6c <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a2a:	4b26      	ldr	r3, [pc, #152]	@ (8001ac4 <HAL_TIM_MspPostInit+0xbc>)
 8001a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a30:	4a24      	ldr	r2, [pc, #144]	@ (8001ac4 <HAL_TIM_MspPostInit+0xbc>)
 8001a32:	f043 0320 	orr.w	r3, r3, #32
 8001a36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a3a:	4b22      	ldr	r3, [pc, #136]	@ (8001ac4 <HAL_TIM_MspPostInit+0xbc>)
 8001a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a40:	f003 0320 	and.w	r3, r3, #32
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a56:	2300      	movs	r3, #0
 8001a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001a5a:	2309      	movs	r3, #9
 8001a5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	4818      	ldr	r0, [pc, #96]	@ (8001ac8 <HAL_TIM_MspPostInit+0xc0>)
 8001a66:	f001 ff81 	bl	800396c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001a6a:	e024      	b.n	8001ab6 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a16      	ldr	r2, [pc, #88]	@ (8001acc <HAL_TIM_MspPostInit+0xc4>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d11f      	bne.n	8001ab6 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a76:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <HAL_TIM_MspPostInit+0xbc>)
 8001a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a7c:	4a11      	ldr	r2, [pc, #68]	@ (8001ac4 <HAL_TIM_MspPostInit+0xbc>)
 8001a7e:	f043 0320 	orr.w	r3, r3, #32
 8001a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <HAL_TIM_MspPostInit+0xbc>)
 8001a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a8c:	f003 0320 	and.w	r3, r3, #32
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001aa6:	2309      	movs	r3, #9
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <HAL_TIM_MspPostInit+0xc0>)
 8001ab2:	f001 ff5b 	bl	800396c <HAL_GPIO_Init>
}
 8001ab6:	bf00      	nop
 8001ab8:	3728      	adds	r7, #40	@ 0x28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40001c00 	.word	0x40001c00
 8001ac4:	58024400 	.word	0x58024400
 8001ac8:	58021400 	.word	0x58021400
 8001acc:	40002000 	.word	0x40002000

08001ad0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b0bc      	sub	sp, #240	@ 0xf0
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ae8:	f107 0318 	add.w	r3, r7, #24
 8001aec:	22c0      	movs	r2, #192	@ 0xc0
 8001aee:	2100      	movs	r1, #0
 8001af0:	4618      	mov	r0, r3
 8001af2:	f008 f91a 	bl	8009d2a <memset>
  if(huart->Instance==USART2)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a55      	ldr	r2, [pc, #340]	@ (8001c50 <HAL_UART_MspInit+0x180>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d14e      	bne.n	8001b9e <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b00:	f04f 0202 	mov.w	r2, #2
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b12:	f107 0318 	add.w	r3, r7, #24
 8001b16:	4618      	mov	r0, r3
 8001b18:	f003 f960 	bl	8004ddc <HAL_RCCEx_PeriphCLKConfig>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001b22:	f7ff fe87 	bl	8001834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b26:	4b4b      	ldr	r3, [pc, #300]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001b28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b2c:	4a49      	ldr	r2, [pc, #292]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b36:	4b47      	ldr	r3, [pc, #284]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001b38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b44:	4b43      	ldr	r3, [pc, #268]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b4a:	4a42      	ldr	r2, [pc, #264]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b54:	4b3f      	ldr	r3, [pc, #252]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b62:	230c      	movs	r3, #12
 8001b64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b7a:	2307      	movs	r3, #7
 8001b7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b80:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b84:	4619      	mov	r1, r3
 8001b86:	4834      	ldr	r0, [pc, #208]	@ (8001c58 <HAL_UART_MspInit+0x188>)
 8001b88:	f001 fef0 	bl	800396c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2026      	movs	r0, #38	@ 0x26
 8001b92:	f000 fb3a 	bl	800220a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b96:	2026      	movs	r0, #38	@ 0x26
 8001b98:	f000 fb51 	bl	800223e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b9c:	e053      	b.n	8001c46 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a2e      	ldr	r2, [pc, #184]	@ (8001c5c <HAL_UART_MspInit+0x18c>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d14e      	bne.n	8001c46 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ba8:	f04f 0202 	mov.w	r2, #2
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bba:	f107 0318 	add.w	r3, r7, #24
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f003 f90c 	bl	8004ddc <HAL_RCCEx_PeriphCLKConfig>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001bca:	f7ff fe33 	bl	8001834 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bce:	4b21      	ldr	r3, [pc, #132]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001bd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001bd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bda:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bde:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001be0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001be4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bec:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bf2:	4a18      	ldr	r2, [pc, #96]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001bf4:	f043 0308 	orr.w	r3, r3, #8
 8001bf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bfc:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <HAL_UART_MspInit+0x184>)
 8001bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c02:	f003 0308 	and.w	r3, r3, #8
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001c0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c24:	2307      	movs	r3, #7
 8001c26:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c2a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c2e:	4619      	mov	r1, r3
 8001c30:	480b      	ldr	r0, [pc, #44]	@ (8001c60 <HAL_UART_MspInit+0x190>)
 8001c32:	f001 fe9b 	bl	800396c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2100      	movs	r1, #0
 8001c3a:	2027      	movs	r0, #39	@ 0x27
 8001c3c:	f000 fae5 	bl	800220a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c40:	2027      	movs	r0, #39	@ 0x27
 8001c42:	f000 fafc 	bl	800223e <HAL_NVIC_EnableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	37f0      	adds	r7, #240	@ 0xf0
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	40004400 	.word	0x40004400
 8001c54:	58024400 	.word	0x58024400
 8001c58:	58020000 	.word	0x58020000
 8001c5c:	40004800 	.word	0x40004800
 8001c60:	58020c00 	.word	0x58020c00

08001c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <NMI_Handler+0x4>

08001c6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <HardFault_Handler+0x4>

08001c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <MemManage_Handler+0x4>

08001c7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <BusFault_Handler+0x4>

08001c84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c88:	bf00      	nop
 8001c8a:	e7fd      	b.n	8001c88 <UsageFault_Handler+0x4>

08001c8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cba:	f000 f97b 	bl	8001fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cc8:	4802      	ldr	r0, [pc, #8]	@ (8001cd4 <USART2_IRQHandler+0x10>)
 8001cca:	f005 fe07 	bl	80078dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2400050c 	.word	0x2400050c

08001cd8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001cdc:	4802      	ldr	r0, [pc, #8]	@ (8001ce8 <USART3_IRQHandler+0x10>)
 8001cde:	f005 fdfd 	bl	80078dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	240005a0 	.word	0x240005a0

08001cec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return 1;
 8001cf0:	2301      	movs	r3, #1
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <_kill>:

int _kill(int pid, int sig)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d06:	f008 f863 	bl	8009dd0 <__errno>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2216      	movs	r2, #22
 8001d0e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <_exit>:

void _exit (int status)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d24:	f04f 31ff 	mov.w	r1, #4294967295
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff ffe7 	bl	8001cfc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d2e:	bf00      	nop
 8001d30:	e7fd      	b.n	8001d2e <_exit+0x12>

08001d32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b086      	sub	sp, #24
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e00a      	b.n	8001d5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d44:	f3af 8000 	nop.w
 8001d48:	4601      	mov	r1, r0
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	1c5a      	adds	r2, r3, #1
 8001d4e:	60ba      	str	r2, [r7, #8]
 8001d50:	b2ca      	uxtb	r2, r1
 8001d52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	3301      	adds	r3, #1
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	dbf0      	blt.n	8001d44 <_read+0x12>
  }

  return len;
 8001d62:	687b      	ldr	r3, [r7, #4]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	e009      	b.n	8001d92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	60ba      	str	r2, [r7, #8]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fd5a 	bl	8001840 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	dbf1      	blt.n	8001d7e <_write+0x12>
  }
  return len;
 8001d9a:	687b      	ldr	r3, [r7, #4]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <_close>:

int _close(int file)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dcc:	605a      	str	r2, [r3, #4]
  return 0;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <_isatty>:

int _isatty(int file)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001de4:	2301      	movs	r3, #1
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b085      	sub	sp, #20
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e14:	4a14      	ldr	r2, [pc, #80]	@ (8001e68 <_sbrk+0x5c>)
 8001e16:	4b15      	ldr	r3, [pc, #84]	@ (8001e6c <_sbrk+0x60>)
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e20:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <_sbrk+0x64>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d102      	bne.n	8001e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e28:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <_sbrk+0x64>)
 8001e2a:	4a12      	ldr	r2, [pc, #72]	@ (8001e74 <_sbrk+0x68>)
 8001e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e2e:	4b10      	ldr	r3, [pc, #64]	@ (8001e70 <_sbrk+0x64>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d207      	bcs.n	8001e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e3c:	f007 ffc8 	bl	8009dd0 <__errno>
 8001e40:	4603      	mov	r3, r0
 8001e42:	220c      	movs	r2, #12
 8001e44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4a:	e009      	b.n	8001e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e4c:	4b08      	ldr	r3, [pc, #32]	@ (8001e70 <_sbrk+0x64>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e52:	4b07      	ldr	r3, [pc, #28]	@ (8001e70 <_sbrk+0x64>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	4a05      	ldr	r2, [pc, #20]	@ (8001e70 <_sbrk+0x64>)
 8001e5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	24080000 	.word	0x24080000
 8001e6c:	00000400 	.word	0x00000400
 8001e70:	2400067c 	.word	0x2400067c
 8001e74:	240007d0 	.word	0x240007d0

08001e78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001e78:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001eb4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001e7c:	f7fe fccc 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e80:	f7fe fc1c 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e84:	480c      	ldr	r0, [pc, #48]	@ (8001eb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e86:	490d      	ldr	r1, [pc, #52]	@ (8001ebc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e88:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e8c:	e002      	b.n	8001e94 <LoopCopyDataInit>

08001e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e92:	3304      	adds	r3, #4

08001e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e98:	d3f9      	bcc.n	8001e8e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ec8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea0:	e001      	b.n	8001ea6 <LoopFillZerobss>

08001ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea4:	3204      	adds	r2, #4

08001ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea8:	d3fb      	bcc.n	8001ea2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eaa:	f007 ff97 	bl	8009ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eae:	f7ff f941 	bl	8001134 <main>
  bx  lr
 8001eb2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001eb4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001eb8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001ebc:	240003b8 	.word	0x240003b8
  ldr r2, =_sidata
 8001ec0:	0800c584 	.word	0x0800c584
  ldr r2, =_sbss
 8001ec4:	240003b8 	.word	0x240003b8
  ldr r4, =_ebss
 8001ec8:	240007d0 	.word	0x240007d0

08001ecc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ecc:	e7fe      	b.n	8001ecc <ADC3_IRQHandler>
	...

08001ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed6:	2003      	movs	r0, #3
 8001ed8:	f000 f98c 	bl	80021f4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001edc:	f002 fda8 	bl	8004a30 <HAL_RCC_GetSysClockFreq>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <HAL_Init+0x68>)
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	0a1b      	lsrs	r3, r3, #8
 8001ee8:	f003 030f 	and.w	r3, r3, #15
 8001eec:	4913      	ldr	r1, [pc, #76]	@ (8001f3c <HAL_Init+0x6c>)
 8001eee:	5ccb      	ldrb	r3, [r1, r3]
 8001ef0:	f003 031f 	and.w	r3, r3, #31
 8001ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001efa:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <HAL_Init+0x68>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	4a0e      	ldr	r2, [pc, #56]	@ (8001f3c <HAL_Init+0x6c>)
 8001f04:	5cd3      	ldrb	r3, [r2, r3]
 8001f06:	f003 031f 	and.w	r3, r3, #31
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f10:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <HAL_Init+0x70>)
 8001f12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f14:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <HAL_Init+0x74>)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f1a:	200f      	movs	r0, #15
 8001f1c:	f000 f814 	bl	8001f48 <HAL_InitTick>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e002      	b.n	8001f30 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f2a:	f7ff fc9b 	bl	8001864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	58024400 	.word	0x58024400
 8001f3c:	0800c1a4 	.word	0x0800c1a4
 8001f40:	24000004 	.word	0x24000004
 8001f44:	24000000 	.word	0x24000000

08001f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <HAL_InitTick+0x60>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e021      	b.n	8001fa0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001f5c:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <HAL_InitTick+0x64>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <HAL_InitTick+0x60>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	4619      	mov	r1, r3
 8001f66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 f971 	bl	800225a <HAL_SYSTICK_Config>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e00e      	b.n	8001fa0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b0f      	cmp	r3, #15
 8001f86:	d80a      	bhi.n	8001f9e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	6879      	ldr	r1, [r7, #4]
 8001f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f90:	f000 f93b 	bl	800220a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f94:	4a06      	ldr	r2, [pc, #24]	@ (8001fb0 <HAL_InitTick+0x68>)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e000      	b.n	8001fa0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	240001ec 	.word	0x240001ec
 8001fac:	24000000 	.word	0x24000000
 8001fb0:	240001e8 	.word	0x240001e8

08001fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_IncTick+0x20>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <HAL_IncTick+0x24>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	4a04      	ldr	r2, [pc, #16]	@ (8001fd8 <HAL_IncTick+0x24>)
 8001fc6:	6013      	str	r3, [r2, #0]
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	240001ec 	.word	0x240001ec
 8001fd8:	24000680 	.word	0x24000680

08001fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return uwTick;
 8001fe0:	4b03      	ldr	r3, [pc, #12]	@ (8001ff0 <HAL_GetTick+0x14>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	24000680 	.word	0x24000680

08001ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ffc:	f7ff ffee 	bl	8001fdc <HAL_GetTick>
 8002000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200c:	d005      	beq.n	800201a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800200e:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <HAL_Delay+0x44>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800201a:	bf00      	nop
 800201c:	f7ff ffde 	bl	8001fdc <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	429a      	cmp	r2, r3
 800202a:	d8f7      	bhi.n	800201c <HAL_Delay+0x28>
  {
  }
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	240001ec 	.word	0x240001ec

0800203c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_GetREVID+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	0c1b      	lsrs	r3, r3, #16
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	5c001000 	.word	0x5c001000

08002054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002064:	4b0b      	ldr	r3, [pc, #44]	@ (8002094 <__NVIC_SetPriorityGrouping+0x40>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002070:	4013      	ands	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800207c:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 800207e:	4313      	orrs	r3, r2
 8002080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002082:	4a04      	ldr	r2, [pc, #16]	@ (8002094 <__NVIC_SetPriorityGrouping+0x40>)
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	60d3      	str	r3, [r2, #12]
}
 8002088:	bf00      	nop
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00
 8002098:	05fa0000 	.word	0x05fa0000

0800209c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a0:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <__NVIC_GetPriorityGrouping+0x18>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 0307 	and.w	r3, r3, #7
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	db0b      	blt.n	80020e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ca:	88fb      	ldrh	r3, [r7, #6]
 80020cc:	f003 021f 	and.w	r2, r3, #31
 80020d0:	4907      	ldr	r1, [pc, #28]	@ (80020f0 <__NVIC_EnableIRQ+0x38>)
 80020d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	2001      	movs	r0, #1
 80020da:	fa00 f202 	lsl.w	r2, r0, r2
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000e100 	.word	0xe000e100

080020f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	6039      	str	r1, [r7, #0]
 80020fe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002100:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002104:	2b00      	cmp	r3, #0
 8002106:	db0a      	blt.n	800211e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	490c      	ldr	r1, [pc, #48]	@ (8002140 <__NVIC_SetPriority+0x4c>)
 800210e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002112:	0112      	lsls	r2, r2, #4
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	440b      	add	r3, r1
 8002118:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800211c:	e00a      	b.n	8002134 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	4908      	ldr	r1, [pc, #32]	@ (8002144 <__NVIC_SetPriority+0x50>)
 8002124:	88fb      	ldrh	r3, [r7, #6]
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	3b04      	subs	r3, #4
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	440b      	add	r3, r1
 8002132:	761a      	strb	r2, [r3, #24]
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	e000e100 	.word	0xe000e100
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002148:	b480      	push	{r7}
 800214a:	b089      	sub	sp, #36	@ 0x24
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f1c3 0307 	rsb	r3, r3, #7
 8002162:	2b04      	cmp	r3, #4
 8002164:	bf28      	it	cs
 8002166:	2304      	movcs	r3, #4
 8002168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	3304      	adds	r3, #4
 800216e:	2b06      	cmp	r3, #6
 8002170:	d902      	bls.n	8002178 <NVIC_EncodePriority+0x30>
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3b03      	subs	r3, #3
 8002176:	e000      	b.n	800217a <NVIC_EncodePriority+0x32>
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800217c:	f04f 32ff 	mov.w	r2, #4294967295
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43da      	mvns	r2, r3
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	401a      	ands	r2, r3
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002190:	f04f 31ff 	mov.w	r1, #4294967295
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	fa01 f303 	lsl.w	r3, r1, r3
 800219a:	43d9      	mvns	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	4313      	orrs	r3, r2
         );
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3724      	adds	r7, #36	@ 0x24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3b01      	subs	r3, #1
 80021bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021c0:	d301      	bcc.n	80021c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021c2:	2301      	movs	r3, #1
 80021c4:	e00f      	b.n	80021e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021c6:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <SysTick_Config+0x40>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ce:	210f      	movs	r1, #15
 80021d0:	f04f 30ff 	mov.w	r0, #4294967295
 80021d4:	f7ff ff8e 	bl	80020f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021d8:	4b05      	ldr	r3, [pc, #20]	@ (80021f0 <SysTick_Config+0x40>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021de:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <SysTick_Config+0x40>)
 80021e0:	2207      	movs	r2, #7
 80021e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	e000e010 	.word	0xe000e010

080021f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ff29 	bl	8002054 <__NVIC_SetPriorityGrouping>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b086      	sub	sp, #24
 800220e:	af00      	add	r7, sp, #0
 8002210:	4603      	mov	r3, r0
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
 8002216:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002218:	f7ff ff40 	bl	800209c <__NVIC_GetPriorityGrouping>
 800221c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	68b9      	ldr	r1, [r7, #8]
 8002222:	6978      	ldr	r0, [r7, #20]
 8002224:	f7ff ff90 	bl	8002148 <NVIC_EncodePriority>
 8002228:	4602      	mov	r2, r0
 800222a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800222e:	4611      	mov	r1, r2
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff5f 	bl	80020f4 <__NVIC_SetPriority>
}
 8002236:	bf00      	nop
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	4603      	mov	r3, r0
 8002246:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002248:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff33 	bl	80020b8 <__NVIC_EnableIRQ>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b082      	sub	sp, #8
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7ff ffa4 	bl	80021b0 <SysTick_Config>
 8002268:	4603      	mov	r3, r0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800227c:	f7ff feae 	bl	8001fdc <HAL_GetTick>
 8002280:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e2dc      	b.n	8002846 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d008      	beq.n	80022aa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2280      	movs	r2, #128	@ 0x80
 800229c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e2cd      	b.n	8002846 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a76      	ldr	r2, [pc, #472]	@ (8002488 <HAL_DMA_Abort+0x214>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d04a      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a74      	ldr	r2, [pc, #464]	@ (800248c <HAL_DMA_Abort+0x218>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d045      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a73      	ldr	r2, [pc, #460]	@ (8002490 <HAL_DMA_Abort+0x21c>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d040      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a71      	ldr	r2, [pc, #452]	@ (8002494 <HAL_DMA_Abort+0x220>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d03b      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a70      	ldr	r2, [pc, #448]	@ (8002498 <HAL_DMA_Abort+0x224>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d036      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a6e      	ldr	r2, [pc, #440]	@ (800249c <HAL_DMA_Abort+0x228>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d031      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a6d      	ldr	r2, [pc, #436]	@ (80024a0 <HAL_DMA_Abort+0x22c>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d02c      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a6b      	ldr	r2, [pc, #428]	@ (80024a4 <HAL_DMA_Abort+0x230>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d027      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a6a      	ldr	r2, [pc, #424]	@ (80024a8 <HAL_DMA_Abort+0x234>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d022      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a68      	ldr	r2, [pc, #416]	@ (80024ac <HAL_DMA_Abort+0x238>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d01d      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <HAL_DMA_Abort+0x23c>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d018      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a65      	ldr	r2, [pc, #404]	@ (80024b4 <HAL_DMA_Abort+0x240>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d013      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a64      	ldr	r2, [pc, #400]	@ (80024b8 <HAL_DMA_Abort+0x244>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d00e      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a62      	ldr	r2, [pc, #392]	@ (80024bc <HAL_DMA_Abort+0x248>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d009      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_DMA_Abort+0x24c>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d004      	beq.n	800234a <HAL_DMA_Abort+0xd6>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a5f      	ldr	r2, [pc, #380]	@ (80024c4 <HAL_DMA_Abort+0x250>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d101      	bne.n	800234e <HAL_DMA_Abort+0xda>
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <HAL_DMA_Abort+0xdc>
 800234e:	2300      	movs	r3, #0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d013      	beq.n	800237c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 021e 	bic.w	r2, r2, #30
 8002362:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002372:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e00a      	b.n	8002392 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 020e 	bic.w	r2, r2, #14
 800238a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a3c      	ldr	r2, [pc, #240]	@ (8002488 <HAL_DMA_Abort+0x214>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d072      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a3a      	ldr	r2, [pc, #232]	@ (800248c <HAL_DMA_Abort+0x218>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d06d      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a39      	ldr	r2, [pc, #228]	@ (8002490 <HAL_DMA_Abort+0x21c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d068      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a37      	ldr	r2, [pc, #220]	@ (8002494 <HAL_DMA_Abort+0x220>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d063      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a36      	ldr	r2, [pc, #216]	@ (8002498 <HAL_DMA_Abort+0x224>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d05e      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a34      	ldr	r2, [pc, #208]	@ (800249c <HAL_DMA_Abort+0x228>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d059      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a33      	ldr	r2, [pc, #204]	@ (80024a0 <HAL_DMA_Abort+0x22c>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d054      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a31      	ldr	r2, [pc, #196]	@ (80024a4 <HAL_DMA_Abort+0x230>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d04f      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a30      	ldr	r2, [pc, #192]	@ (80024a8 <HAL_DMA_Abort+0x234>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d04a      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a2e      	ldr	r2, [pc, #184]	@ (80024ac <HAL_DMA_Abort+0x238>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d045      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2d      	ldr	r2, [pc, #180]	@ (80024b0 <HAL_DMA_Abort+0x23c>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d040      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a2b      	ldr	r2, [pc, #172]	@ (80024b4 <HAL_DMA_Abort+0x240>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d03b      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a2a      	ldr	r2, [pc, #168]	@ (80024b8 <HAL_DMA_Abort+0x244>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d036      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a28      	ldr	r2, [pc, #160]	@ (80024bc <HAL_DMA_Abort+0x248>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d031      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a27      	ldr	r2, [pc, #156]	@ (80024c0 <HAL_DMA_Abort+0x24c>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d02c      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a25      	ldr	r2, [pc, #148]	@ (80024c4 <HAL_DMA_Abort+0x250>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d027      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a24      	ldr	r2, [pc, #144]	@ (80024c8 <HAL_DMA_Abort+0x254>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d022      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a22      	ldr	r2, [pc, #136]	@ (80024cc <HAL_DMA_Abort+0x258>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d01d      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a21      	ldr	r2, [pc, #132]	@ (80024d0 <HAL_DMA_Abort+0x25c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d018      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1f      	ldr	r2, [pc, #124]	@ (80024d4 <HAL_DMA_Abort+0x260>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d013      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1e      	ldr	r2, [pc, #120]	@ (80024d8 <HAL_DMA_Abort+0x264>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00e      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1c      	ldr	r2, [pc, #112]	@ (80024dc <HAL_DMA_Abort+0x268>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d009      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1b      	ldr	r2, [pc, #108]	@ (80024e0 <HAL_DMA_Abort+0x26c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d004      	beq.n	8002482 <HAL_DMA_Abort+0x20e>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a19      	ldr	r2, [pc, #100]	@ (80024e4 <HAL_DMA_Abort+0x270>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d132      	bne.n	80024e8 <HAL_DMA_Abort+0x274>
 8002482:	2301      	movs	r3, #1
 8002484:	e031      	b.n	80024ea <HAL_DMA_Abort+0x276>
 8002486:	bf00      	nop
 8002488:	40020010 	.word	0x40020010
 800248c:	40020028 	.word	0x40020028
 8002490:	40020040 	.word	0x40020040
 8002494:	40020058 	.word	0x40020058
 8002498:	40020070 	.word	0x40020070
 800249c:	40020088 	.word	0x40020088
 80024a0:	400200a0 	.word	0x400200a0
 80024a4:	400200b8 	.word	0x400200b8
 80024a8:	40020410 	.word	0x40020410
 80024ac:	40020428 	.word	0x40020428
 80024b0:	40020440 	.word	0x40020440
 80024b4:	40020458 	.word	0x40020458
 80024b8:	40020470 	.word	0x40020470
 80024bc:	40020488 	.word	0x40020488
 80024c0:	400204a0 	.word	0x400204a0
 80024c4:	400204b8 	.word	0x400204b8
 80024c8:	58025408 	.word	0x58025408
 80024cc:	5802541c 	.word	0x5802541c
 80024d0:	58025430 	.word	0x58025430
 80024d4:	58025444 	.word	0x58025444
 80024d8:	58025458 	.word	0x58025458
 80024dc:	5802546c 	.word	0x5802546c
 80024e0:	58025480 	.word	0x58025480
 80024e4:	58025494 	.word	0x58025494
 80024e8:	2300      	movs	r3, #0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d007      	beq.n	80024fe <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a6d      	ldr	r2, [pc, #436]	@ (80026b8 <HAL_DMA_Abort+0x444>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d04a      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6b      	ldr	r2, [pc, #428]	@ (80026bc <HAL_DMA_Abort+0x448>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d045      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a6a      	ldr	r2, [pc, #424]	@ (80026c0 <HAL_DMA_Abort+0x44c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d040      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a68      	ldr	r2, [pc, #416]	@ (80026c4 <HAL_DMA_Abort+0x450>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d03b      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a67      	ldr	r2, [pc, #412]	@ (80026c8 <HAL_DMA_Abort+0x454>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d036      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a65      	ldr	r2, [pc, #404]	@ (80026cc <HAL_DMA_Abort+0x458>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d031      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a64      	ldr	r2, [pc, #400]	@ (80026d0 <HAL_DMA_Abort+0x45c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d02c      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a62      	ldr	r2, [pc, #392]	@ (80026d4 <HAL_DMA_Abort+0x460>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d027      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a61      	ldr	r2, [pc, #388]	@ (80026d8 <HAL_DMA_Abort+0x464>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d022      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a5f      	ldr	r2, [pc, #380]	@ (80026dc <HAL_DMA_Abort+0x468>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d01d      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a5e      	ldr	r2, [pc, #376]	@ (80026e0 <HAL_DMA_Abort+0x46c>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d018      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a5c      	ldr	r2, [pc, #368]	@ (80026e4 <HAL_DMA_Abort+0x470>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d013      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a5b      	ldr	r2, [pc, #364]	@ (80026e8 <HAL_DMA_Abort+0x474>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d00e      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a59      	ldr	r2, [pc, #356]	@ (80026ec <HAL_DMA_Abort+0x478>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d009      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a58      	ldr	r2, [pc, #352]	@ (80026f0 <HAL_DMA_Abort+0x47c>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d004      	beq.n	800259e <HAL_DMA_Abort+0x32a>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a56      	ldr	r2, [pc, #344]	@ (80026f4 <HAL_DMA_Abort+0x480>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d108      	bne.n	80025b0 <HAL_DMA_Abort+0x33c>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f022 0201 	bic.w	r2, r2, #1
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	e007      	b.n	80025c0 <HAL_DMA_Abort+0x34c>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 0201 	bic.w	r2, r2, #1
 80025be:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80025c0:	e013      	b.n	80025ea <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025c2:	f7ff fd0b 	bl	8001fdc <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b05      	cmp	r3, #5
 80025ce:	d90c      	bls.n	80025ea <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2220      	movs	r2, #32
 80025d4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2203      	movs	r2, #3
 80025da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e12d      	b.n	8002846 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1e5      	bne.n	80025c2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a2f      	ldr	r2, [pc, #188]	@ (80026b8 <HAL_DMA_Abort+0x444>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d04a      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a2d      	ldr	r2, [pc, #180]	@ (80026bc <HAL_DMA_Abort+0x448>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d045      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a2c      	ldr	r2, [pc, #176]	@ (80026c0 <HAL_DMA_Abort+0x44c>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d040      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a2a      	ldr	r2, [pc, #168]	@ (80026c4 <HAL_DMA_Abort+0x450>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d03b      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a29      	ldr	r2, [pc, #164]	@ (80026c8 <HAL_DMA_Abort+0x454>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d036      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a27      	ldr	r2, [pc, #156]	@ (80026cc <HAL_DMA_Abort+0x458>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d031      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a26      	ldr	r2, [pc, #152]	@ (80026d0 <HAL_DMA_Abort+0x45c>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d02c      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a24      	ldr	r2, [pc, #144]	@ (80026d4 <HAL_DMA_Abort+0x460>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d027      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a23      	ldr	r2, [pc, #140]	@ (80026d8 <HAL_DMA_Abort+0x464>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d022      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a21      	ldr	r2, [pc, #132]	@ (80026dc <HAL_DMA_Abort+0x468>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d01d      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a20      	ldr	r2, [pc, #128]	@ (80026e0 <HAL_DMA_Abort+0x46c>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d018      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <HAL_DMA_Abort+0x470>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d013      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a1d      	ldr	r2, [pc, #116]	@ (80026e8 <HAL_DMA_Abort+0x474>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00e      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a1b      	ldr	r2, [pc, #108]	@ (80026ec <HAL_DMA_Abort+0x478>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d009      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a1a      	ldr	r2, [pc, #104]	@ (80026f0 <HAL_DMA_Abort+0x47c>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d004      	beq.n	8002696 <HAL_DMA_Abort+0x422>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a18      	ldr	r2, [pc, #96]	@ (80026f4 <HAL_DMA_Abort+0x480>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d101      	bne.n	800269a <HAL_DMA_Abort+0x426>
 8002696:	2301      	movs	r3, #1
 8002698:	e000      	b.n	800269c <HAL_DMA_Abort+0x428>
 800269a:	2300      	movs	r3, #0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d02b      	beq.n	80026f8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026aa:	f003 031f 	and.w	r3, r3, #31
 80026ae:	223f      	movs	r2, #63	@ 0x3f
 80026b0:	409a      	lsls	r2, r3
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	e02a      	b.n	800270e <HAL_DMA_Abort+0x49a>
 80026b8:	40020010 	.word	0x40020010
 80026bc:	40020028 	.word	0x40020028
 80026c0:	40020040 	.word	0x40020040
 80026c4:	40020058 	.word	0x40020058
 80026c8:	40020070 	.word	0x40020070
 80026cc:	40020088 	.word	0x40020088
 80026d0:	400200a0 	.word	0x400200a0
 80026d4:	400200b8 	.word	0x400200b8
 80026d8:	40020410 	.word	0x40020410
 80026dc:	40020428 	.word	0x40020428
 80026e0:	40020440 	.word	0x40020440
 80026e4:	40020458 	.word	0x40020458
 80026e8:	40020470 	.word	0x40020470
 80026ec:	40020488 	.word	0x40020488
 80026f0:	400204a0 	.word	0x400204a0
 80026f4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002702:	f003 031f 	and.w	r3, r3, #31
 8002706:	2201      	movs	r2, #1
 8002708:	409a      	lsls	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a4f      	ldr	r2, [pc, #316]	@ (8002850 <HAL_DMA_Abort+0x5dc>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d072      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a4d      	ldr	r2, [pc, #308]	@ (8002854 <HAL_DMA_Abort+0x5e0>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d06d      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a4c      	ldr	r2, [pc, #304]	@ (8002858 <HAL_DMA_Abort+0x5e4>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d068      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a4a      	ldr	r2, [pc, #296]	@ (800285c <HAL_DMA_Abort+0x5e8>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d063      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a49      	ldr	r2, [pc, #292]	@ (8002860 <HAL_DMA_Abort+0x5ec>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d05e      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a47      	ldr	r2, [pc, #284]	@ (8002864 <HAL_DMA_Abort+0x5f0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d059      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a46      	ldr	r2, [pc, #280]	@ (8002868 <HAL_DMA_Abort+0x5f4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d054      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a44      	ldr	r2, [pc, #272]	@ (800286c <HAL_DMA_Abort+0x5f8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d04f      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a43      	ldr	r2, [pc, #268]	@ (8002870 <HAL_DMA_Abort+0x5fc>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d04a      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a41      	ldr	r2, [pc, #260]	@ (8002874 <HAL_DMA_Abort+0x600>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d045      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a40      	ldr	r2, [pc, #256]	@ (8002878 <HAL_DMA_Abort+0x604>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d040      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a3e      	ldr	r2, [pc, #248]	@ (800287c <HAL_DMA_Abort+0x608>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d03b      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a3d      	ldr	r2, [pc, #244]	@ (8002880 <HAL_DMA_Abort+0x60c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d036      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a3b      	ldr	r2, [pc, #236]	@ (8002884 <HAL_DMA_Abort+0x610>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d031      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a3a      	ldr	r2, [pc, #232]	@ (8002888 <HAL_DMA_Abort+0x614>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d02c      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a38      	ldr	r2, [pc, #224]	@ (800288c <HAL_DMA_Abort+0x618>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d027      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a37      	ldr	r2, [pc, #220]	@ (8002890 <HAL_DMA_Abort+0x61c>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d022      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a35      	ldr	r2, [pc, #212]	@ (8002894 <HAL_DMA_Abort+0x620>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d01d      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a34      	ldr	r2, [pc, #208]	@ (8002898 <HAL_DMA_Abort+0x624>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d018      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a32      	ldr	r2, [pc, #200]	@ (800289c <HAL_DMA_Abort+0x628>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d013      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a31      	ldr	r2, [pc, #196]	@ (80028a0 <HAL_DMA_Abort+0x62c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d00e      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a2f      	ldr	r2, [pc, #188]	@ (80028a4 <HAL_DMA_Abort+0x630>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d009      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a2e      	ldr	r2, [pc, #184]	@ (80028a8 <HAL_DMA_Abort+0x634>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d004      	beq.n	80027fe <HAL_DMA_Abort+0x58a>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a2c      	ldr	r2, [pc, #176]	@ (80028ac <HAL_DMA_Abort+0x638>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d101      	bne.n	8002802 <HAL_DMA_Abort+0x58e>
 80027fe:	2301      	movs	r3, #1
 8002800:	e000      	b.n	8002804 <HAL_DMA_Abort+0x590>
 8002802:	2300      	movs	r3, #0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d015      	beq.n	8002834 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002810:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00c      	beq.n	8002834 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002824:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002828:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002832:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40020010 	.word	0x40020010
 8002854:	40020028 	.word	0x40020028
 8002858:	40020040 	.word	0x40020040
 800285c:	40020058 	.word	0x40020058
 8002860:	40020070 	.word	0x40020070
 8002864:	40020088 	.word	0x40020088
 8002868:	400200a0 	.word	0x400200a0
 800286c:	400200b8 	.word	0x400200b8
 8002870:	40020410 	.word	0x40020410
 8002874:	40020428 	.word	0x40020428
 8002878:	40020440 	.word	0x40020440
 800287c:	40020458 	.word	0x40020458
 8002880:	40020470 	.word	0x40020470
 8002884:	40020488 	.word	0x40020488
 8002888:	400204a0 	.word	0x400204a0
 800288c:	400204b8 	.word	0x400204b8
 8002890:	58025408 	.word	0x58025408
 8002894:	5802541c 	.word	0x5802541c
 8002898:	58025430 	.word	0x58025430
 800289c:	58025444 	.word	0x58025444
 80028a0:	58025458 	.word	0x58025458
 80028a4:	5802546c 	.word	0x5802546c
 80028a8:	58025480 	.word	0x58025480
 80028ac:	58025494 	.word	0x58025494

080028b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d101      	bne.n	80028c2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e237      	b.n	8002d32 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d004      	beq.n	80028d8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2280      	movs	r2, #128	@ 0x80
 80028d2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e22c      	b.n	8002d32 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a5c      	ldr	r2, [pc, #368]	@ (8002a50 <HAL_DMA_Abort_IT+0x1a0>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d04a      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a54 <HAL_DMA_Abort_IT+0x1a4>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d045      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a59      	ldr	r2, [pc, #356]	@ (8002a58 <HAL_DMA_Abort_IT+0x1a8>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d040      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a58      	ldr	r2, [pc, #352]	@ (8002a5c <HAL_DMA_Abort_IT+0x1ac>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d03b      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a56      	ldr	r2, [pc, #344]	@ (8002a60 <HAL_DMA_Abort_IT+0x1b0>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d036      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a55      	ldr	r2, [pc, #340]	@ (8002a64 <HAL_DMA_Abort_IT+0x1b4>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d031      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a53      	ldr	r2, [pc, #332]	@ (8002a68 <HAL_DMA_Abort_IT+0x1b8>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d02c      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a52      	ldr	r2, [pc, #328]	@ (8002a6c <HAL_DMA_Abort_IT+0x1bc>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d027      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a50      	ldr	r2, [pc, #320]	@ (8002a70 <HAL_DMA_Abort_IT+0x1c0>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d022      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a4f      	ldr	r2, [pc, #316]	@ (8002a74 <HAL_DMA_Abort_IT+0x1c4>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d01d      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a4d      	ldr	r2, [pc, #308]	@ (8002a78 <HAL_DMA_Abort_IT+0x1c8>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d018      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a7c <HAL_DMA_Abort_IT+0x1cc>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d013      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a4a      	ldr	r2, [pc, #296]	@ (8002a80 <HAL_DMA_Abort_IT+0x1d0>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d00e      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a49      	ldr	r2, [pc, #292]	@ (8002a84 <HAL_DMA_Abort_IT+0x1d4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d009      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a47      	ldr	r2, [pc, #284]	@ (8002a88 <HAL_DMA_Abort_IT+0x1d8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d004      	beq.n	8002978 <HAL_DMA_Abort_IT+0xc8>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a46      	ldr	r2, [pc, #280]	@ (8002a8c <HAL_DMA_Abort_IT+0x1dc>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d101      	bne.n	800297c <HAL_DMA_Abort_IT+0xcc>
 8002978:	2301      	movs	r3, #1
 800297a:	e000      	b.n	800297e <HAL_DMA_Abort_IT+0xce>
 800297c:	2300      	movs	r3, #0
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 8086 	beq.w	8002a90 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2204      	movs	r2, #4
 8002988:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a2f      	ldr	r2, [pc, #188]	@ (8002a50 <HAL_DMA_Abort_IT+0x1a0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d04a      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a2e      	ldr	r2, [pc, #184]	@ (8002a54 <HAL_DMA_Abort_IT+0x1a4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d045      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a2c      	ldr	r2, [pc, #176]	@ (8002a58 <HAL_DMA_Abort_IT+0x1a8>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d040      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a2b      	ldr	r2, [pc, #172]	@ (8002a5c <HAL_DMA_Abort_IT+0x1ac>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d03b      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a29      	ldr	r2, [pc, #164]	@ (8002a60 <HAL_DMA_Abort_IT+0x1b0>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d036      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a28      	ldr	r2, [pc, #160]	@ (8002a64 <HAL_DMA_Abort_IT+0x1b4>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d031      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a26      	ldr	r2, [pc, #152]	@ (8002a68 <HAL_DMA_Abort_IT+0x1b8>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d02c      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a25      	ldr	r2, [pc, #148]	@ (8002a6c <HAL_DMA_Abort_IT+0x1bc>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d027      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a23      	ldr	r2, [pc, #140]	@ (8002a70 <HAL_DMA_Abort_IT+0x1c0>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d022      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a22      	ldr	r2, [pc, #136]	@ (8002a74 <HAL_DMA_Abort_IT+0x1c4>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d01d      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a20      	ldr	r2, [pc, #128]	@ (8002a78 <HAL_DMA_Abort_IT+0x1c8>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d018      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a1f      	ldr	r2, [pc, #124]	@ (8002a7c <HAL_DMA_Abort_IT+0x1cc>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d013      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a1d      	ldr	r2, [pc, #116]	@ (8002a80 <HAL_DMA_Abort_IT+0x1d0>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d00e      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a1c      	ldr	r2, [pc, #112]	@ (8002a84 <HAL_DMA_Abort_IT+0x1d4>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d009      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a1a      	ldr	r2, [pc, #104]	@ (8002a88 <HAL_DMA_Abort_IT+0x1d8>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d004      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x17c>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a19      	ldr	r2, [pc, #100]	@ (8002a8c <HAL_DMA_Abort_IT+0x1dc>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d108      	bne.n	8002a3e <HAL_DMA_Abort_IT+0x18e>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 0201 	bic.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	e178      	b.n	8002d30 <HAL_DMA_Abort_IT+0x480>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 0201 	bic.w	r2, r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	e16f      	b.n	8002d30 <HAL_DMA_Abort_IT+0x480>
 8002a50:	40020010 	.word	0x40020010
 8002a54:	40020028 	.word	0x40020028
 8002a58:	40020040 	.word	0x40020040
 8002a5c:	40020058 	.word	0x40020058
 8002a60:	40020070 	.word	0x40020070
 8002a64:	40020088 	.word	0x40020088
 8002a68:	400200a0 	.word	0x400200a0
 8002a6c:	400200b8 	.word	0x400200b8
 8002a70:	40020410 	.word	0x40020410
 8002a74:	40020428 	.word	0x40020428
 8002a78:	40020440 	.word	0x40020440
 8002a7c:	40020458 	.word	0x40020458
 8002a80:	40020470 	.word	0x40020470
 8002a84:	40020488 	.word	0x40020488
 8002a88:	400204a0 	.word	0x400204a0
 8002a8c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 020e 	bic.w	r2, r2, #14
 8002a9e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a6c      	ldr	r2, [pc, #432]	@ (8002c58 <HAL_DMA_Abort_IT+0x3a8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d04a      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a6b      	ldr	r2, [pc, #428]	@ (8002c5c <HAL_DMA_Abort_IT+0x3ac>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d045      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a69      	ldr	r2, [pc, #420]	@ (8002c60 <HAL_DMA_Abort_IT+0x3b0>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d040      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a68      	ldr	r2, [pc, #416]	@ (8002c64 <HAL_DMA_Abort_IT+0x3b4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d03b      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a66      	ldr	r2, [pc, #408]	@ (8002c68 <HAL_DMA_Abort_IT+0x3b8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d036      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a65      	ldr	r2, [pc, #404]	@ (8002c6c <HAL_DMA_Abort_IT+0x3bc>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d031      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a63      	ldr	r2, [pc, #396]	@ (8002c70 <HAL_DMA_Abort_IT+0x3c0>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d02c      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a62      	ldr	r2, [pc, #392]	@ (8002c74 <HAL_DMA_Abort_IT+0x3c4>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d027      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a60      	ldr	r2, [pc, #384]	@ (8002c78 <HAL_DMA_Abort_IT+0x3c8>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d022      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a5f      	ldr	r2, [pc, #380]	@ (8002c7c <HAL_DMA_Abort_IT+0x3cc>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d01d      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a5d      	ldr	r2, [pc, #372]	@ (8002c80 <HAL_DMA_Abort_IT+0x3d0>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d018      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a5c      	ldr	r2, [pc, #368]	@ (8002c84 <HAL_DMA_Abort_IT+0x3d4>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d013      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a5a      	ldr	r2, [pc, #360]	@ (8002c88 <HAL_DMA_Abort_IT+0x3d8>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00e      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a59      	ldr	r2, [pc, #356]	@ (8002c8c <HAL_DMA_Abort_IT+0x3dc>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d009      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a57      	ldr	r2, [pc, #348]	@ (8002c90 <HAL_DMA_Abort_IT+0x3e0>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d004      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x290>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a56      	ldr	r2, [pc, #344]	@ (8002c94 <HAL_DMA_Abort_IT+0x3e4>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d108      	bne.n	8002b52 <HAL_DMA_Abort_IT+0x2a2>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	e007      	b.n	8002b62 <HAL_DMA_Abort_IT+0x2b2>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0201 	bic.w	r2, r2, #1
 8002b60:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a3c      	ldr	r2, [pc, #240]	@ (8002c58 <HAL_DMA_Abort_IT+0x3a8>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d072      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a3a      	ldr	r2, [pc, #232]	@ (8002c5c <HAL_DMA_Abort_IT+0x3ac>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d06d      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a39      	ldr	r2, [pc, #228]	@ (8002c60 <HAL_DMA_Abort_IT+0x3b0>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d068      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a37      	ldr	r2, [pc, #220]	@ (8002c64 <HAL_DMA_Abort_IT+0x3b4>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d063      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a36      	ldr	r2, [pc, #216]	@ (8002c68 <HAL_DMA_Abort_IT+0x3b8>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d05e      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a34      	ldr	r2, [pc, #208]	@ (8002c6c <HAL_DMA_Abort_IT+0x3bc>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d059      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a33      	ldr	r2, [pc, #204]	@ (8002c70 <HAL_DMA_Abort_IT+0x3c0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d054      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a31      	ldr	r2, [pc, #196]	@ (8002c74 <HAL_DMA_Abort_IT+0x3c4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d04f      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a30      	ldr	r2, [pc, #192]	@ (8002c78 <HAL_DMA_Abort_IT+0x3c8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d04a      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a2e      	ldr	r2, [pc, #184]	@ (8002c7c <HAL_DMA_Abort_IT+0x3cc>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d045      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a2d      	ldr	r2, [pc, #180]	@ (8002c80 <HAL_DMA_Abort_IT+0x3d0>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d040      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c84 <HAL_DMA_Abort_IT+0x3d4>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d03b      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a2a      	ldr	r2, [pc, #168]	@ (8002c88 <HAL_DMA_Abort_IT+0x3d8>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d036      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a28      	ldr	r2, [pc, #160]	@ (8002c8c <HAL_DMA_Abort_IT+0x3dc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d031      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a27      	ldr	r2, [pc, #156]	@ (8002c90 <HAL_DMA_Abort_IT+0x3e0>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d02c      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a25      	ldr	r2, [pc, #148]	@ (8002c94 <HAL_DMA_Abort_IT+0x3e4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d027      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a24      	ldr	r2, [pc, #144]	@ (8002c98 <HAL_DMA_Abort_IT+0x3e8>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d022      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a22      	ldr	r2, [pc, #136]	@ (8002c9c <HAL_DMA_Abort_IT+0x3ec>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d01d      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a21      	ldr	r2, [pc, #132]	@ (8002ca0 <HAL_DMA_Abort_IT+0x3f0>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d018      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a1f      	ldr	r2, [pc, #124]	@ (8002ca4 <HAL_DMA_Abort_IT+0x3f4>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d013      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ca8 <HAL_DMA_Abort_IT+0x3f8>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d00e      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a1c      	ldr	r2, [pc, #112]	@ (8002cac <HAL_DMA_Abort_IT+0x3fc>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d009      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb0 <HAL_DMA_Abort_IT+0x400>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d004      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x3a2>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a19      	ldr	r2, [pc, #100]	@ (8002cb4 <HAL_DMA_Abort_IT+0x404>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d132      	bne.n	8002cb8 <HAL_DMA_Abort_IT+0x408>
 8002c52:	2301      	movs	r3, #1
 8002c54:	e031      	b.n	8002cba <HAL_DMA_Abort_IT+0x40a>
 8002c56:	bf00      	nop
 8002c58:	40020010 	.word	0x40020010
 8002c5c:	40020028 	.word	0x40020028
 8002c60:	40020040 	.word	0x40020040
 8002c64:	40020058 	.word	0x40020058
 8002c68:	40020070 	.word	0x40020070
 8002c6c:	40020088 	.word	0x40020088
 8002c70:	400200a0 	.word	0x400200a0
 8002c74:	400200b8 	.word	0x400200b8
 8002c78:	40020410 	.word	0x40020410
 8002c7c:	40020428 	.word	0x40020428
 8002c80:	40020440 	.word	0x40020440
 8002c84:	40020458 	.word	0x40020458
 8002c88:	40020470 	.word	0x40020470
 8002c8c:	40020488 	.word	0x40020488
 8002c90:	400204a0 	.word	0x400204a0
 8002c94:	400204b8 	.word	0x400204b8
 8002c98:	58025408 	.word	0x58025408
 8002c9c:	5802541c 	.word	0x5802541c
 8002ca0:	58025430 	.word	0x58025430
 8002ca4:	58025444 	.word	0x58025444
 8002ca8:	58025458 	.word	0x58025458
 8002cac:	5802546c 	.word	0x5802546c
 8002cb0:	58025480 	.word	0x58025480
 8002cb4:	58025494 	.word	0x58025494
 8002cb8:	2300      	movs	r3, #0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d028      	beq.n	8002d10 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ccc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	2201      	movs	r2, #1
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002cec:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00c      	beq.n	8002d10 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d04:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d0e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop

08002d3c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b098      	sub	sp, #96	@ 0x60
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002d44:	4a84      	ldr	r2, [pc, #528]	@ (8002f58 <HAL_FDCAN_Init+0x21c>)
 8002d46:	f107 030c 	add.w	r3, r7, #12
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	224c      	movs	r2, #76	@ 0x4c
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f007 f86b 	bl	8009e2a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e1c6      	b.n	80030ec <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a7e      	ldr	r2, [pc, #504]	@ (8002f5c <HAL_FDCAN_Init+0x220>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d106      	bne.n	8002d76 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d70:	461a      	mov	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d106      	bne.n	8002d90 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fe fd84 	bl	8001898 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0210 	bic.w	r2, r2, #16
 8002d9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002da0:	f7ff f91c 	bl	8001fdc <HAL_GetTick>
 8002da4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002da6:	e014      	b.n	8002dd2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002da8:	f7ff f918 	bl	8001fdc <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b0a      	cmp	r3, #10
 8002db4:	d90d      	bls.n	8002dd2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002dbc:	f043 0201 	orr.w	r2, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2203      	movs	r2, #3
 8002dca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e18c      	b.n	80030ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	f003 0308 	and.w	r3, r3, #8
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d0e3      	beq.n	8002da8 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	699a      	ldr	r2, [r3, #24]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0201 	orr.w	r2, r2, #1
 8002dee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002df0:	f7ff f8f4 	bl	8001fdc <HAL_GetTick>
 8002df4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002df6:	e014      	b.n	8002e22 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002df8:	f7ff f8f0 	bl	8001fdc <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b0a      	cmp	r3, #10
 8002e04:	d90d      	bls.n	8002e22 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2203      	movs	r2, #3
 8002e1a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e164      	b.n	80030ec <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0e3      	beq.n	8002df8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	699a      	ldr	r2, [r3, #24]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 0202 	orr.w	r2, r2, #2
 8002e3e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	7c1b      	ldrb	r3, [r3, #16]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d108      	bne.n	8002e5a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699a      	ldr	r2, [r3, #24]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e56:	619a      	str	r2, [r3, #24]
 8002e58:	e007      	b.n	8002e6a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	699a      	ldr	r2, [r3, #24]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e68:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	7c5b      	ldrb	r3, [r3, #17]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d108      	bne.n	8002e84 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699a      	ldr	r2, [r3, #24]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e80:	619a      	str	r2, [r3, #24]
 8002e82:	e007      	b.n	8002e94 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	699a      	ldr	r2, [r3, #24]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e92:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	7c9b      	ldrb	r3, [r3, #18]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d108      	bne.n	8002eae <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699a      	ldr	r2, [r3, #24]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002eaa:	619a      	str	r2, [r3, #24]
 8002eac:	e007      	b.n	8002ebe <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	699a      	ldr	r2, [r3, #24]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ebc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	699a      	ldr	r2, [r3, #24]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002ee2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	691a      	ldr	r2, [r3, #16]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0210 	bic.w	r2, r2, #16
 8002ef2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d108      	bne.n	8002f0e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	699a      	ldr	r2, [r3, #24]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0204 	orr.w	r2, r2, #4
 8002f0a:	619a      	str	r2, [r3, #24]
 8002f0c:	e030      	b.n	8002f70 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d02c      	beq.n	8002f70 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d020      	beq.n	8002f60 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	699a      	ldr	r2, [r3, #24]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f2c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691a      	ldr	r2, [r3, #16]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f042 0210 	orr.w	r2, r2, #16
 8002f3c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d114      	bne.n	8002f70 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	699a      	ldr	r2, [r3, #24]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f042 0220 	orr.w	r2, r2, #32
 8002f54:	619a      	str	r2, [r3, #24]
 8002f56:	e00b      	b.n	8002f70 <HAL_FDCAN_Init+0x234>
 8002f58:	0800c158 	.word	0x0800c158
 8002f5c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699a      	ldr	r2, [r3, #24]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0220 	orr.w	r2, r2, #32
 8002f6e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	3b01      	subs	r3, #1
 8002f76:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69db      	ldr	r3, [r3, #28]
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f80:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f88:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	3b01      	subs	r3, #1
 8002f92:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f98:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f9a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fa4:	d115      	bne.n	8002fd2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fb4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002fbe:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002fce:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fd0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff8:	4413      	add	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d011      	beq.n	8003022 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003006:	f023 0107 	bic.w	r1, r3, #7
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	3360      	adds	r3, #96	@ 0x60
 8003012:	443b      	add	r3, r7
 8003014:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	2b00      	cmp	r3, #0
 8003028:	d011      	beq.n	800304e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003032:	f023 0107 	bic.w	r1, r3, #7
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	3360      	adds	r3, #96	@ 0x60
 800303e:	443b      	add	r3, r7
 8003040:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003052:	2b00      	cmp	r3, #0
 8003054:	d012      	beq.n	800307c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800305e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	3360      	adds	r3, #96	@ 0x60
 800306a:	443b      	add	r3, r7
 800306c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003070:	011a      	lsls	r2, r3, #4
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003080:	2b00      	cmp	r3, #0
 8003082:	d012      	beq.n	80030aa <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800308c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	3360      	adds	r3, #96	@ 0x60
 8003098:	443b      	add	r3, r7
 800309a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800309e:	021a      	lsls	r2, r3, #8
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a11      	ldr	r2, [pc, #68]	@ (80030f4 <HAL_FDCAN_Init+0x3b8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d107      	bne.n	80030c4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f022 0203 	bic.w	r2, r2, #3
 80030c2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 fabf 	bl	8003660 <FDCAN_CalcultateRamBlockAddresses>
 80030e2:	4603      	mov	r3, r0
 80030e4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80030e8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3760      	adds	r7, #96	@ 0x60
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	4000a000 	.word	0x4000a000

080030f8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b087      	sub	sp, #28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003108:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800310a:	7bfb      	ldrb	r3, [r7, #15]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d002      	beq.n	8003116 <HAL_FDCAN_ConfigFilter+0x1e>
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d157      	bne.n	80031c6 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d12b      	bne.n	8003176 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2b07      	cmp	r3, #7
 8003124:	d10d      	bne.n	8003142 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8003132:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003138:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800313a:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	e00e      	b.n	8003160 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800314e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8003156:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	4413      	add	r3, r2
 800316c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	e025      	b.n	80031c2 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	075a      	lsls	r2, r3, #29
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	4313      	orrs	r3, r2
 8003182:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	2b07      	cmp	r3, #7
 800318a:	d103      	bne.n	8003194 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	e006      	b.n	80031a2 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	079a      	lsls	r2, r3, #30
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	4313      	orrs	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	4413      	add	r3, r2
 80031ae:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	3304      	adds	r3, #4
 80031ba:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80031c2:	2300      	movs	r3, #0
 80031c4:	e008      	b.n	80031d8 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031cc:	f043 0202 	orr.w	r2, r3, #2
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
  }
}
 80031d8:	4618      	mov	r0, r3
 80031da:	371c      	adds	r7, #28
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
 80031f0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d110      	bne.n	8003220 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003206:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800320c:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003218:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800321c:	2300      	movs	r3, #0
 800321e:	e008      	b.n	8003232 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003226:	f043 0204 	orr.w	r2, r3, #4
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
  }
}
 8003232:	4618      	mov	r0, r3
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b01      	cmp	r3, #1
 8003250:	d111      	bne.n	8003276 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2202      	movs	r2, #2
 8003256:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	699a      	ldr	r2, [r3, #24]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0201 	bic.w	r2, r2, #1
 8003268:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	e008      	b.n	8003288 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800327c:	f043 0204 	orr.w	r2, r3, #4
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
  }
}
 8003288:	4618      	mov	r0, r3
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003294:	b480      	push	{r7}
 8003296:	b08b      	sub	sp, #44	@ 0x2c
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80032ac:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80032ae:	7efb      	ldrb	r3, [r7, #27]
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	f040 8149 	bne.w	8003548 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	2b40      	cmp	r3, #64	@ 0x40
 80032ba:	d14c      	bne.n	8003356 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d109      	bne.n	80032e0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032d2:	f043 0220 	orr.w	r2, r3, #32
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e13c      	b.n	800355a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80032e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d109      	bne.n	8003304 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e12a      	b.n	800355a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800330c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003314:	d10a      	bne.n	800332c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800331e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003326:	d101      	bne.n	800332c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003328:	2301      	movs	r3, #1
 800332a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003334:	0a1b      	lsrs	r3, r3, #8
 8003336:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800333a:	69fa      	ldr	r2, [r7, #28]
 800333c:	4413      	add	r3, r2
 800333e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003348:	69f9      	ldr	r1, [r7, #28]
 800334a:	fb01 f303 	mul.w	r3, r1, r3
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4413      	add	r3, r2
 8003352:	627b      	str	r3, [r7, #36]	@ 0x24
 8003354:	e068      	b.n	8003428 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	2b41      	cmp	r3, #65	@ 0x41
 800335a:	d14c      	bne.n	80033f6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003364:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d109      	bne.n	8003380 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003372:	f043 0220 	orr.w	r2, r3, #32
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e0ec      	b.n	800355a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003388:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800338c:	2b00      	cmp	r3, #0
 800338e:	d109      	bne.n	80033a4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003396:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e0da      	b.n	800355a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80033ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033b4:	d10a      	bne.n	80033cc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80033be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033c6:	d101      	bne.n	80033cc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80033c8:	2301      	movs	r3, #1
 80033ca:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80033d4:	0a1b      	lsrs	r3, r3, #8
 80033d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033da:	69fa      	ldr	r2, [r7, #28]
 80033dc:	4413      	add	r3, r2
 80033de:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033e8:	69f9      	ldr	r1, [r7, #28]
 80033ea:	fb01 f303 	mul.w	r3, r1, r3
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4413      	add	r3, r2
 80033f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033f4:	e018      	b.n	8003428 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033fa:	68ba      	ldr	r2, [r7, #8]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d309      	bcc.n	8003414 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003406:	f043 0220 	orr.w	r2, r3, #32
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0a2      	b.n	800355a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341c:	68b9      	ldr	r1, [r7, #8]
 800341e:	fb01 f303 	mul.w	r3, r1, r3
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d107      	bne.n	800344c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	0c9b      	lsrs	r3, r3, #18
 8003442:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	e005      	b.n	8003458 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800344c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	3304      	adds	r3, #4
 8003474:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	b29a      	uxth	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	0c1b      	lsrs	r3, r3, #16
 8003486:	f003 020f 	and.w	r2, r3, #15
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80034a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	0e1b      	lsrs	r3, r3, #24
 80034ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80034b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	0fda      	lsrs	r2, r3, #31
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	3304      	adds	r3, #4
 80034c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80034c8:	2300      	movs	r3, #0
 80034ca:	623b      	str	r3, [r7, #32]
 80034cc:	e00a      	b.n	80034e4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	6a3b      	ldr	r3, [r7, #32]
 80034d2:	441a      	add	r2, r3
 80034d4:	6839      	ldr	r1, [r7, #0]
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	440b      	add	r3, r1
 80034da:	7812      	ldrb	r2, [r2, #0]
 80034dc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	3301      	adds	r3, #1
 80034e2:	623b      	str	r3, [r7, #32]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003568 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80034ea:	5cd3      	ldrb	r3, [r2, r3]
 80034ec:	461a      	mov	r2, r3
 80034ee:	6a3b      	ldr	r3, [r7, #32]
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d3ec      	bcc.n	80034ce <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2b40      	cmp	r3, #64	@ 0x40
 80034f8:	d105      	bne.n	8003506 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	69fa      	ldr	r2, [r7, #28]
 8003500:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8003504:	e01e      	b.n	8003544 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b41      	cmp	r3, #65	@ 0x41
 800350a:	d105      	bne.n	8003518 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	69fa      	ldr	r2, [r7, #28]
 8003512:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8003516:	e015      	b.n	8003544 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b1f      	cmp	r3, #31
 800351c:	d808      	bhi.n	8003530 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2101      	movs	r1, #1
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	fa01 f202 	lsl.w	r2, r1, r2
 800352a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800352e:	e009      	b.n	8003544 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f003 021f 	and.w	r2, r3, #31
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2101      	movs	r1, #1
 800353c:	fa01 f202 	lsl.w	r2, r1, r2
 8003540:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8003544:	2300      	movs	r3, #0
 8003546:	e008      	b.n	800355a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800354e:	f043 0208 	orr.w	r2, r3, #8
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
  }
}
 800355a:	4618      	mov	r0, r3
 800355c:	372c      	adds	r7, #44	@ 0x2c
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	0800c1c4 	.word	0x0800c1c4

0800356c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800356c:	b480      	push	{r7}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800357e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003580:	7dfb      	ldrb	r3, [r7, #23]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d002      	beq.n	800358c <HAL_FDCAN_ActivateNotification+0x20>
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	2b02      	cmp	r3, #2
 800358a:	d155      	bne.n	8003638 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	4013      	ands	r3, r2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d108      	bne.n	80035ac <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f042 0201 	orr.w	r2, r2, #1
 80035a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035aa:	e014      	b.n	80035d6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	4013      	ands	r3, r2
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d108      	bne.n	80035ce <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0202 	orr.w	r2, r2, #2
 80035ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035cc:	e003      	b.n	80035d6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2203      	movs	r2, #3
 80035d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d009      	beq.n	80035f4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d009      	beq.n	8003612 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	430a      	orrs	r2, r1
 800360e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	4b0f      	ldr	r3, [pc, #60]	@ (8003658 <HAL_FDCAN_ActivateNotification+0xec>)
 800361c:	4013      	ands	r3, r2
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	6812      	ldr	r2, [r2, #0]
 8003622:	430b      	orrs	r3, r1
 8003624:	6553      	str	r3, [r2, #84]	@ 0x54
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	0f9b      	lsrs	r3, r3, #30
 800362e:	490b      	ldr	r1, [pc, #44]	@ (800365c <HAL_FDCAN_ActivateNotification+0xf0>)
 8003630:	4313      	orrs	r3, r2
 8003632:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	e008      	b.n	800364a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800363e:	f043 0202 	orr.w	r2, r3, #2
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
  }
}
 800364a:	4618      	mov	r0, r3
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	3fcfffff 	.word	0x3fcfffff
 800365c:	4000a800 	.word	0x4000a800

08003660 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800366c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003676:	4ba7      	ldr	r3, [pc, #668]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003678:	4013      	ands	r3, r2
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	0091      	lsls	r1, r2, #2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	430b      	orrs	r3, r1
 8003684:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003690:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003698:	041a      	lsls	r2, r3, #16
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	4413      	add	r3, r2
 80036ac:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80036b6:	4b97      	ldr	r3, [pc, #604]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80036b8:	4013      	ands	r3, r2
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	0091      	lsls	r1, r2, #2
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6812      	ldr	r2, [r2, #0]
 80036c2:	430b      	orrs	r3, r1
 80036c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d8:	041a      	lsls	r2, r3, #16
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	4413      	add	r3, r2
 80036ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80036f8:	4b86      	ldr	r3, [pc, #536]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	0091      	lsls	r1, r2, #2
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6812      	ldr	r2, [r2, #0]
 8003704:	430b      	orrs	r3, r1
 8003706:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003712:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371a:	041a      	lsls	r2, r3, #16
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800372e:	fb02 f303 	mul.w	r3, r2, r3
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	4413      	add	r3, r2
 8003736:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003740:	4b74      	ldr	r3, [pc, #464]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003742:	4013      	ands	r3, r2
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	0091      	lsls	r1, r2, #2
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	430b      	orrs	r3, r1
 800374e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800375a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003762:	041a      	lsls	r2, r3, #16
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003776:	fb02 f303 	mul.w	r3, r2, r3
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	4413      	add	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003788:	4b62      	ldr	r3, [pc, #392]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800378a:	4013      	ands	r3, r2
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	0091      	lsls	r1, r2, #2
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6812      	ldr	r2, [r2, #0]
 8003794:	430b      	orrs	r3, r1
 8003796:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80037a2:	fb02 f303 	mul.w	r3, r2, r3
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4413      	add	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80037b4:	4b57      	ldr	r3, [pc, #348]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	0091      	lsls	r1, r2, #2
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	430b      	orrs	r3, r1
 80037c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037ce:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d6:	041a      	lsls	r2, r3, #16
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	4413      	add	r3, r2
 80037ec:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80037f6:	4b47      	ldr	r3, [pc, #284]	@ (8003914 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80037f8:	4013      	ands	r3, r2
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	0091      	lsls	r1, r2, #2
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6812      	ldr	r2, [r2, #0]
 8003802:	430b      	orrs	r3, r1
 8003804:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003810:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003818:	041a      	lsls	r2, r3, #16
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800382c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003834:	061a      	lsls	r2, r3, #24
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003844:	4b34      	ldr	r3, [pc, #208]	@ (8003918 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003846:	4413      	add	r3, r2
 8003848:	009a      	lsls	r2, r3, #2
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	441a      	add	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	441a      	add	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800387a:	fb01 f303 	mul.w	r3, r1, r3
 800387e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003880:	441a      	add	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388e:	6879      	ldr	r1, [r7, #4]
 8003890:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003892:	fb01 f303 	mul.w	r3, r1, r3
 8003896:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003898:	441a      	add	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80038aa:	fb01 f303 	mul.w	r3, r1, r3
 80038ae:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80038b0:	441a      	add	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	441a      	add	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80038da:	fb01 f303 	mul.w	r3, r1, r3
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	441a      	add	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80038f6:	fb01 f303 	mul.w	r3, r1, r3
 80038fa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80038fc:	441a      	add	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390a:	4a04      	ldr	r2, [pc, #16]	@ (800391c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d915      	bls.n	800393c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003910:	e006      	b.n	8003920 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003912:	bf00      	nop
 8003914:	ffff0003 	.word	0xffff0003
 8003918:	10002b00 	.word	0x10002b00
 800391c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003926:	f043 0220 	orr.w	r2, r3, #32
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2203      	movs	r2, #3
 8003934:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e010      	b.n	800395e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	e005      	b.n	8003950 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	3304      	adds	r3, #4
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	429a      	cmp	r2, r3
 800395a:	d3f3      	bcc.n	8003944 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop

0800396c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800396c:	b480      	push	{r7}
 800396e:	b089      	sub	sp, #36	@ 0x24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003976:	2300      	movs	r3, #0
 8003978:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800397a:	4b89      	ldr	r3, [pc, #548]	@ (8003ba0 <HAL_GPIO_Init+0x234>)
 800397c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800397e:	e194      	b.n	8003caa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2101      	movs	r1, #1
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa01 f303 	lsl.w	r3, r1, r3
 800398c:	4013      	ands	r3, r2
 800398e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	f000 8186 	beq.w	8003ca4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d005      	beq.n	80039b0 <HAL_GPIO_Init+0x44>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d130      	bne.n	8003a12 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	2203      	movs	r2, #3
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	4013      	ands	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039e6:	2201      	movs	r2, #1
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	43db      	mvns	r3, r3
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	4013      	ands	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	091b      	lsrs	r3, r3, #4
 80039fc:	f003 0201 	and.w	r2, r3, #1
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d017      	beq.n	8003a4e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	2203      	movs	r2, #3
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	43db      	mvns	r3, r3
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	4013      	ands	r3, r2
 8003a34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d123      	bne.n	8003aa2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	08da      	lsrs	r2, r3, #3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3208      	adds	r2, #8
 8003a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	220f      	movs	r2, #15
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	43db      	mvns	r3, r3
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	691a      	ldr	r2, [r3, #16]
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	08da      	lsrs	r2, r3, #3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3208      	adds	r2, #8
 8003a9c:	69b9      	ldr	r1, [r7, #24]
 8003a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	2203      	movs	r2, #3
 8003aae:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab2:	43db      	mvns	r3, r3
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f003 0203 	and.w	r2, r3, #3
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 80e0 	beq.w	8003ca4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ae4:	4b2f      	ldr	r3, [pc, #188]	@ (8003ba4 <HAL_GPIO_Init+0x238>)
 8003ae6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aea:	4a2e      	ldr	r2, [pc, #184]	@ (8003ba4 <HAL_GPIO_Init+0x238>)
 8003aec:	f043 0302 	orr.w	r3, r3, #2
 8003af0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003af4:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba4 <HAL_GPIO_Init+0x238>)
 8003af6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b02:	4a29      	ldr	r2, [pc, #164]	@ (8003ba8 <HAL_GPIO_Init+0x23c>)
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	089b      	lsrs	r3, r3, #2
 8003b08:	3302      	adds	r3, #2
 8003b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	220f      	movs	r2, #15
 8003b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1e:	43db      	mvns	r3, r3
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	4013      	ands	r3, r2
 8003b24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a20      	ldr	r2, [pc, #128]	@ (8003bac <HAL_GPIO_Init+0x240>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d052      	beq.n	8003bd4 <HAL_GPIO_Init+0x268>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a1f      	ldr	r2, [pc, #124]	@ (8003bb0 <HAL_GPIO_Init+0x244>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d031      	beq.n	8003b9a <HAL_GPIO_Init+0x22e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a1e      	ldr	r2, [pc, #120]	@ (8003bb4 <HAL_GPIO_Init+0x248>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d02b      	beq.n	8003b96 <HAL_GPIO_Init+0x22a>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb8 <HAL_GPIO_Init+0x24c>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d025      	beq.n	8003b92 <HAL_GPIO_Init+0x226>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a1c      	ldr	r2, [pc, #112]	@ (8003bbc <HAL_GPIO_Init+0x250>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d01f      	beq.n	8003b8e <HAL_GPIO_Init+0x222>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc0 <HAL_GPIO_Init+0x254>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d019      	beq.n	8003b8a <HAL_GPIO_Init+0x21e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a1a      	ldr	r2, [pc, #104]	@ (8003bc4 <HAL_GPIO_Init+0x258>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d013      	beq.n	8003b86 <HAL_GPIO_Init+0x21a>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a19      	ldr	r2, [pc, #100]	@ (8003bc8 <HAL_GPIO_Init+0x25c>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d00d      	beq.n	8003b82 <HAL_GPIO_Init+0x216>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a18      	ldr	r2, [pc, #96]	@ (8003bcc <HAL_GPIO_Init+0x260>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d007      	beq.n	8003b7e <HAL_GPIO_Init+0x212>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a17      	ldr	r2, [pc, #92]	@ (8003bd0 <HAL_GPIO_Init+0x264>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d101      	bne.n	8003b7a <HAL_GPIO_Init+0x20e>
 8003b76:	2309      	movs	r3, #9
 8003b78:	e02d      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b7a:	230a      	movs	r3, #10
 8003b7c:	e02b      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b7e:	2308      	movs	r3, #8
 8003b80:	e029      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b82:	2307      	movs	r3, #7
 8003b84:	e027      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b86:	2306      	movs	r3, #6
 8003b88:	e025      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b8a:	2305      	movs	r3, #5
 8003b8c:	e023      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b8e:	2304      	movs	r3, #4
 8003b90:	e021      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b92:	2303      	movs	r3, #3
 8003b94:	e01f      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b96:	2302      	movs	r3, #2
 8003b98:	e01d      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e01b      	b.n	8003bd6 <HAL_GPIO_Init+0x26a>
 8003b9e:	bf00      	nop
 8003ba0:	58000080 	.word	0x58000080
 8003ba4:	58024400 	.word	0x58024400
 8003ba8:	58000400 	.word	0x58000400
 8003bac:	58020000 	.word	0x58020000
 8003bb0:	58020400 	.word	0x58020400
 8003bb4:	58020800 	.word	0x58020800
 8003bb8:	58020c00 	.word	0x58020c00
 8003bbc:	58021000 	.word	0x58021000
 8003bc0:	58021400 	.word	0x58021400
 8003bc4:	58021800 	.word	0x58021800
 8003bc8:	58021c00 	.word	0x58021c00
 8003bcc:	58022000 	.word	0x58022000
 8003bd0:	58022400 	.word	0x58022400
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	69fa      	ldr	r2, [r7, #28]
 8003bd8:	f002 0203 	and.w	r2, r2, #3
 8003bdc:	0092      	lsls	r2, r2, #2
 8003bde:	4093      	lsls	r3, r2
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003be6:	4938      	ldr	r1, [pc, #224]	@ (8003cc8 <HAL_GPIO_Init+0x35c>)
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	089b      	lsrs	r3, r3, #2
 8003bec:	3302      	adds	r3, #2
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	43db      	mvns	r3, r3
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	4013      	ands	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d003      	beq.n	8003c1a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003c1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	43db      	mvns	r3, r3
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	4013      	ands	r3, r2
 8003c32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d003      	beq.n	8003c48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003c48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	43db      	mvns	r3, r3
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	4013      	ands	r3, r2
 8003c88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f47f ae63 	bne.w	8003980 <HAL_GPIO_Init+0x14>
  }
}
 8003cba:	bf00      	nop
 8003cbc:	bf00      	nop
 8003cbe:	3724      	adds	r7, #36	@ 0x24
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	58000400 	.word	0x58000400

08003ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	807b      	strh	r3, [r7, #2]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cdc:	787b      	ldrb	r3, [r7, #1]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ce2:	887a      	ldrh	r2, [r7, #2]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003ce8:	e003      	b.n	8003cf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003cea:	887b      	ldrh	r3, [r7, #2]
 8003cec:	041a      	lsls	r2, r3, #16
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	619a      	str	r2, [r3, #24]
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
	...

08003d00 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003d08:	4a08      	ldr	r2, [pc, #32]	@ (8003d2c <HAL_HSEM_FastTake+0x2c>)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3320      	adds	r3, #32
 8003d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d12:	4a07      	ldr	r2, [pc, #28]	@ (8003d30 <HAL_HSEM_FastTake+0x30>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d101      	bne.n	8003d1c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	e000      	b.n	8003d1e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	58026400 	.word	0x58026400
 8003d30:	80000300 	.word	0x80000300

08003d34 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003d3e:	4906      	ldr	r1, [pc, #24]	@ (8003d58 <HAL_HSEM_Release+0x24>)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	58026400 	.word	0x58026400

08003d5c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003d64:	4b29      	ldr	r3, [pc, #164]	@ (8003e0c <HAL_PWREx_ConfigSupply+0xb0>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	f003 0307 	and.w	r3, r3, #7
 8003d6c:	2b06      	cmp	r3, #6
 8003d6e:	d00a      	beq.n	8003d86 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003d70:	4b26      	ldr	r3, [pc, #152]	@ (8003e0c <HAL_PWREx_ConfigSupply+0xb0>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d001      	beq.n	8003d82 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e040      	b.n	8003e04 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	e03e      	b.n	8003e04 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003d86:	4b21      	ldr	r3, [pc, #132]	@ (8003e0c <HAL_PWREx_ConfigSupply+0xb0>)
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003d8e:	491f      	ldr	r1, [pc, #124]	@ (8003e0c <HAL_PWREx_ConfigSupply+0xb0>)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003d96:	f7fe f921 	bl	8001fdc <HAL_GetTick>
 8003d9a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d9c:	e009      	b.n	8003db2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d9e:	f7fe f91d 	bl	8001fdc <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dac:	d901      	bls.n	8003db2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e028      	b.n	8003e04 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003db2:	4b16      	ldr	r3, [pc, #88]	@ (8003e0c <HAL_PWREx_ConfigSupply+0xb0>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dbe:	d1ee      	bne.n	8003d9e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b1e      	cmp	r3, #30
 8003dc4:	d008      	beq.n	8003dd8 <HAL_PWREx_ConfigSupply+0x7c>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8003dca:	d005      	beq.n	8003dd8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b1d      	cmp	r3, #29
 8003dd0:	d002      	beq.n	8003dd8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2b2d      	cmp	r3, #45	@ 0x2d
 8003dd6:	d114      	bne.n	8003e02 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003dd8:	f7fe f900 	bl	8001fdc <HAL_GetTick>
 8003ddc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003dde:	e009      	b.n	8003df4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003de0:	f7fe f8fc 	bl	8001fdc <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003dee:	d901      	bls.n	8003df4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e007      	b.n	8003e04 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003df4:	4b05      	ldr	r3, [pc, #20]	@ (8003e0c <HAL_PWREx_ConfigSupply+0xb0>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e00:	d1ee      	bne.n	8003de0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	58024800 	.word	0x58024800

08003e10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08c      	sub	sp, #48	@ 0x30
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d102      	bne.n	8003e24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	f000 bc48 	b.w	80046b4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 8088 	beq.w	8003f42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e32:	4b99      	ldr	r3, [pc, #612]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e3c:	4b96      	ldr	r3, [pc, #600]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e40:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e44:	2b10      	cmp	r3, #16
 8003e46:	d007      	beq.n	8003e58 <HAL_RCC_OscConfig+0x48>
 8003e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e4a:	2b18      	cmp	r3, #24
 8003e4c:	d111      	bne.n	8003e72 <HAL_RCC_OscConfig+0x62>
 8003e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e50:	f003 0303 	and.w	r3, r3, #3
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d10c      	bne.n	8003e72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e58:	4b8f      	ldr	r3, [pc, #572]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d06d      	beq.n	8003f40 <HAL_RCC_OscConfig+0x130>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d169      	bne.n	8003f40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	f000 bc21 	b.w	80046b4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e7a:	d106      	bne.n	8003e8a <HAL_RCC_OscConfig+0x7a>
 8003e7c:	4b86      	ldr	r3, [pc, #536]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a85      	ldr	r2, [pc, #532]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	e02e      	b.n	8003ee8 <HAL_RCC_OscConfig+0xd8>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10c      	bne.n	8003eac <HAL_RCC_OscConfig+0x9c>
 8003e92:	4b81      	ldr	r3, [pc, #516]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a80      	ldr	r2, [pc, #512]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003e98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	4b7e      	ldr	r3, [pc, #504]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a7d      	ldr	r2, [pc, #500]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ea4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ea8:	6013      	str	r3, [r2, #0]
 8003eaa:	e01d      	b.n	8003ee8 <HAL_RCC_OscConfig+0xd8>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eb4:	d10c      	bne.n	8003ed0 <HAL_RCC_OscConfig+0xc0>
 8003eb6:	4b78      	ldr	r3, [pc, #480]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a77      	ldr	r2, [pc, #476]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ebc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	4b75      	ldr	r3, [pc, #468]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a74      	ldr	r2, [pc, #464]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	e00b      	b.n	8003ee8 <HAL_RCC_OscConfig+0xd8>
 8003ed0:	4b71      	ldr	r3, [pc, #452]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a70      	ldr	r2, [pc, #448]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	4b6e      	ldr	r3, [pc, #440]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a6d      	ldr	r2, [pc, #436]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d013      	beq.n	8003f18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef0:	f7fe f874 	bl	8001fdc <HAL_GetTick>
 8003ef4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7fe f870 	bl	8001fdc <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e3d4      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f0a:	4b63      	ldr	r3, [pc, #396]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0xe8>
 8003f16:	e014      	b.n	8003f42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f18:	f7fe f860 	bl	8001fdc <HAL_GetTick>
 8003f1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f20:	f7fe f85c 	bl	8001fdc <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b64      	cmp	r3, #100	@ 0x64
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e3c0      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f32:	4b59      	ldr	r3, [pc, #356]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0x110>
 8003f3e:	e000      	b.n	8003f42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 80ca 	beq.w	80040e4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f50:	4b51      	ldr	r3, [pc, #324]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f58:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f5a:	4b4f      	ldr	r3, [pc, #316]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f5e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d007      	beq.n	8003f76 <HAL_RCC_OscConfig+0x166>
 8003f66:	6a3b      	ldr	r3, [r7, #32]
 8003f68:	2b18      	cmp	r3, #24
 8003f6a:	d156      	bne.n	800401a <HAL_RCC_OscConfig+0x20a>
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d151      	bne.n	800401a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f76:	4b48      	ldr	r3, [pc, #288]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <HAL_RCC_OscConfig+0x17e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e392      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f8e:	4b42      	ldr	r3, [pc, #264]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 0219 	bic.w	r2, r3, #25
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	493f      	ldr	r1, [pc, #252]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa0:	f7fe f81c 	bl	8001fdc <HAL_GetTick>
 8003fa4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa8:	f7fe f818 	bl	8001fdc <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e37c      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fba:	4b37      	ldr	r3, [pc, #220]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fc6:	f7fe f839 	bl	800203c <HAL_GetREVID>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d817      	bhi.n	8004004 <HAL_RCC_OscConfig+0x1f4>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	2b40      	cmp	r3, #64	@ 0x40
 8003fda:	d108      	bne.n	8003fee <HAL_RCC_OscConfig+0x1de>
 8003fdc:	4b2e      	ldr	r3, [pc, #184]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003fe4:	4a2c      	ldr	r2, [pc, #176]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003fe6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fec:	e07a      	b.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fee:	4b2a      	ldr	r3, [pc, #168]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	031b      	lsls	r3, r3, #12
 8003ffc:	4926      	ldr	r1, [pc, #152]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004002:	e06f      	b.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004004:	4b24      	ldr	r3, [pc, #144]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	061b      	lsls	r3, r3, #24
 8004012:	4921      	ldr	r1, [pc, #132]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004014:	4313      	orrs	r3, r2
 8004016:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004018:	e064      	b.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d047      	beq.n	80040b2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004022:	4b1d      	ldr	r3, [pc, #116]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f023 0219 	bic.w	r2, r3, #25
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	491a      	ldr	r1, [pc, #104]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004030:	4313      	orrs	r3, r2
 8004032:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004034:	f7fd ffd2 	bl	8001fdc <HAL_GetTick>
 8004038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800403c:	f7fd ffce 	bl	8001fdc <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e332      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800404e:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0304 	and.w	r3, r3, #4
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405a:	f7fd ffef 	bl	800203c <HAL_GetREVID>
 800405e:	4603      	mov	r3, r0
 8004060:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004064:	4293      	cmp	r3, r2
 8004066:	d819      	bhi.n	800409c <HAL_RCC_OscConfig+0x28c>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	2b40      	cmp	r3, #64	@ 0x40
 800406e:	d108      	bne.n	8004082 <HAL_RCC_OscConfig+0x272>
 8004070:	4b09      	ldr	r3, [pc, #36]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004078:	4a07      	ldr	r2, [pc, #28]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 800407a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800407e:	6053      	str	r3, [r2, #4]
 8004080:	e030      	b.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
 8004082:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	031b      	lsls	r3, r3, #12
 8004090:	4901      	ldr	r1, [pc, #4]	@ (8004098 <HAL_RCC_OscConfig+0x288>)
 8004092:	4313      	orrs	r3, r2
 8004094:	604b      	str	r3, [r1, #4]
 8004096:	e025      	b.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
 8004098:	58024400 	.word	0x58024400
 800409c:	4b9a      	ldr	r3, [pc, #616]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	061b      	lsls	r3, r3, #24
 80040aa:	4997      	ldr	r1, [pc, #604]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	604b      	str	r3, [r1, #4]
 80040b0:	e018      	b.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040b2:	4b95      	ldr	r3, [pc, #596]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a94      	ldr	r2, [pc, #592]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80040b8:	f023 0301 	bic.w	r3, r3, #1
 80040bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040be:	f7fd ff8d 	bl	8001fdc <HAL_GetTick>
 80040c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c6:	f7fd ff89 	bl	8001fdc <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e2ed      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80040d8:	4b8b      	ldr	r3, [pc, #556]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0304 	and.w	r3, r3, #4
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1f0      	bne.n	80040c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0310 	and.w	r3, r3, #16
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 80a9 	beq.w	8004244 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040f2:	4b85      	ldr	r3, [pc, #532]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040fa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040fc:	4b82      	ldr	r3, [pc, #520]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80040fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004100:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	2b08      	cmp	r3, #8
 8004106:	d007      	beq.n	8004118 <HAL_RCC_OscConfig+0x308>
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	2b18      	cmp	r3, #24
 800410c:	d13a      	bne.n	8004184 <HAL_RCC_OscConfig+0x374>
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	f003 0303 	and.w	r3, r3, #3
 8004114:	2b01      	cmp	r3, #1
 8004116:	d135      	bne.n	8004184 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004118:	4b7b      	ldr	r3, [pc, #492]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004120:	2b00      	cmp	r3, #0
 8004122:	d005      	beq.n	8004130 <HAL_RCC_OscConfig+0x320>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	69db      	ldr	r3, [r3, #28]
 8004128:	2b80      	cmp	r3, #128	@ 0x80
 800412a:	d001      	beq.n	8004130 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e2c1      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004130:	f7fd ff84 	bl	800203c <HAL_GetREVID>
 8004134:	4603      	mov	r3, r0
 8004136:	f241 0203 	movw	r2, #4099	@ 0x1003
 800413a:	4293      	cmp	r3, r2
 800413c:	d817      	bhi.n	800416e <HAL_RCC_OscConfig+0x35e>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	2b20      	cmp	r3, #32
 8004144:	d108      	bne.n	8004158 <HAL_RCC_OscConfig+0x348>
 8004146:	4b70      	ldr	r3, [pc, #448]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800414e:	4a6e      	ldr	r2, [pc, #440]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004150:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004154:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004156:	e075      	b.n	8004244 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004158:	4b6b      	ldr	r3, [pc, #428]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	069b      	lsls	r3, r3, #26
 8004166:	4968      	ldr	r1, [pc, #416]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004168:	4313      	orrs	r3, r2
 800416a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800416c:	e06a      	b.n	8004244 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800416e:	4b66      	ldr	r3, [pc, #408]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	061b      	lsls	r3, r3, #24
 800417c:	4962      	ldr	r1, [pc, #392]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800417e:	4313      	orrs	r3, r2
 8004180:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004182:	e05f      	b.n	8004244 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69db      	ldr	r3, [r3, #28]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d042      	beq.n	8004212 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800418c:	4b5e      	ldr	r3, [pc, #376]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a5d      	ldr	r2, [pc, #372]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004198:	f7fd ff20 	bl	8001fdc <HAL_GetTick>
 800419c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80041a0:	f7fd ff1c 	bl	8001fdc <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e280      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80041b2:	4b55      	ldr	r3, [pc, #340]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0f0      	beq.n	80041a0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041be:	f7fd ff3d 	bl	800203c <HAL_GetREVID>
 80041c2:	4603      	mov	r3, r0
 80041c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d817      	bhi.n	80041fc <HAL_RCC_OscConfig+0x3ec>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	2b20      	cmp	r3, #32
 80041d2:	d108      	bne.n	80041e6 <HAL_RCC_OscConfig+0x3d6>
 80041d4:	4b4c      	ldr	r3, [pc, #304]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80041dc:	4a4a      	ldr	r2, [pc, #296]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80041de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041e2:	6053      	str	r3, [r2, #4]
 80041e4:	e02e      	b.n	8004244 <HAL_RCC_OscConfig+0x434>
 80041e6:	4b48      	ldr	r3, [pc, #288]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	069b      	lsls	r3, r3, #26
 80041f4:	4944      	ldr	r1, [pc, #272]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	604b      	str	r3, [r1, #4]
 80041fa:	e023      	b.n	8004244 <HAL_RCC_OscConfig+0x434>
 80041fc:	4b42      	ldr	r3, [pc, #264]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	061b      	lsls	r3, r3, #24
 800420a:	493f      	ldr	r1, [pc, #252]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800420c:	4313      	orrs	r3, r2
 800420e:	60cb      	str	r3, [r1, #12]
 8004210:	e018      	b.n	8004244 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004212:	4b3d      	ldr	r3, [pc, #244]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a3c      	ldr	r2, [pc, #240]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004218:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800421c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421e:	f7fd fedd 	bl	8001fdc <HAL_GetTick>
 8004222:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004226:	f7fd fed9 	bl	8001fdc <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e23d      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004238:	4b33      	ldr	r3, [pc, #204]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1f0      	bne.n	8004226 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b00      	cmp	r3, #0
 800424e:	d036      	beq.n	80042be <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d019      	beq.n	800428c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004258:	4b2b      	ldr	r3, [pc, #172]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800425a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800425c:	4a2a      	ldr	r2, [pc, #168]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800425e:	f043 0301 	orr.w	r3, r3, #1
 8004262:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004264:	f7fd feba 	bl	8001fdc <HAL_GetTick>
 8004268:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800426c:	f7fd feb6 	bl	8001fdc <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e21a      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800427e:	4b22      	ldr	r3, [pc, #136]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x45c>
 800428a:	e018      	b.n	80042be <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800428c:	4b1e      	ldr	r3, [pc, #120]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 800428e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004290:	4a1d      	ldr	r2, [pc, #116]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 8004292:	f023 0301 	bic.w	r3, r3, #1
 8004296:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004298:	f7fd fea0 	bl	8001fdc <HAL_GetTick>
 800429c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042a0:	f7fd fe9c 	bl	8001fdc <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e200      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80042b2:	4b15      	ldr	r3, [pc, #84]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80042b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d039      	beq.n	800433e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01c      	beq.n	800430c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a0c      	ldr	r2, [pc, #48]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80042d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80042dc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80042de:	f7fd fe7d 	bl	8001fdc <HAL_GetTick>
 80042e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042e6:	f7fd fe79 	bl	8001fdc <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e1dd      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80042f8:	4b03      	ldr	r3, [pc, #12]	@ (8004308 <HAL_RCC_OscConfig+0x4f8>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x4d6>
 8004304:	e01b      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
 8004306:	bf00      	nop
 8004308:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800430c:	4b9b      	ldr	r3, [pc, #620]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a9a      	ldr	r2, [pc, #616]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004312:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004316:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004318:	f7fd fe60 	bl	8001fdc <HAL_GetTick>
 800431c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004320:	f7fd fe5c 	bl	8001fdc <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e1c0      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004332:	4b92      	ldr	r3, [pc, #584]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1f0      	bne.n	8004320 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0304 	and.w	r3, r3, #4
 8004346:	2b00      	cmp	r3, #0
 8004348:	f000 8081 	beq.w	800444e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800434c:	4b8c      	ldr	r3, [pc, #560]	@ (8004580 <HAL_RCC_OscConfig+0x770>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a8b      	ldr	r2, [pc, #556]	@ (8004580 <HAL_RCC_OscConfig+0x770>)
 8004352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004356:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004358:	f7fd fe40 	bl	8001fdc <HAL_GetTick>
 800435c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004360:	f7fd fe3c 	bl	8001fdc <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b64      	cmp	r3, #100	@ 0x64
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e1a0      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004372:	4b83      	ldr	r3, [pc, #524]	@ (8004580 <HAL_RCC_OscConfig+0x770>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d106      	bne.n	8004394 <HAL_RCC_OscConfig+0x584>
 8004386:	4b7d      	ldr	r3, [pc, #500]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438a:	4a7c      	ldr	r2, [pc, #496]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800438c:	f043 0301 	orr.w	r3, r3, #1
 8004390:	6713      	str	r3, [r2, #112]	@ 0x70
 8004392:	e02d      	b.n	80043f0 <HAL_RCC_OscConfig+0x5e0>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10c      	bne.n	80043b6 <HAL_RCC_OscConfig+0x5a6>
 800439c:	4b77      	ldr	r3, [pc, #476]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800439e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a0:	4a76      	ldr	r2, [pc, #472]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043a2:	f023 0301 	bic.w	r3, r3, #1
 80043a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80043a8:	4b74      	ldr	r3, [pc, #464]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ac:	4a73      	ldr	r2, [pc, #460]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043ae:	f023 0304 	bic.w	r3, r3, #4
 80043b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043b4:	e01c      	b.n	80043f0 <HAL_RCC_OscConfig+0x5e0>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	2b05      	cmp	r3, #5
 80043bc:	d10c      	bne.n	80043d8 <HAL_RCC_OscConfig+0x5c8>
 80043be:	4b6f      	ldr	r3, [pc, #444]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c2:	4a6e      	ldr	r2, [pc, #440]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043c4:	f043 0304 	orr.w	r3, r3, #4
 80043c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ca:	4b6c      	ldr	r3, [pc, #432]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ce:	4a6b      	ldr	r2, [pc, #428]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80043d6:	e00b      	b.n	80043f0 <HAL_RCC_OscConfig+0x5e0>
 80043d8:	4b68      	ldr	r3, [pc, #416]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043dc:	4a67      	ldr	r2, [pc, #412]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043e4:	4b65      	ldr	r3, [pc, #404]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e8:	4a64      	ldr	r2, [pc, #400]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80043ea:	f023 0304 	bic.w	r3, r3, #4
 80043ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d015      	beq.n	8004424 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f8:	f7fd fdf0 	bl	8001fdc <HAL_GetTick>
 80043fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043fe:	e00a      	b.n	8004416 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004400:	f7fd fdec 	bl	8001fdc <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e14e      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004416:	4b59      	ldr	r3, [pc, #356]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d0ee      	beq.n	8004400 <HAL_RCC_OscConfig+0x5f0>
 8004422:	e014      	b.n	800444e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004424:	f7fd fdda 	bl	8001fdc <HAL_GetTick>
 8004428:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800442a:	e00a      	b.n	8004442 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442c:	f7fd fdd6 	bl	8001fdc <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443a:	4293      	cmp	r3, r2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e138      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004442:	4b4e      	ldr	r3, [pc, #312]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1ee      	bne.n	800442c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 812d 	beq.w	80046b2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004458:	4b48      	ldr	r3, [pc, #288]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004460:	2b18      	cmp	r3, #24
 8004462:	f000 80bd 	beq.w	80045e0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	2b02      	cmp	r3, #2
 800446c:	f040 809e 	bne.w	80045ac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004470:	4b42      	ldr	r3, [pc, #264]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a41      	ldr	r2, [pc, #260]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004476:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800447a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447c:	f7fd fdae 	bl	8001fdc <HAL_GetTick>
 8004480:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004484:	f7fd fdaa 	bl	8001fdc <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e10e      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004496:	4b39      	ldr	r3, [pc, #228]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044a2:	4b36      	ldr	r3, [pc, #216]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80044a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044a6:	4b37      	ldr	r3, [pc, #220]	@ (8004584 <HAL_RCC_OscConfig+0x774>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80044b2:	0112      	lsls	r2, r2, #4
 80044b4:	430a      	orrs	r2, r1
 80044b6:	4931      	ldr	r1, [pc, #196]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c0:	3b01      	subs	r3, #1
 80044c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ca:	3b01      	subs	r3, #1
 80044cc:	025b      	lsls	r3, r3, #9
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	431a      	orrs	r2, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d6:	3b01      	subs	r3, #1
 80044d8:	041b      	lsls	r3, r3, #16
 80044da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e4:	3b01      	subs	r3, #1
 80044e6:	061b      	lsls	r3, r3, #24
 80044e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80044ec:	4923      	ldr	r1, [pc, #140]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80044f2:	4b22      	ldr	r3, [pc, #136]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80044f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f6:	4a21      	ldr	r2, [pc, #132]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 80044f8:	f023 0301 	bic.w	r3, r3, #1
 80044fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80044fe:	4b1f      	ldr	r3, [pc, #124]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004500:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004502:	4b21      	ldr	r3, [pc, #132]	@ (8004588 <HAL_RCC_OscConfig+0x778>)
 8004504:	4013      	ands	r3, r2
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800450a:	00d2      	lsls	r2, r2, #3
 800450c:	491b      	ldr	r1, [pc, #108]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800450e:	4313      	orrs	r3, r2
 8004510:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004512:	4b1a      	ldr	r3, [pc, #104]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004516:	f023 020c 	bic.w	r2, r3, #12
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	4917      	ldr	r1, [pc, #92]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004520:	4313      	orrs	r3, r2
 8004522:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004524:	4b15      	ldr	r3, [pc, #84]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004528:	f023 0202 	bic.w	r2, r3, #2
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004530:	4912      	ldr	r1, [pc, #72]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004532:	4313      	orrs	r3, r2
 8004534:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004536:	4b11      	ldr	r3, [pc, #68]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453a:	4a10      	ldr	r2, [pc, #64]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800453c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004540:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004542:	4b0e      	ldr	r3, [pc, #56]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004546:	4a0d      	ldr	r2, [pc, #52]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800454c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800454e:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004552:	4a0a      	ldr	r2, [pc, #40]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004554:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004558:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800455a:	4b08      	ldr	r3, [pc, #32]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800455c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455e:	4a07      	ldr	r2, [pc, #28]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004560:	f043 0301 	orr.w	r3, r3, #1
 8004564:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004566:	4b05      	ldr	r3, [pc, #20]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a04      	ldr	r2, [pc, #16]	@ (800457c <HAL_RCC_OscConfig+0x76c>)
 800456c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004572:	f7fd fd33 	bl	8001fdc <HAL_GetTick>
 8004576:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004578:	e011      	b.n	800459e <HAL_RCC_OscConfig+0x78e>
 800457a:	bf00      	nop
 800457c:	58024400 	.word	0x58024400
 8004580:	58024800 	.word	0x58024800
 8004584:	fffffc0c 	.word	0xfffffc0c
 8004588:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458c:	f7fd fd26 	bl	8001fdc <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e08a      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800459e:	4b47      	ldr	r3, [pc, #284]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d0f0      	beq.n	800458c <HAL_RCC_OscConfig+0x77c>
 80045aa:	e082      	b.n	80046b2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ac:	4b43      	ldr	r3, [pc, #268]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a42      	ldr	r2, [pc, #264]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80045b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b8:	f7fd fd10 	bl	8001fdc <HAL_GetTick>
 80045bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045be:	e008      	b.n	80045d2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c0:	f7fd fd0c 	bl	8001fdc <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e070      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045d2:	4b3a      	ldr	r3, [pc, #232]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1f0      	bne.n	80045c0 <HAL_RCC_OscConfig+0x7b0>
 80045de:	e068      	b.n	80046b2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80045e0:	4b36      	ldr	r3, [pc, #216]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80045e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80045e6:	4b35      	ldr	r3, [pc, #212]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80045e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d031      	beq.n	8004658 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f003 0203 	and.w	r2, r3, #3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045fe:	429a      	cmp	r2, r3
 8004600:	d12a      	bne.n	8004658 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800460e:	429a      	cmp	r2, r3
 8004610:	d122      	bne.n	8004658 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800461e:	429a      	cmp	r2, r3
 8004620:	d11a      	bne.n	8004658 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	0a5b      	lsrs	r3, r3, #9
 8004626:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d111      	bne.n	8004658 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	0c1b      	lsrs	r3, r3, #16
 8004638:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004640:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004642:	429a      	cmp	r2, r3
 8004644:	d108      	bne.n	8004658 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	0e1b      	lsrs	r3, r3, #24
 800464a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004652:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e02b      	b.n	80046b4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800465c:	4b17      	ldr	r3, [pc, #92]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 800465e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004660:	08db      	lsrs	r3, r3, #3
 8004662:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004666:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	429a      	cmp	r2, r3
 8004670:	d01f      	beq.n	80046b2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004672:	4b12      	ldr	r3, [pc, #72]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 8004674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004676:	4a11      	ldr	r2, [pc, #68]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800467e:	f7fd fcad 	bl	8001fdc <HAL_GetTick>
 8004682:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004684:	bf00      	nop
 8004686:	f7fd fca9 	bl	8001fdc <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	4293      	cmp	r3, r2
 8004690:	d0f9      	beq.n	8004686 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004692:	4b0a      	ldr	r3, [pc, #40]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 8004694:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004696:	4b0a      	ldr	r3, [pc, #40]	@ (80046c0 <HAL_RCC_OscConfig+0x8b0>)
 8004698:	4013      	ands	r3, r2
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800469e:	00d2      	lsls	r2, r2, #3
 80046a0:	4906      	ldr	r1, [pc, #24]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80046a6:	4b05      	ldr	r3, [pc, #20]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80046a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046aa:	4a04      	ldr	r2, [pc, #16]	@ (80046bc <HAL_RCC_OscConfig+0x8ac>)
 80046ac:	f043 0301 	orr.w	r3, r3, #1
 80046b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3730      	adds	r7, #48	@ 0x30
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	58024400 	.word	0x58024400
 80046c0:	ffff0007 	.word	0xffff0007

080046c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e19c      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046d8:	4b8a      	ldr	r3, [pc, #552]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 030f 	and.w	r3, r3, #15
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d910      	bls.n	8004708 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e6:	4b87      	ldr	r3, [pc, #540]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f023 020f 	bic.w	r2, r3, #15
 80046ee:	4985      	ldr	r1, [pc, #532]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f6:	4b83      	ldr	r3, [pc, #524]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 030f 	and.w	r3, r3, #15
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	429a      	cmp	r2, r3
 8004702:	d001      	beq.n	8004708 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e184      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b00      	cmp	r3, #0
 8004712:	d010      	beq.n	8004736 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	691a      	ldr	r2, [r3, #16]
 8004718:	4b7b      	ldr	r3, [pc, #492]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004720:	429a      	cmp	r2, r3
 8004722:	d908      	bls.n	8004736 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004724:	4b78      	ldr	r3, [pc, #480]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	4975      	ldr	r1, [pc, #468]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004732:	4313      	orrs	r3, r2
 8004734:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b00      	cmp	r3, #0
 8004740:	d010      	beq.n	8004764 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	4b70      	ldr	r3, [pc, #448]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800474e:	429a      	cmp	r2, r3
 8004750:	d908      	bls.n	8004764 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004752:	4b6d      	ldr	r3, [pc, #436]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	496a      	ldr	r1, [pc, #424]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004760:	4313      	orrs	r3, r2
 8004762:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b00      	cmp	r3, #0
 800476e:	d010      	beq.n	8004792 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	699a      	ldr	r2, [r3, #24]
 8004774:	4b64      	ldr	r3, [pc, #400]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004776:	69db      	ldr	r3, [r3, #28]
 8004778:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800477c:	429a      	cmp	r2, r3
 800477e:	d908      	bls.n	8004792 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004780:	4b61      	ldr	r3, [pc, #388]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004782:	69db      	ldr	r3, [r3, #28]
 8004784:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	495e      	ldr	r1, [pc, #376]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 800478e:	4313      	orrs	r3, r2
 8004790:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0320 	and.w	r3, r3, #32
 800479a:	2b00      	cmp	r3, #0
 800479c:	d010      	beq.n	80047c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	69da      	ldr	r2, [r3, #28]
 80047a2:	4b59      	ldr	r3, [pc, #356]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d908      	bls.n	80047c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80047ae:	4b56      	ldr	r3, [pc, #344]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	69db      	ldr	r3, [r3, #28]
 80047ba:	4953      	ldr	r1, [pc, #332]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d010      	beq.n	80047ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	4b4d      	ldr	r3, [pc, #308]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	f003 030f 	and.w	r3, r3, #15
 80047d8:	429a      	cmp	r2, r3
 80047da:	d908      	bls.n	80047ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	f023 020f 	bic.w	r2, r3, #15
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	4947      	ldr	r1, [pc, #284]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d055      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80047fa:	4b43      	ldr	r3, [pc, #268]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4940      	ldr	r1, [pc, #256]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004808:	4313      	orrs	r3, r2
 800480a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2b02      	cmp	r3, #2
 8004812:	d107      	bne.n	8004824 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004814:	4b3c      	ldr	r3, [pc, #240]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d121      	bne.n	8004864 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0f6      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2b03      	cmp	r3, #3
 800482a:	d107      	bne.n	800483c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800482c:	4b36      	ldr	r3, [pc, #216]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d115      	bne.n	8004864 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e0ea      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d107      	bne.n	8004854 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004844:	4b30      	ldr	r3, [pc, #192]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800484c:	2b00      	cmp	r3, #0
 800484e:	d109      	bne.n	8004864 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e0de      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004854:	4b2c      	ldr	r3, [pc, #176]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e0d6      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004864:	4b28      	ldr	r3, [pc, #160]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004866:	691b      	ldr	r3, [r3, #16]
 8004868:	f023 0207 	bic.w	r2, r3, #7
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	4925      	ldr	r1, [pc, #148]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004872:	4313      	orrs	r3, r2
 8004874:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004876:	f7fd fbb1 	bl	8001fdc <HAL_GetTick>
 800487a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487c:	e00a      	b.n	8004894 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800487e:	f7fd fbad 	bl	8001fdc <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	f241 3288 	movw	r2, #5000	@ 0x1388
 800488c:	4293      	cmp	r3, r2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e0be      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004894:	4b1c      	ldr	r3, [pc, #112]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d1eb      	bne.n	800487e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d010      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	4b14      	ldr	r3, [pc, #80]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	429a      	cmp	r2, r3
 80048c0:	d208      	bcs.n	80048d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c2:	4b11      	ldr	r3, [pc, #68]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	f023 020f 	bic.w	r2, r3, #15
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	490e      	ldr	r1, [pc, #56]	@ (8004908 <HAL_RCC_ClockConfig+0x244>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 030f 	and.w	r3, r3, #15
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d214      	bcs.n	800490c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048e2:	4b08      	ldr	r3, [pc, #32]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f023 020f 	bic.w	r2, r3, #15
 80048ea:	4906      	ldr	r1, [pc, #24]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f2:	4b04      	ldr	r3, [pc, #16]	@ (8004904 <HAL_RCC_ClockConfig+0x240>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d005      	beq.n	800490c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e086      	b.n	8004a12 <HAL_RCC_ClockConfig+0x34e>
 8004904:	52002000 	.word	0x52002000
 8004908:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b00      	cmp	r3, #0
 8004916:	d010      	beq.n	800493a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691a      	ldr	r2, [r3, #16]
 800491c:	4b3f      	ldr	r3, [pc, #252]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004924:	429a      	cmp	r2, r3
 8004926:	d208      	bcs.n	800493a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004928:	4b3c      	ldr	r3, [pc, #240]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	691b      	ldr	r3, [r3, #16]
 8004934:	4939      	ldr	r1, [pc, #228]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 8004936:	4313      	orrs	r3, r2
 8004938:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0308 	and.w	r3, r3, #8
 8004942:	2b00      	cmp	r3, #0
 8004944:	d010      	beq.n	8004968 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	695a      	ldr	r2, [r3, #20]
 800494a:	4b34      	ldr	r3, [pc, #208]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004952:	429a      	cmp	r2, r3
 8004954:	d208      	bcs.n	8004968 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004956:	4b31      	ldr	r3, [pc, #196]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	492e      	ldr	r1, [pc, #184]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 8004964:	4313      	orrs	r3, r2
 8004966:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0310 	and.w	r3, r3, #16
 8004970:	2b00      	cmp	r3, #0
 8004972:	d010      	beq.n	8004996 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	699a      	ldr	r2, [r3, #24]
 8004978:	4b28      	ldr	r3, [pc, #160]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 800497a:	69db      	ldr	r3, [r3, #28]
 800497c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004980:	429a      	cmp	r2, r3
 8004982:	d208      	bcs.n	8004996 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004984:	4b25      	ldr	r3, [pc, #148]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 8004986:	69db      	ldr	r3, [r3, #28]
 8004988:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	4922      	ldr	r1, [pc, #136]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 8004992:	4313      	orrs	r3, r2
 8004994:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0320 	and.w	r3, r3, #32
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d010      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69da      	ldr	r2, [r3, #28]
 80049a6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d208      	bcs.n	80049c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80049b2:	4b1a      	ldr	r3, [pc, #104]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	4917      	ldr	r1, [pc, #92]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80049c4:	f000 f834 	bl	8004a30 <HAL_RCC_GetSysClockFreq>
 80049c8:	4602      	mov	r2, r0
 80049ca:	4b14      	ldr	r3, [pc, #80]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	0a1b      	lsrs	r3, r3, #8
 80049d0:	f003 030f 	and.w	r3, r3, #15
 80049d4:	4912      	ldr	r1, [pc, #72]	@ (8004a20 <HAL_RCC_ClockConfig+0x35c>)
 80049d6:	5ccb      	ldrb	r3, [r1, r3]
 80049d8:	f003 031f 	and.w	r3, r3, #31
 80049dc:	fa22 f303 	lsr.w	r3, r2, r3
 80049e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049e2:	4b0e      	ldr	r3, [pc, #56]	@ (8004a1c <HAL_RCC_ClockConfig+0x358>)
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004a20 <HAL_RCC_ClockConfig+0x35c>)
 80049ec:	5cd3      	ldrb	r3, [r2, r3]
 80049ee:	f003 031f 	and.w	r3, r3, #31
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
 80049f8:	4a0a      	ldr	r2, [pc, #40]	@ (8004a24 <HAL_RCC_ClockConfig+0x360>)
 80049fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80049fc:	4a0a      	ldr	r2, [pc, #40]	@ (8004a28 <HAL_RCC_ClockConfig+0x364>)
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004a02:	4b0a      	ldr	r3, [pc, #40]	@ (8004a2c <HAL_RCC_ClockConfig+0x368>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fd fa9e 	bl	8001f48 <HAL_InitTick>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3718      	adds	r7, #24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	58024400 	.word	0x58024400
 8004a20:	0800c1a4 	.word	0x0800c1a4
 8004a24:	24000004 	.word	0x24000004
 8004a28:	24000000 	.word	0x24000000
 8004a2c:	240001e8 	.word	0x240001e8

08004a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b089      	sub	sp, #36	@ 0x24
 8004a34:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a36:	4bb3      	ldr	r3, [pc, #716]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a3e:	2b18      	cmp	r3, #24
 8004a40:	f200 8155 	bhi.w	8004cee <HAL_RCC_GetSysClockFreq+0x2be>
 8004a44:	a201      	add	r2, pc, #4	@ (adr r2, 8004a4c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4a:	bf00      	nop
 8004a4c:	08004ab1 	.word	0x08004ab1
 8004a50:	08004cef 	.word	0x08004cef
 8004a54:	08004cef 	.word	0x08004cef
 8004a58:	08004cef 	.word	0x08004cef
 8004a5c:	08004cef 	.word	0x08004cef
 8004a60:	08004cef 	.word	0x08004cef
 8004a64:	08004cef 	.word	0x08004cef
 8004a68:	08004cef 	.word	0x08004cef
 8004a6c:	08004ad7 	.word	0x08004ad7
 8004a70:	08004cef 	.word	0x08004cef
 8004a74:	08004cef 	.word	0x08004cef
 8004a78:	08004cef 	.word	0x08004cef
 8004a7c:	08004cef 	.word	0x08004cef
 8004a80:	08004cef 	.word	0x08004cef
 8004a84:	08004cef 	.word	0x08004cef
 8004a88:	08004cef 	.word	0x08004cef
 8004a8c:	08004add 	.word	0x08004add
 8004a90:	08004cef 	.word	0x08004cef
 8004a94:	08004cef 	.word	0x08004cef
 8004a98:	08004cef 	.word	0x08004cef
 8004a9c:	08004cef 	.word	0x08004cef
 8004aa0:	08004cef 	.word	0x08004cef
 8004aa4:	08004cef 	.word	0x08004cef
 8004aa8:	08004cef 	.word	0x08004cef
 8004aac:	08004ae3 	.word	0x08004ae3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ab0:	4b94      	ldr	r3, [pc, #592]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0320 	and.w	r3, r3, #32
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d009      	beq.n	8004ad0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004abc:	4b91      	ldr	r3, [pc, #580]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	08db      	lsrs	r3, r3, #3
 8004ac2:	f003 0303 	and.w	r3, r3, #3
 8004ac6:	4a90      	ldr	r2, [pc, #576]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8004acc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004ace:	e111      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004ad0:	4b8d      	ldr	r3, [pc, #564]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ad2:	61bb      	str	r3, [r7, #24]
      break;
 8004ad4:	e10e      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004ad6:	4b8d      	ldr	r3, [pc, #564]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004ad8:	61bb      	str	r3, [r7, #24]
      break;
 8004ada:	e10b      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004adc:	4b8c      	ldr	r3, [pc, #560]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004ade:	61bb      	str	r3, [r7, #24]
      break;
 8004ae0:	e108      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ae2:	4b88      	ldr	r3, [pc, #544]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae6:	f003 0303 	and.w	r3, r3, #3
 8004aea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004aec:	4b85      	ldr	r3, [pc, #532]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004af6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004af8:	4b82      	ldr	r3, [pc, #520]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004b02:	4b80      	ldr	r3, [pc, #512]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b06:	08db      	lsrs	r3, r3, #3
 8004b08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	fb02 f303 	mul.w	r3, r2, r3
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	f000 80e1 	beq.w	8004ce8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	f000 8083 	beq.w	8004c34 <HAL_RCC_GetSysClockFreq+0x204>
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	f200 80a1 	bhi.w	8004c78 <HAL_RCC_GetSysClockFreq+0x248>
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_RCC_GetSysClockFreq+0x114>
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d056      	beq.n	8004bf0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004b42:	e099      	b.n	8004c78 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b44:	4b6f      	ldr	r3, [pc, #444]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0320 	and.w	r3, r3, #32
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d02d      	beq.n	8004bac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b50:	4b6c      	ldr	r3, [pc, #432]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	08db      	lsrs	r3, r3, #3
 8004b56:	f003 0303 	and.w	r3, r3, #3
 8004b5a:	4a6b      	ldr	r2, [pc, #428]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b60:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	ee07 3a90 	vmov	s15, r3
 8004b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	ee07 3a90 	vmov	s15, r3
 8004b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b7a:	4b62      	ldr	r3, [pc, #392]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b82:	ee07 3a90 	vmov	s15, r3
 8004b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b8e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004d14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ba6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004baa:	e087      	b.n	8004cbc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	ee07 3a90 	vmov	s15, r3
 8004bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bb6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004d18 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bbe:	4b51      	ldr	r3, [pc, #324]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bce:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bd2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004d14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004bee:	e065      	b.n	8004cbc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	ee07 3a90 	vmov	s15, r3
 8004bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bfa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004d1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c02:	4b40      	ldr	r3, [pc, #256]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c0a:	ee07 3a90 	vmov	s15, r3
 8004c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c12:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c16:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004d14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c32:	e043      	b.n	8004cbc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	ee07 3a90 	vmov	s15, r3
 8004c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c3e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004d20 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c46:	4b2f      	ldr	r3, [pc, #188]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c4e:	ee07 3a90 	vmov	s15, r3
 8004c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c56:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c5a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004d14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c76:	e021      	b.n	8004cbc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	ee07 3a90 	vmov	s15, r3
 8004c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c82:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004d1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c92:	ee07 3a90 	vmov	s15, r3
 8004c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c9e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004d14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004cba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004cbc:	4b11      	ldr	r3, [pc, #68]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc0:	0a5b      	lsrs	r3, r3, #9
 8004cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	ee07 3a90 	vmov	s15, r3
 8004cd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004cd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ce0:	ee17 3a90 	vmov	r3, s15
 8004ce4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004ce6:	e005      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	61bb      	str	r3, [r7, #24]
      break;
 8004cec:	e002      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004cee:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004cf0:	61bb      	str	r3, [r7, #24]
      break;
 8004cf2:	bf00      	nop
  }

  return sysclockfreq;
 8004cf4:	69bb      	ldr	r3, [r7, #24]
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3724      	adds	r7, #36	@ 0x24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	58024400 	.word	0x58024400
 8004d08:	03d09000 	.word	0x03d09000
 8004d0c:	003d0900 	.word	0x003d0900
 8004d10:	007a1200 	.word	0x007a1200
 8004d14:	46000000 	.word	0x46000000
 8004d18:	4c742400 	.word	0x4c742400
 8004d1c:	4a742400 	.word	0x4a742400
 8004d20:	4af42400 	.word	0x4af42400

08004d24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d2a:	f7ff fe81 	bl	8004a30 <HAL_RCC_GetSysClockFreq>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	4b10      	ldr	r3, [pc, #64]	@ (8004d74 <HAL_RCC_GetHCLKFreq+0x50>)
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	0a1b      	lsrs	r3, r3, #8
 8004d36:	f003 030f 	and.w	r3, r3, #15
 8004d3a:	490f      	ldr	r1, [pc, #60]	@ (8004d78 <HAL_RCC_GetHCLKFreq+0x54>)
 8004d3c:	5ccb      	ldrb	r3, [r1, r3]
 8004d3e:	f003 031f 	and.w	r3, r3, #31
 8004d42:	fa22 f303 	lsr.w	r3, r2, r3
 8004d46:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d48:	4b0a      	ldr	r3, [pc, #40]	@ (8004d74 <HAL_RCC_GetHCLKFreq+0x50>)
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	f003 030f 	and.w	r3, r3, #15
 8004d50:	4a09      	ldr	r2, [pc, #36]	@ (8004d78 <HAL_RCC_GetHCLKFreq+0x54>)
 8004d52:	5cd3      	ldrb	r3, [r2, r3]
 8004d54:	f003 031f 	and.w	r3, r3, #31
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d5e:	4a07      	ldr	r2, [pc, #28]	@ (8004d7c <HAL_RCC_GetHCLKFreq+0x58>)
 8004d60:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d62:	4a07      	ldr	r2, [pc, #28]	@ (8004d80 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004d68:	4b04      	ldr	r3, [pc, #16]	@ (8004d7c <HAL_RCC_GetHCLKFreq+0x58>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	58024400 	.word	0x58024400
 8004d78:	0800c1a4 	.word	0x0800c1a4
 8004d7c:	24000004 	.word	0x24000004
 8004d80:	24000000 	.word	0x24000000

08004d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d88:	f7ff ffcc 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	4b06      	ldr	r3, [pc, #24]	@ (8004da8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	091b      	lsrs	r3, r3, #4
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	4904      	ldr	r1, [pc, #16]	@ (8004dac <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d9a:	5ccb      	ldrb	r3, [r1, r3]
 8004d9c:	f003 031f 	and.w	r3, r3, #31
 8004da0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	58024400 	.word	0x58024400
 8004dac:	0800c1a4 	.word	0x0800c1a4

08004db0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004db4:	f7ff ffb6 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8004db8:	4602      	mov	r2, r0
 8004dba:	4b06      	ldr	r3, [pc, #24]	@ (8004dd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	0a1b      	lsrs	r3, r3, #8
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	4904      	ldr	r1, [pc, #16]	@ (8004dd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004dc6:	5ccb      	ldrb	r3, [r1, r3]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	58024400 	.word	0x58024400
 8004dd8:	0800c1a4 	.word	0x0800c1a4

08004ddc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004de0:	b0ca      	sub	sp, #296	@ 0x128
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004de8:	2300      	movs	r3, #0
 8004dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004dee:	2300      	movs	r3, #0
 8004df0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004e00:	2500      	movs	r5, #0
 8004e02:	ea54 0305 	orrs.w	r3, r4, r5
 8004e06:	d049      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e12:	d02f      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004e14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e18:	d828      	bhi.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004e1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e1e:	d01a      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004e20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e24:	d822      	bhi.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004e2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e2e:	d007      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004e30:	e01c      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e32:	4bb8      	ldr	r3, [pc, #736]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e36:	4ab7      	ldr	r2, [pc, #732]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e3e:	e01a      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e44:	3308      	adds	r3, #8
 8004e46:	2102      	movs	r1, #2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f001 fc8f 	bl	800676c <RCCEx_PLL2_Config>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e54:	e00f      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	3328      	adds	r3, #40	@ 0x28
 8004e5c:	2102      	movs	r1, #2
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f001 fd36 	bl	80068d0 <RCCEx_PLL3_Config>
 8004e64:	4603      	mov	r3, r0
 8004e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e6a:	e004      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e72:	e000      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004e74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10a      	bne.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e7e:	4ba5      	ldr	r3, [pc, #660]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e82:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e8c:	4aa1      	ldr	r2, [pc, #644]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e8e:	430b      	orrs	r3, r1
 8004e90:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e92:	e003      	b.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004ea8:	f04f 0900 	mov.w	r9, #0
 8004eac:	ea58 0309 	orrs.w	r3, r8, r9
 8004eb0:	d047      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d82a      	bhi.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004ed9 	.word	0x08004ed9
 8004ec8:	08004ee7 	.word	0x08004ee7
 8004ecc:	08004efd 	.word	0x08004efd
 8004ed0:	08004f1b 	.word	0x08004f1b
 8004ed4:	08004f1b 	.word	0x08004f1b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ed8:	4b8e      	ldr	r3, [pc, #568]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	4a8d      	ldr	r2, [pc, #564]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ede:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ee4:	e01a      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eea:	3308      	adds	r3, #8
 8004eec:	2100      	movs	r1, #0
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f001 fc3c 	bl	800676c <RCCEx_PLL2_Config>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004efa:	e00f      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f00:	3328      	adds	r3, #40	@ 0x28
 8004f02:	2100      	movs	r1, #0
 8004f04:	4618      	mov	r0, r3
 8004f06:	f001 fce3 	bl	80068d0 <RCCEx_PLL3_Config>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f10:	e004      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f18:	e000      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10a      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f24:	4b7b      	ldr	r3, [pc, #492]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f28:	f023 0107 	bic.w	r1, r3, #7
 8004f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f32:	4a78      	ldr	r2, [pc, #480]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f34:	430b      	orrs	r3, r1
 8004f36:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f38:	e003      	b.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004f4e:	f04f 0b00 	mov.w	fp, #0
 8004f52:	ea5a 030b 	orrs.w	r3, sl, fp
 8004f56:	d04c      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f62:	d030      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004f64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f68:	d829      	bhi.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f6c:	d02d      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004f6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f70:	d825      	bhi.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f72:	2b80      	cmp	r3, #128	@ 0x80
 8004f74:	d018      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004f76:	2b80      	cmp	r3, #128	@ 0x80
 8004f78:	d821      	bhi.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004f7e:	2b40      	cmp	r3, #64	@ 0x40
 8004f80:	d007      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004f82:	e01c      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f84:	4b63      	ldr	r3, [pc, #396]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f88:	4a62      	ldr	r2, [pc, #392]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f90:	e01c      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f96:	3308      	adds	r3, #8
 8004f98:	2100      	movs	r1, #0
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 fbe6 	bl	800676c <RCCEx_PLL2_Config>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004fa6:	e011      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fac:	3328      	adds	r3, #40	@ 0x28
 8004fae:	2100      	movs	r1, #0
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f001 fc8d 	bl	80068d0 <RCCEx_PLL3_Config>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004fbc:	e006      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fc4:	e002      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004fc6:	bf00      	nop
 8004fc8:	e000      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10a      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004fd4:	4b4f      	ldr	r3, [pc, #316]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fd8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fe2:	4a4c      	ldr	r2, [pc, #304]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fe4:	430b      	orrs	r3, r1
 8004fe6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fe8:	e003      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004ffe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005002:	2300      	movs	r3, #0
 8005004:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005008:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800500c:	460b      	mov	r3, r1
 800500e:	4313      	orrs	r3, r2
 8005010:	d053      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800501a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800501e:	d035      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005020:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005024:	d82e      	bhi.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005026:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800502a:	d031      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800502c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005030:	d828      	bhi.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005036:	d01a      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800503c:	d822      	bhi.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005042:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005046:	d007      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005048:	e01c      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800504a:	4b32      	ldr	r3, [pc, #200]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800504c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800504e:	4a31      	ldr	r2, [pc, #196]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005050:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005054:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005056:	e01c      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505c:	3308      	adds	r3, #8
 800505e:	2100      	movs	r1, #0
 8005060:	4618      	mov	r0, r3
 8005062:	f001 fb83 	bl	800676c <RCCEx_PLL2_Config>
 8005066:	4603      	mov	r3, r0
 8005068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800506c:	e011      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800506e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005072:	3328      	adds	r3, #40	@ 0x28
 8005074:	2100      	movs	r1, #0
 8005076:	4618      	mov	r0, r3
 8005078:	f001 fc2a 	bl	80068d0 <RCCEx_PLL3_Config>
 800507c:	4603      	mov	r3, r0
 800507e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005082:	e006      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800508a:	e002      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800508c:	bf00      	nop
 800508e:	e000      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10b      	bne.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800509a:	4b1e      	ldr	r3, [pc, #120]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800509c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800509e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80050a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80050aa:	4a1a      	ldr	r2, [pc, #104]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050ac:	430b      	orrs	r3, r1
 80050ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80050b0:	e003      	b.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80050c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80050ca:	2300      	movs	r3, #0
 80050cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80050d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80050d4:	460b      	mov	r3, r1
 80050d6:	4313      	orrs	r3, r2
 80050d8:	d056      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80050e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050e6:	d038      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80050e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050ec:	d831      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050f2:	d034      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80050f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050f8:	d82b      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050fe:	d01d      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005100:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005104:	d825      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005106:	2b00      	cmp	r3, #0
 8005108:	d006      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800510a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800510e:	d00a      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005110:	e01f      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005112:	bf00      	nop
 8005114:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005118:	4ba2      	ldr	r3, [pc, #648]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800511a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511c:	4aa1      	ldr	r2, [pc, #644]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800511e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005124:	e01c      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512a:	3308      	adds	r3, #8
 800512c:	2100      	movs	r1, #0
 800512e:	4618      	mov	r0, r3
 8005130:	f001 fb1c 	bl	800676c <RCCEx_PLL2_Config>
 8005134:	4603      	mov	r3, r0
 8005136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800513a:	e011      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800513c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005140:	3328      	adds	r3, #40	@ 0x28
 8005142:	2100      	movs	r1, #0
 8005144:	4618      	mov	r0, r3
 8005146:	f001 fbc3 	bl	80068d0 <RCCEx_PLL3_Config>
 800514a:	4603      	mov	r3, r0
 800514c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005150:	e006      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005158:	e002      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800515a:	bf00      	nop
 800515c:	e000      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800515e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005160:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005164:	2b00      	cmp	r3, #0
 8005166:	d10b      	bne.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005168:	4b8e      	ldr	r3, [pc, #568]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800516a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800516c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005174:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005178:	4a8a      	ldr	r2, [pc, #552]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800517a:	430b      	orrs	r3, r1
 800517c:	6593      	str	r3, [r2, #88]	@ 0x58
 800517e:	e003      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005184:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005190:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005194:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005198:	2300      	movs	r3, #0
 800519a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800519e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80051a2:	460b      	mov	r3, r1
 80051a4:	4313      	orrs	r3, r2
 80051a6:	d03a      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80051a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ae:	2b30      	cmp	r3, #48	@ 0x30
 80051b0:	d01f      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80051b2:	2b30      	cmp	r3, #48	@ 0x30
 80051b4:	d819      	bhi.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80051b6:	2b20      	cmp	r3, #32
 80051b8:	d00c      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80051ba:	2b20      	cmp	r3, #32
 80051bc:	d815      	bhi.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d019      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80051c2:	2b10      	cmp	r3, #16
 80051c4:	d111      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051c6:	4b77      	ldr	r3, [pc, #476]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ca:	4a76      	ldr	r2, [pc, #472]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80051d2:	e011      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d8:	3308      	adds	r3, #8
 80051da:	2102      	movs	r1, #2
 80051dc:	4618      	mov	r0, r3
 80051de:	f001 fac5 	bl	800676c <RCCEx_PLL2_Config>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80051e8:	e006      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051f0:	e002      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80051f2:	bf00      	nop
 80051f4:	e000      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80051f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10a      	bne.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005200:	4b68      	ldr	r3, [pc, #416]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005204:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800520e:	4a65      	ldr	r2, [pc, #404]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005210:	430b      	orrs	r3, r1
 8005212:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005214:	e003      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800521a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800521e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005226:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800522a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800522e:	2300      	movs	r3, #0
 8005230:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005234:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005238:	460b      	mov	r3, r1
 800523a:	4313      	orrs	r3, r2
 800523c:	d051      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800523e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005244:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005248:	d035      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800524a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800524e:	d82e      	bhi.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005250:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005254:	d031      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005256:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800525a:	d828      	bhi.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800525c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005260:	d01a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005266:	d822      	bhi.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005268:	2b00      	cmp	r3, #0
 800526a:	d003      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800526c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005270:	d007      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005272:	e01c      	b.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005274:	4b4b      	ldr	r3, [pc, #300]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005278:	4a4a      	ldr	r2, [pc, #296]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800527a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800527e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005280:	e01c      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005286:	3308      	adds	r3, #8
 8005288:	2100      	movs	r1, #0
 800528a:	4618      	mov	r0, r3
 800528c:	f001 fa6e 	bl	800676c <RCCEx_PLL2_Config>
 8005290:	4603      	mov	r3, r0
 8005292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005296:	e011      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529c:	3328      	adds	r3, #40	@ 0x28
 800529e:	2100      	movs	r1, #0
 80052a0:	4618      	mov	r0, r3
 80052a2:	f001 fb15 	bl	80068d0 <RCCEx_PLL3_Config>
 80052a6:	4603      	mov	r3, r0
 80052a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80052ac:	e006      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052b4:	e002      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80052b6:	bf00      	nop
 80052b8:	e000      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80052ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10a      	bne.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80052c4:	4b37      	ldr	r3, [pc, #220]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80052cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052d2:	4a34      	ldr	r2, [pc, #208]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052d4:	430b      	orrs	r3, r1
 80052d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80052d8:	e003      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80052e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80052ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052f2:	2300      	movs	r3, #0
 80052f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80052f8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80052fc:	460b      	mov	r3, r1
 80052fe:	4313      	orrs	r3, r2
 8005300:	d056      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005306:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005308:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800530c:	d033      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800530e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005312:	d82c      	bhi.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005314:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005318:	d02f      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800531a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800531e:	d826      	bhi.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005320:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005324:	d02b      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005326:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800532a:	d820      	bhi.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800532c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005330:	d012      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005332:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005336:	d81a      	bhi.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005338:	2b00      	cmp	r3, #0
 800533a:	d022      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800533c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005340:	d115      	bne.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005346:	3308      	adds	r3, #8
 8005348:	2101      	movs	r1, #1
 800534a:	4618      	mov	r0, r3
 800534c:	f001 fa0e 	bl	800676c <RCCEx_PLL2_Config>
 8005350:	4603      	mov	r3, r0
 8005352:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005356:	e015      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535c:	3328      	adds	r3, #40	@ 0x28
 800535e:	2101      	movs	r1, #1
 8005360:	4618      	mov	r0, r3
 8005362:	f001 fab5 	bl	80068d0 <RCCEx_PLL3_Config>
 8005366:	4603      	mov	r3, r0
 8005368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800536c:	e00a      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005374:	e006      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005376:	bf00      	nop
 8005378:	e004      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800537a:	bf00      	nop
 800537c:	e002      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800537e:	bf00      	nop
 8005380:	e000      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005382:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10d      	bne.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800538c:	4b05      	ldr	r3, [pc, #20]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800538e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005390:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005398:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800539a:	4a02      	ldr	r2, [pc, #8]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800539c:	430b      	orrs	r3, r1
 800539e:	6513      	str	r3, [r2, #80]	@ 0x50
 80053a0:	e006      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80053a2:	bf00      	nop
 80053a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80053b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80053bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80053c0:	2300      	movs	r3, #0
 80053c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80053c6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80053ca:	460b      	mov	r3, r1
 80053cc:	4313      	orrs	r3, r2
 80053ce:	d055      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80053d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053dc:	d033      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80053de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053e2:	d82c      	bhi.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e8:	d02f      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80053ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ee:	d826      	bhi.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053f4:	d02b      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80053f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053fa:	d820      	bhi.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80053fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005400:	d012      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005402:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005406:	d81a      	bhi.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d022      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800540c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005410:	d115      	bne.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005416:	3308      	adds	r3, #8
 8005418:	2101      	movs	r1, #1
 800541a:	4618      	mov	r0, r3
 800541c:	f001 f9a6 	bl	800676c <RCCEx_PLL2_Config>
 8005420:	4603      	mov	r3, r0
 8005422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005426:	e015      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542c:	3328      	adds	r3, #40	@ 0x28
 800542e:	2101      	movs	r1, #1
 8005430:	4618      	mov	r0, r3
 8005432:	f001 fa4d 	bl	80068d0 <RCCEx_PLL3_Config>
 8005436:	4603      	mov	r3, r0
 8005438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800543c:	e00a      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005444:	e006      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005446:	bf00      	nop
 8005448:	e004      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800544a:	bf00      	nop
 800544c:	e002      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800544e:	bf00      	nop
 8005450:	e000      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005452:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800545c:	4ba3      	ldr	r3, [pc, #652]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800545e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005460:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005468:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800546c:	4a9f      	ldr	r2, [pc, #636]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800546e:	430b      	orrs	r3, r1
 8005470:	6593      	str	r3, [r2, #88]	@ 0x58
 8005472:	e003      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005474:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005478:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005488:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800548c:	2300      	movs	r3, #0
 800548e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005492:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005496:	460b      	mov	r3, r1
 8005498:	4313      	orrs	r3, r2
 800549a:	d037      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054a6:	d00e      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80054a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054ac:	d816      	bhi.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d018      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80054b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054b6:	d111      	bne.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054b8:	4b8c      	ldr	r3, [pc, #560]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054bc:	4a8b      	ldr	r2, [pc, #556]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80054c4:	e00f      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ca:	3308      	adds	r3, #8
 80054cc:	2101      	movs	r1, #1
 80054ce:	4618      	mov	r0, r3
 80054d0:	f001 f94c 	bl	800676c <RCCEx_PLL2_Config>
 80054d4:	4603      	mov	r3, r0
 80054d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80054da:	e004      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054e2:	e000      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80054e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10a      	bne.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054ee:	4b7f      	ldr	r3, [pc, #508]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054fc:	4a7b      	ldr	r2, [pc, #492]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054fe:	430b      	orrs	r3, r1
 8005500:	6513      	str	r3, [r2, #80]	@ 0x50
 8005502:	e003      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005504:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005508:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800550c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005514:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800551c:	2300      	movs	r3, #0
 800551e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005522:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005526:	460b      	mov	r3, r1
 8005528:	4313      	orrs	r3, r2
 800552a:	d039      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800552c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005532:	2b03      	cmp	r3, #3
 8005534:	d81c      	bhi.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005536:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553c:	08005579 	.word	0x08005579
 8005540:	0800554d 	.word	0x0800554d
 8005544:	0800555b 	.word	0x0800555b
 8005548:	08005579 	.word	0x08005579
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800554c:	4b67      	ldr	r3, [pc, #412]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800554e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005550:	4a66      	ldr	r2, [pc, #408]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005552:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005556:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005558:	e00f      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800555a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555e:	3308      	adds	r3, #8
 8005560:	2102      	movs	r1, #2
 8005562:	4618      	mov	r0, r3
 8005564:	f001 f902 	bl	800676c <RCCEx_PLL2_Config>
 8005568:	4603      	mov	r3, r0
 800556a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800556e:	e004      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005576:	e000      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005578:	bf00      	nop
    }

    if (ret == HAL_OK)
 800557a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10a      	bne.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005582:	4b5a      	ldr	r3, [pc, #360]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005586:	f023 0103 	bic.w	r1, r3, #3
 800558a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005590:	4a56      	ldr	r2, [pc, #344]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005592:	430b      	orrs	r3, r1
 8005594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005596:	e003      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800559c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80055ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055b0:	2300      	movs	r3, #0
 80055b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80055b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80055ba:	460b      	mov	r3, r1
 80055bc:	4313      	orrs	r3, r2
 80055be:	f000 809f 	beq.w	8005700 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055c2:	4b4b      	ldr	r3, [pc, #300]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a4a      	ldr	r2, [pc, #296]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80055c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055ce:	f7fc fd05 	bl	8001fdc <HAL_GetTick>
 80055d2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055d6:	e00b      	b.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d8:	f7fc fd00 	bl	8001fdc <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b64      	cmp	r3, #100	@ 0x64
 80055e6:	d903      	bls.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055ee:	e005      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055f0:	4b3f      	ldr	r3, [pc, #252]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0ed      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80055fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005600:	2b00      	cmp	r3, #0
 8005602:	d179      	bne.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005604:	4b39      	ldr	r3, [pc, #228]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005606:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800560c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005610:	4053      	eors	r3, r2
 8005612:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005616:	2b00      	cmp	r3, #0
 8005618:	d015      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800561a:	4b34      	ldr	r3, [pc, #208]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800561c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005622:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005626:	4b31      	ldr	r3, [pc, #196]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800562a:	4a30      	ldr	r2, [pc, #192]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800562c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005630:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005632:	4b2e      	ldr	r3, [pc, #184]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005636:	4a2d      	ldr	r2, [pc, #180]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005638:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800563c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800563e:	4a2b      	ldr	r2, [pc, #172]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005640:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005644:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800564e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005652:	d118      	bne.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005654:	f7fc fcc2 	bl	8001fdc <HAL_GetTick>
 8005658:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800565c:	e00d      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800565e:	f7fc fcbd 	bl	8001fdc <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005668:	1ad2      	subs	r2, r2, r3
 800566a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800566e:	429a      	cmp	r2, r3
 8005670:	d903      	bls.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005678:	e005      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800567a:	4b1c      	ldr	r3, [pc, #112]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800567c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0eb      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800568a:	2b00      	cmp	r3, #0
 800568c:	d129      	bne.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800568e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005692:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005696:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800569a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800569e:	d10e      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80056a0:	4b12      	ldr	r3, [pc, #72]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80056a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056b0:	091a      	lsrs	r2, r3, #4
 80056b2:	4b10      	ldr	r3, [pc, #64]	@ (80056f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	4a0d      	ldr	r2, [pc, #52]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056b8:	430b      	orrs	r3, r1
 80056ba:	6113      	str	r3, [r2, #16]
 80056bc:	e005      	b.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80056be:	4b0b      	ldr	r3, [pc, #44]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	4a0a      	ldr	r2, [pc, #40]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80056c8:	6113      	str	r3, [r2, #16]
 80056ca:	4b08      	ldr	r3, [pc, #32]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80056ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056da:	4a04      	ldr	r2, [pc, #16]	@ (80056ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056dc:	430b      	orrs	r3, r1
 80056de:	6713      	str	r3, [r2, #112]	@ 0x70
 80056e0:	e00e      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80056ea:	e009      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80056ec:	58024400 	.word	0x58024400
 80056f0:	58024800 	.word	0x58024800
 80056f4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005708:	f002 0301 	and.w	r3, r2, #1
 800570c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005710:	2300      	movs	r3, #0
 8005712:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005716:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800571a:	460b      	mov	r3, r1
 800571c:	4313      	orrs	r3, r2
 800571e:	f000 8089 	beq.w	8005834 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005726:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005728:	2b28      	cmp	r3, #40	@ 0x28
 800572a:	d86b      	bhi.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800572c:	a201      	add	r2, pc, #4	@ (adr r2, 8005734 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800572e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005732:	bf00      	nop
 8005734:	0800580d 	.word	0x0800580d
 8005738:	08005805 	.word	0x08005805
 800573c:	08005805 	.word	0x08005805
 8005740:	08005805 	.word	0x08005805
 8005744:	08005805 	.word	0x08005805
 8005748:	08005805 	.word	0x08005805
 800574c:	08005805 	.word	0x08005805
 8005750:	08005805 	.word	0x08005805
 8005754:	080057d9 	.word	0x080057d9
 8005758:	08005805 	.word	0x08005805
 800575c:	08005805 	.word	0x08005805
 8005760:	08005805 	.word	0x08005805
 8005764:	08005805 	.word	0x08005805
 8005768:	08005805 	.word	0x08005805
 800576c:	08005805 	.word	0x08005805
 8005770:	08005805 	.word	0x08005805
 8005774:	080057ef 	.word	0x080057ef
 8005778:	08005805 	.word	0x08005805
 800577c:	08005805 	.word	0x08005805
 8005780:	08005805 	.word	0x08005805
 8005784:	08005805 	.word	0x08005805
 8005788:	08005805 	.word	0x08005805
 800578c:	08005805 	.word	0x08005805
 8005790:	08005805 	.word	0x08005805
 8005794:	0800580d 	.word	0x0800580d
 8005798:	08005805 	.word	0x08005805
 800579c:	08005805 	.word	0x08005805
 80057a0:	08005805 	.word	0x08005805
 80057a4:	08005805 	.word	0x08005805
 80057a8:	08005805 	.word	0x08005805
 80057ac:	08005805 	.word	0x08005805
 80057b0:	08005805 	.word	0x08005805
 80057b4:	0800580d 	.word	0x0800580d
 80057b8:	08005805 	.word	0x08005805
 80057bc:	08005805 	.word	0x08005805
 80057c0:	08005805 	.word	0x08005805
 80057c4:	08005805 	.word	0x08005805
 80057c8:	08005805 	.word	0x08005805
 80057cc:	08005805 	.word	0x08005805
 80057d0:	08005805 	.word	0x08005805
 80057d4:	0800580d 	.word	0x0800580d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057dc:	3308      	adds	r3, #8
 80057de:	2101      	movs	r1, #1
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 ffc3 	bl	800676c <RCCEx_PLL2_Config>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80057ec:	e00f      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f2:	3328      	adds	r3, #40	@ 0x28
 80057f4:	2101      	movs	r1, #1
 80057f6:	4618      	mov	r0, r3
 80057f8:	f001 f86a 	bl	80068d0 <RCCEx_PLL3_Config>
 80057fc:	4603      	mov	r3, r0
 80057fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005802:	e004      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800580a:	e000      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800580c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800580e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10a      	bne.n	800582c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005816:	4bbf      	ldr	r3, [pc, #764]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800581a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800581e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005822:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005824:	4abb      	ldr	r2, [pc, #748]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005826:	430b      	orrs	r3, r1
 8005828:	6553      	str	r3, [r2, #84]	@ 0x54
 800582a:	e003      	b.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800582c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005830:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583c:	f002 0302 	and.w	r3, r2, #2
 8005840:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005844:	2300      	movs	r3, #0
 8005846:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800584a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800584e:	460b      	mov	r3, r1
 8005850:	4313      	orrs	r3, r2
 8005852:	d041      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005858:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800585a:	2b05      	cmp	r3, #5
 800585c:	d824      	bhi.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800585e:	a201      	add	r2, pc, #4	@ (adr r2, 8005864 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005864:	080058b1 	.word	0x080058b1
 8005868:	0800587d 	.word	0x0800587d
 800586c:	08005893 	.word	0x08005893
 8005870:	080058b1 	.word	0x080058b1
 8005874:	080058b1 	.word	0x080058b1
 8005878:	080058b1 	.word	0x080058b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800587c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005880:	3308      	adds	r3, #8
 8005882:	2101      	movs	r1, #1
 8005884:	4618      	mov	r0, r3
 8005886:	f000 ff71 	bl	800676c <RCCEx_PLL2_Config>
 800588a:	4603      	mov	r3, r0
 800588c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005890:	e00f      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005896:	3328      	adds	r3, #40	@ 0x28
 8005898:	2101      	movs	r1, #1
 800589a:	4618      	mov	r0, r3
 800589c:	f001 f818 	bl	80068d0 <RCCEx_PLL3_Config>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80058a6:	e004      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058ae:	e000      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80058b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10a      	bne.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80058ba:	4b96      	ldr	r3, [pc, #600]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058be:	f023 0107 	bic.w	r1, r3, #7
 80058c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058c8:	4a92      	ldr	r2, [pc, #584]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058ca:	430b      	orrs	r3, r1
 80058cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80058ce:	e003      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e0:	f002 0304 	and.w	r3, r2, #4
 80058e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058e8:	2300      	movs	r3, #0
 80058ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80058f2:	460b      	mov	r3, r1
 80058f4:	4313      	orrs	r3, r2
 80058f6:	d044      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80058f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005900:	2b05      	cmp	r3, #5
 8005902:	d825      	bhi.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005904:	a201      	add	r2, pc, #4	@ (adr r2, 800590c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590a:	bf00      	nop
 800590c:	08005959 	.word	0x08005959
 8005910:	08005925 	.word	0x08005925
 8005914:	0800593b 	.word	0x0800593b
 8005918:	08005959 	.word	0x08005959
 800591c:	08005959 	.word	0x08005959
 8005920:	08005959 	.word	0x08005959
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005928:	3308      	adds	r3, #8
 800592a:	2101      	movs	r1, #1
 800592c:	4618      	mov	r0, r3
 800592e:	f000 ff1d 	bl	800676c <RCCEx_PLL2_Config>
 8005932:	4603      	mov	r3, r0
 8005934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005938:	e00f      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800593a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593e:	3328      	adds	r3, #40	@ 0x28
 8005940:	2101      	movs	r1, #1
 8005942:	4618      	mov	r0, r3
 8005944:	f000 ffc4 	bl	80068d0 <RCCEx_PLL3_Config>
 8005948:	4603      	mov	r3, r0
 800594a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800594e:	e004      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005956:	e000      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800595a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10b      	bne.n	800597a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005962:	4b6c      	ldr	r3, [pc, #432]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005966:	f023 0107 	bic.w	r1, r3, #7
 800596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005972:	4a68      	ldr	r2, [pc, #416]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005974:	430b      	orrs	r3, r1
 8005976:	6593      	str	r3, [r2, #88]	@ 0x58
 8005978:	e003      	b.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800597e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598a:	f002 0320 	and.w	r3, r2, #32
 800598e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005992:	2300      	movs	r3, #0
 8005994:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005998:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800599c:	460b      	mov	r3, r1
 800599e:	4313      	orrs	r3, r2
 80059a0:	d055      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80059a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059ae:	d033      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80059b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059b4:	d82c      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ba:	d02f      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80059bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c0:	d826      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80059c6:	d02b      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80059c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80059cc:	d820      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059d2:	d012      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80059d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059d8:	d81a      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d022      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80059de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059e2:	d115      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e8:	3308      	adds	r3, #8
 80059ea:	2100      	movs	r1, #0
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 febd 	bl	800676c <RCCEx_PLL2_Config>
 80059f2:	4603      	mov	r3, r0
 80059f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80059f8:	e015      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	3328      	adds	r3, #40	@ 0x28
 8005a00:	2102      	movs	r1, #2
 8005a02:	4618      	mov	r0, r3
 8005a04:	f000 ff64 	bl	80068d0 <RCCEx_PLL3_Config>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005a0e:	e00a      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a16:	e006      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a18:	bf00      	nop
 8005a1a:	e004      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a1c:	bf00      	nop
 8005a1e:	e002      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a20:	bf00      	nop
 8005a22:	e000      	b.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10b      	bne.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a2e:	4b39      	ldr	r3, [pc, #228]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a32:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a3e:	4a35      	ldr	r2, [pc, #212]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a40:	430b      	orrs	r3, r1
 8005a42:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a44:	e003      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a56:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a5e:	2300      	movs	r3, #0
 8005a60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005a64:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	d058      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a76:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a7a:	d033      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005a7c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a80:	d82c      	bhi.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a86:	d02f      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a8c:	d826      	bhi.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a92:	d02b      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005a94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a98:	d820      	bhi.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a9e:	d012      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005aa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aa4:	d81a      	bhi.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d022      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aae:	d115      	bne.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab4:	3308      	adds	r3, #8
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f000 fe57 	bl	800676c <RCCEx_PLL2_Config>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005ac4:	e015      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aca:	3328      	adds	r3, #40	@ 0x28
 8005acc:	2102      	movs	r1, #2
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 fefe 	bl	80068d0 <RCCEx_PLL3_Config>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005ada:	e00a      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ae2:	e006      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005ae4:	bf00      	nop
 8005ae6:	e004      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005ae8:	bf00      	nop
 8005aea:	e002      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005aec:	bf00      	nop
 8005aee:	e000      	b.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005af0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10e      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005afa:	4b06      	ldr	r3, [pc, #24]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b0a:	4a02      	ldr	r2, [pc, #8]	@ (8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b0c:	430b      	orrs	r3, r1
 8005b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b10:	e006      	b.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005b12:	bf00      	nop
 8005b14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b28:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005b2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b30:	2300      	movs	r3, #0
 8005b32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b36:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	d055      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b48:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005b4c:	d033      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005b4e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005b52:	d82c      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b58:	d02f      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005b5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b5e:	d826      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b60:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b64:	d02b      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005b66:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b6a:	d820      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b70:	d012      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005b72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b76:	d81a      	bhi.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d022      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005b7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b80:	d115      	bne.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b86:	3308      	adds	r3, #8
 8005b88:	2100      	movs	r1, #0
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f000 fdee 	bl	800676c <RCCEx_PLL2_Config>
 8005b90:	4603      	mov	r3, r0
 8005b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b96:	e015      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9c:	3328      	adds	r3, #40	@ 0x28
 8005b9e:	2102      	movs	r1, #2
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 fe95 	bl	80068d0 <RCCEx_PLL3_Config>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005bac:	e00a      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bb4:	e006      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bb6:	bf00      	nop
 8005bb8:	e004      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bba:	bf00      	nop
 8005bbc:	e002      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bbe:	bf00      	nop
 8005bc0:	e000      	b.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10b      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005bcc:	4ba1      	ldr	r3, [pc, #644]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005bdc:	4a9d      	ldr	r2, [pc, #628]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bde:	430b      	orrs	r3, r1
 8005be0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005be2:	e003      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005be8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf4:	f002 0308 	and.w	r3, r2, #8
 8005bf8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c02:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005c06:	460b      	mov	r3, r1
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	d01e      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c18:	d10c      	bne.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c1e:	3328      	adds	r3, #40	@ 0x28
 8005c20:	2102      	movs	r1, #2
 8005c22:	4618      	mov	r0, r3
 8005c24:	f000 fe54 	bl	80068d0 <RCCEx_PLL3_Config>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d002      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005c34:	4b87      	ldr	r3, [pc, #540]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c38:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c44:	4a83      	ldr	r2, [pc, #524]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c46:	430b      	orrs	r3, r1
 8005c48:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c52:	f002 0310 	and.w	r3, r2, #16
 8005c56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c60:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005c64:	460b      	mov	r3, r1
 8005c66:	4313      	orrs	r3, r2
 8005c68:	d01e      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c76:	d10c      	bne.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7c:	3328      	adds	r3, #40	@ 0x28
 8005c7e:	2102      	movs	r1, #2
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 fe25 	bl	80068d0 <RCCEx_PLL3_Config>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d002      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c92:	4b70      	ldr	r3, [pc, #448]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ca2:	4a6c      	ldr	r2, [pc, #432]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ca4:	430b      	orrs	r3, r1
 8005ca6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005cb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005cbe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005cc2:	460b      	mov	r3, r1
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	d03e      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ccc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005cd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cd4:	d022      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005cd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cda:	d81b      	bhi.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ce4:	d00b      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005ce6:	e015      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cec:	3308      	adds	r3, #8
 8005cee:	2100      	movs	r1, #0
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 fd3b 	bl	800676c <RCCEx_PLL2_Config>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005cfc:	e00f      	b.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	3328      	adds	r3, #40	@ 0x28
 8005d04:	2102      	movs	r1, #2
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 fde2 	bl	80068d0 <RCCEx_PLL3_Config>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005d12:	e004      	b.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d1a:	e000      	b.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005d1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10b      	bne.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d26:	4b4b      	ldr	r3, [pc, #300]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d2a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d36:	4a47      	ldr	r2, [pc, #284]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d38:	430b      	orrs	r3, r1
 8005d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d3c:	e003      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005d52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d54:	2300      	movs	r3, #0
 8005d56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d58:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	d03b      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d6e:	d01f      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005d70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d74:	d818      	bhi.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005d76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d7a:	d003      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005d7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d80:	d007      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005d82:	e011      	b.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d84:	4b33      	ldr	r3, [pc, #204]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d88:	4a32      	ldr	r2, [pc, #200]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d90:	e00f      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d96:	3328      	adds	r3, #40	@ 0x28
 8005d98:	2101      	movs	r1, #1
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 fd98 	bl	80068d0 <RCCEx_PLL3_Config>
 8005da0:	4603      	mov	r3, r0
 8005da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005da6:	e004      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dae:	e000      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005db0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005db2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dba:	4b26      	ldr	r3, [pc, #152]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dbe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dca:	4a22      	ldr	r2, [pc, #136]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dcc:	430b      	orrs	r3, r1
 8005dce:	6553      	str	r3, [r2, #84]	@ 0x54
 8005dd0:	e003      	b.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005de6:	673b      	str	r3, [r7, #112]	@ 0x70
 8005de8:	2300      	movs	r3, #0
 8005dea:	677b      	str	r3, [r7, #116]	@ 0x74
 8005dec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005df0:	460b      	mov	r3, r1
 8005df2:	4313      	orrs	r3, r2
 8005df4:	d034      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d003      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e04:	d007      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005e06:	e011      	b.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e08:	4b12      	ldr	r3, [pc, #72]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0c:	4a11      	ldr	r2, [pc, #68]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005e14:	e00e      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1a:	3308      	adds	r3, #8
 8005e1c:	2102      	movs	r1, #2
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 fca4 	bl	800676c <RCCEx_PLL2_Config>
 8005e24:	4603      	mov	r3, r0
 8005e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005e2a:	e003      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10d      	bne.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005e3c:	4b05      	ldr	r3, [pc, #20]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e40:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e4a:	4a02      	ldr	r2, [pc, #8]	@ (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e4c:	430b      	orrs	r3, r1
 8005e4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e50:	e006      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005e52:	bf00      	nop
 8005e54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e68:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005e6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e6e:	2300      	movs	r3, #0
 8005e70:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e72:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005e76:	460b      	mov	r3, r1
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	d00c      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e80:	3328      	adds	r3, #40	@ 0x28
 8005e82:	2102      	movs	r1, #2
 8005e84:	4618      	mov	r0, r3
 8005e86:	f000 fd23 	bl	80068d0 <RCCEx_PLL3_Config>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005ea2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ea8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005eac:	460b      	mov	r3, r1
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	d038      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ebe:	d018      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005ec0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ec4:	d811      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ec6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eca:	d014      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed0:	d80b      	bhi.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d011      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eda:	d106      	bne.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005edc:	4bc3      	ldr	r3, [pc, #780]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee0:	4ac2      	ldr	r2, [pc, #776]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005ee8:	e008      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ef0:	e004      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005ef2:	bf00      	nop
 8005ef4:	e002      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005ef6:	bf00      	nop
 8005ef8:	e000      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005efa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005efc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d10b      	bne.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f04:	4bb9      	ldr	r3, [pc, #740]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f08:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f14:	4ab5      	ldr	r2, [pc, #724]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f16:	430b      	orrs	r3, r1
 8005f18:	6553      	str	r3, [r2, #84]	@ 0x54
 8005f1a:	e003      	b.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005f30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f32:	2300      	movs	r3, #0
 8005f34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f36:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	d009      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005f40:	4baa      	ldr	r3, [pc, #680]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f44:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f4e:	4aa7      	ldr	r2, [pc, #668]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f50:	430b      	orrs	r3, r1
 8005f52:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005f60:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f62:	2300      	movs	r3, #0
 8005f64:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f66:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	d00a      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005f70:	4b9e      	ldr	r3, [pc, #632]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f80:	4a9a      	ldr	r2, [pc, #616]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f82:	430b      	orrs	r3, r1
 8005f84:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f94:	2300      	movs	r3, #0
 8005f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f98:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	d009      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005fa2:	4b92      	ldr	r3, [pc, #584]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fa6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fb0:	4a8e      	ldr	r2, [pc, #568]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fb2:	430b      	orrs	r3, r1
 8005fb4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fbe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005fc2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fc8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	d00e      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005fd2:	4b86      	ldr	r3, [pc, #536]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	4a85      	ldr	r2, [pc, #532]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fd8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005fdc:	6113      	str	r3, [r2, #16]
 8005fde:	4b83      	ldr	r3, [pc, #524]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fe0:	6919      	ldr	r1, [r3, #16]
 8005fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fea:	4a80      	ldr	r2, [pc, #512]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fec:	430b      	orrs	r3, r1
 8005fee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005ffc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ffe:	2300      	movs	r3, #0
 8006000:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006002:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006006:	460b      	mov	r3, r1
 8006008:	4313      	orrs	r3, r2
 800600a:	d009      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800600c:	4b77      	ldr	r3, [pc, #476]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800600e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006010:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800601a:	4a74      	ldr	r2, [pc, #464]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800601c:	430b      	orrs	r3, r1
 800601e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006028:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800602c:	633b      	str	r3, [r7, #48]	@ 0x30
 800602e:	2300      	movs	r3, #0
 8006030:	637b      	str	r3, [r7, #52]	@ 0x34
 8006032:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006036:	460b      	mov	r3, r1
 8006038:	4313      	orrs	r3, r2
 800603a:	d00a      	beq.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800603c:	4b6b      	ldr	r3, [pc, #428]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800603e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006040:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006048:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800604c:	4a67      	ldr	r2, [pc, #412]	@ (80061ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800604e:	430b      	orrs	r3, r1
 8006050:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605a:	2100      	movs	r1, #0
 800605c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006064:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006068:	460b      	mov	r3, r1
 800606a:	4313      	orrs	r3, r2
 800606c:	d011      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800606e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006072:	3308      	adds	r3, #8
 8006074:	2100      	movs	r1, #0
 8006076:	4618      	mov	r0, r3
 8006078:	f000 fb78 	bl	800676c <RCCEx_PLL2_Config>
 800607c:	4603      	mov	r3, r0
 800607e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006082:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800608a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800608e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609a:	2100      	movs	r1, #0
 800609c:	6239      	str	r1, [r7, #32]
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80060a8:	460b      	mov	r3, r1
 80060aa:	4313      	orrs	r3, r2
 80060ac:	d011      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80060ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b2:	3308      	adds	r3, #8
 80060b4:	2101      	movs	r1, #1
 80060b6:	4618      	mov	r0, r3
 80060b8:	f000 fb58 	bl	800676c <RCCEx_PLL2_Config>
 80060bc:	4603      	mov	r3, r0
 80060be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80060c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d003      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80060d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060da:	2100      	movs	r1, #0
 80060dc:	61b9      	str	r1, [r7, #24]
 80060de:	f003 0304 	and.w	r3, r3, #4
 80060e2:	61fb      	str	r3, [r7, #28]
 80060e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80060e8:	460b      	mov	r3, r1
 80060ea:	4313      	orrs	r3, r2
 80060ec:	d011      	beq.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80060ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f2:	3308      	adds	r3, #8
 80060f4:	2102      	movs	r1, #2
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 fb38 	bl	800676c <RCCEx_PLL2_Config>
 80060fc:	4603      	mov	r3, r0
 80060fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800610e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611a:	2100      	movs	r1, #0
 800611c:	6139      	str	r1, [r7, #16]
 800611e:	f003 0308 	and.w	r3, r3, #8
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006128:	460b      	mov	r3, r1
 800612a:	4313      	orrs	r3, r2
 800612c:	d011      	beq.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800612e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006132:	3328      	adds	r3, #40	@ 0x28
 8006134:	2100      	movs	r1, #0
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fbca 	bl	80068d0 <RCCEx_PLL3_Config>
 800613c:	4603      	mov	r3, r0
 800613e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800614e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	2100      	movs	r1, #0
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	f003 0310 	and.w	r3, r3, #16
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006168:	460b      	mov	r3, r1
 800616a:	4313      	orrs	r3, r2
 800616c:	d011      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800616e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006172:	3328      	adds	r3, #40	@ 0x28
 8006174:	2101      	movs	r1, #1
 8006176:	4618      	mov	r0, r3
 8006178:	f000 fbaa 	bl	80068d0 <RCCEx_PLL3_Config>
 800617c:	4603      	mov	r3, r0
 800617e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006186:	2b00      	cmp	r3, #0
 8006188:	d003      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800618e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619a:	2100      	movs	r1, #0
 800619c:	6039      	str	r1, [r7, #0]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	607b      	str	r3, [r7, #4]
 80061a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80061a8:	460b      	mov	r3, r1
 80061aa:	4313      	orrs	r3, r2
 80061ac:	d011      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80061ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061b2:	3328      	adds	r3, #40	@ 0x28
 80061b4:	2102      	movs	r1, #2
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fb8a 	bl	80068d0 <RCCEx_PLL3_Config>
 80061bc:	4603      	mov	r3, r0
 80061be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80061d2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80061da:	2300      	movs	r3, #0
 80061dc:	e000      	b.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80061e6:	46bd      	mov	sp, r7
 80061e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061ec:	58024400 	.word	0x58024400

080061f0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80061f4:	f7fe fd96 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 80061f8:	4602      	mov	r2, r0
 80061fa:	4b06      	ldr	r3, [pc, #24]	@ (8006214 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	091b      	lsrs	r3, r3, #4
 8006200:	f003 0307 	and.w	r3, r3, #7
 8006204:	4904      	ldr	r1, [pc, #16]	@ (8006218 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006206:	5ccb      	ldrb	r3, [r1, r3]
 8006208:	f003 031f 	and.w	r3, r3, #31
 800620c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006210:	4618      	mov	r0, r3
 8006212:	bd80      	pop	{r7, pc}
 8006214:	58024400 	.word	0x58024400
 8006218:	0800c1a4 	.word	0x0800c1a4

0800621c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800621c:	b480      	push	{r7}
 800621e:	b089      	sub	sp, #36	@ 0x24
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006224:	4ba1      	ldr	r3, [pc, #644]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006228:	f003 0303 	and.w	r3, r3, #3
 800622c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800622e:	4b9f      	ldr	r3, [pc, #636]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006232:	0b1b      	lsrs	r3, r3, #12
 8006234:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006238:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800623a:	4b9c      	ldr	r3, [pc, #624]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800623c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623e:	091b      	lsrs	r3, r3, #4
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006246:	4b99      	ldr	r3, [pc, #612]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800624a:	08db      	lsrs	r3, r3, #3
 800624c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	fb02 f303 	mul.w	r3, r2, r3
 8006256:	ee07 3a90 	vmov	s15, r3
 800625a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 8111 	beq.w	800648c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	2b02      	cmp	r3, #2
 800626e:	f000 8083 	beq.w	8006378 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	2b02      	cmp	r3, #2
 8006276:	f200 80a1 	bhi.w	80063bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d003      	beq.n	8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d056      	beq.n	8006334 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006286:	e099      	b.n	80063bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006288:	4b88      	ldr	r3, [pc, #544]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0320 	and.w	r3, r3, #32
 8006290:	2b00      	cmp	r3, #0
 8006292:	d02d      	beq.n	80062f0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006294:	4b85      	ldr	r3, [pc, #532]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	08db      	lsrs	r3, r3, #3
 800629a:	f003 0303 	and.w	r3, r3, #3
 800629e:	4a84      	ldr	r2, [pc, #528]	@ (80064b0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80062a0:	fa22 f303 	lsr.w	r3, r2, r3
 80062a4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	ee07 3a90 	vmov	s15, r3
 80062ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	ee07 3a90 	vmov	s15, r3
 80062b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062be:	4b7b      	ldr	r3, [pc, #492]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c6:	ee07 3a90 	vmov	s15, r3
 80062ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80062d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80064b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80062ee:	e087      	b.n	8006400 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	ee07 3a90 	vmov	s15, r3
 80062f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80064b8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80062fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006302:	4b6a      	ldr	r3, [pc, #424]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800630a:	ee07 3a90 	vmov	s15, r3
 800630e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006312:	ed97 6a03 	vldr	s12, [r7, #12]
 8006316:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80064b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800631a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800631e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006322:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800632a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800632e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006332:	e065      	b.n	8006400 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	ee07 3a90 	vmov	s15, r3
 800633a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800633e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80064bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006346:	4b59      	ldr	r3, [pc, #356]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800634e:	ee07 3a90 	vmov	s15, r3
 8006352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006356:	ed97 6a03 	vldr	s12, [r7, #12]
 800635a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80064b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800635e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006366:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800636a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800636e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006372:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006376:	e043      	b.n	8006400 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	ee07 3a90 	vmov	s15, r3
 800637e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006382:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80064c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800638a:	4b48      	ldr	r3, [pc, #288]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800638c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006392:	ee07 3a90 	vmov	s15, r3
 8006396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800639a:	ed97 6a03 	vldr	s12, [r7, #12]
 800639e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80064b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80063a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063ba:	e021      	b.n	8006400 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80064bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80063ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ce:	4b37      	ldr	r3, [pc, #220]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063de:	ed97 6a03 	vldr	s12, [r7, #12]
 80063e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80064b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80063e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063fe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006400:	4b2a      	ldr	r3, [pc, #168]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006404:	0a5b      	lsrs	r3, r3, #9
 8006406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800640a:	ee07 3a90 	vmov	s15, r3
 800640e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006412:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006416:	ee37 7a87 	vadd.f32	s14, s15, s14
 800641a:	edd7 6a07 	vldr	s13, [r7, #28]
 800641e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006426:	ee17 2a90 	vmov	r2, s15
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800642e:	4b1f      	ldr	r3, [pc, #124]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006432:	0c1b      	lsrs	r3, r3, #16
 8006434:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006438:	ee07 3a90 	vmov	s15, r3
 800643c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006440:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006444:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006448:	edd7 6a07 	vldr	s13, [r7, #28]
 800644c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006450:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006454:	ee17 2a90 	vmov	r2, s15
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800645c:	4b13      	ldr	r3, [pc, #76]	@ (80064ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800645e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006460:	0e1b      	lsrs	r3, r3, #24
 8006462:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006466:	ee07 3a90 	vmov	s15, r3
 800646a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006472:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006476:	edd7 6a07 	vldr	s13, [r7, #28]
 800647a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800647e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006482:	ee17 2a90 	vmov	r2, s15
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800648a:	e008      	b.n	800649e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	609a      	str	r2, [r3, #8]
}
 800649e:	bf00      	nop
 80064a0:	3724      	adds	r7, #36	@ 0x24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	58024400 	.word	0x58024400
 80064b0:	03d09000 	.word	0x03d09000
 80064b4:	46000000 	.word	0x46000000
 80064b8:	4c742400 	.word	0x4c742400
 80064bc:	4a742400 	.word	0x4a742400
 80064c0:	4af42400 	.word	0x4af42400

080064c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b089      	sub	sp, #36	@ 0x24
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80064cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d0:	f003 0303 	and.w	r3, r3, #3
 80064d4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80064d6:	4b9f      	ldr	r3, [pc, #636]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064da:	0d1b      	lsrs	r3, r3, #20
 80064dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064e0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80064e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e6:	0a1b      	lsrs	r3, r3, #8
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80064ee:	4b99      	ldr	r3, [pc, #612]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f2:	08db      	lsrs	r3, r3, #3
 80064f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	fb02 f303 	mul.w	r3, r2, r3
 80064fe:	ee07 3a90 	vmov	s15, r3
 8006502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006506:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	2b00      	cmp	r3, #0
 800650e:	f000 8111 	beq.w	8006734 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	2b02      	cmp	r3, #2
 8006516:	f000 8083 	beq.w	8006620 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	2b02      	cmp	r3, #2
 800651e:	f200 80a1 	bhi.w	8006664 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d003      	beq.n	8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d056      	beq.n	80065dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800652e:	e099      	b.n	8006664 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006530:	4b88      	ldr	r3, [pc, #544]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f003 0320 	and.w	r3, r3, #32
 8006538:	2b00      	cmp	r3, #0
 800653a:	d02d      	beq.n	8006598 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800653c:	4b85      	ldr	r3, [pc, #532]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	08db      	lsrs	r3, r3, #3
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	4a84      	ldr	r2, [pc, #528]	@ (8006758 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006548:	fa22 f303 	lsr.w	r3, r2, r3
 800654c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	ee07 3a90 	vmov	s15, r3
 8006554:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006566:	4b7b      	ldr	r3, [pc, #492]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800656e:	ee07 3a90 	vmov	s15, r3
 8006572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006576:	ed97 6a03 	vldr	s12, [r7, #12]
 800657a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800675c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800657e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006586:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800658a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800658e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006592:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006596:	e087      	b.n	80066a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	ee07 3a90 	vmov	s15, r3
 800659e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006760 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80065a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b2:	ee07 3a90 	vmov	s15, r3
 80065b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80065be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800675c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065da:	e065      	b.n	80066a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	ee07 3a90 	vmov	s15, r3
 80065e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006764 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80065ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ee:	4b59      	ldr	r3, [pc, #356]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065f6:	ee07 3a90 	vmov	s15, r3
 80065fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006602:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800675c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800660a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800660e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800661a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800661e:	e043      	b.n	80066a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	ee07 3a90 	vmov	s15, r3
 8006626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800662a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006768 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800662e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006632:	4b48      	ldr	r3, [pc, #288]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800663a:	ee07 3a90 	vmov	s15, r3
 800663e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006642:	ed97 6a03 	vldr	s12, [r7, #12]
 8006646:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800675c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800664a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800664e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800665a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800665e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006662:	e021      	b.n	80066a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	ee07 3a90 	vmov	s15, r3
 800666a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800666e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006764 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006676:	4b37      	ldr	r3, [pc, #220]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800667e:	ee07 3a90 	vmov	s15, r3
 8006682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006686:	ed97 6a03 	vldr	s12, [r7, #12]
 800668a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800675c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800668e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006696:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800669a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800669e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066a6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80066a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ac:	0a5b      	lsrs	r3, r3, #9
 80066ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80066c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066ce:	ee17 2a90 	vmov	r2, s15
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80066d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066da:	0c1b      	lsrs	r3, r3, #16
 80066dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066e0:	ee07 3a90 	vmov	s15, r3
 80066e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80066f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066fc:	ee17 2a90 	vmov	r2, s15
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006704:	4b13      	ldr	r3, [pc, #76]	@ (8006754 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006708:	0e1b      	lsrs	r3, r3, #24
 800670a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800670e:	ee07 3a90 	vmov	s15, r3
 8006712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006716:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800671a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800671e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006726:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800672a:	ee17 2a90 	vmov	r2, s15
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006732:	e008      	b.n	8006746 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	609a      	str	r2, [r3, #8]
}
 8006746:	bf00      	nop
 8006748:	3724      	adds	r7, #36	@ 0x24
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	58024400 	.word	0x58024400
 8006758:	03d09000 	.word	0x03d09000
 800675c:	46000000 	.word	0x46000000
 8006760:	4c742400 	.word	0x4c742400
 8006764:	4a742400 	.word	0x4a742400
 8006768:	4af42400 	.word	0x4af42400

0800676c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800677a:	4b53      	ldr	r3, [pc, #332]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800677c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677e:	f003 0303 	and.w	r3, r3, #3
 8006782:	2b03      	cmp	r3, #3
 8006784:	d101      	bne.n	800678a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e099      	b.n	80068be <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800678a:	4b4f      	ldr	r3, [pc, #316]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a4e      	ldr	r2, [pc, #312]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006790:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006794:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006796:	f7fb fc21 	bl	8001fdc <HAL_GetTick>
 800679a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800679c:	e008      	b.n	80067b0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800679e:	f7fb fc1d 	bl	8001fdc <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d901      	bls.n	80067b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e086      	b.n	80068be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80067b0:	4b45      	ldr	r3, [pc, #276]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d1f0      	bne.n	800679e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80067bc:	4b42      	ldr	r3, [pc, #264]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 80067be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	031b      	lsls	r3, r3, #12
 80067ca:	493f      	ldr	r1, [pc, #252]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	3b01      	subs	r3, #1
 80067d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	3b01      	subs	r3, #1
 80067e0:	025b      	lsls	r3, r3, #9
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	3b01      	subs	r3, #1
 80067ec:	041b      	lsls	r3, r3, #16
 80067ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80067f2:	431a      	orrs	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	061b      	lsls	r3, r3, #24
 80067fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006800:	4931      	ldr	r1, [pc, #196]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006802:	4313      	orrs	r3, r2
 8006804:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006806:	4b30      	ldr	r3, [pc, #192]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	492d      	ldr	r1, [pc, #180]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006814:	4313      	orrs	r3, r2
 8006816:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006818:	4b2b      	ldr	r3, [pc, #172]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800681a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681c:	f023 0220 	bic.w	r2, r3, #32
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	4928      	ldr	r1, [pc, #160]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006826:	4313      	orrs	r3, r2
 8006828:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800682a:	4b27      	ldr	r3, [pc, #156]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800682c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682e:	4a26      	ldr	r2, [pc, #152]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006830:	f023 0310 	bic.w	r3, r3, #16
 8006834:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006836:	4b24      	ldr	r3, [pc, #144]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006838:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800683a:	4b24      	ldr	r3, [pc, #144]	@ (80068cc <RCCEx_PLL2_Config+0x160>)
 800683c:	4013      	ands	r3, r2
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	69d2      	ldr	r2, [r2, #28]
 8006842:	00d2      	lsls	r2, r2, #3
 8006844:	4920      	ldr	r1, [pc, #128]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006846:	4313      	orrs	r3, r2
 8006848:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800684a:	4b1f      	ldr	r3, [pc, #124]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800684c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684e:	4a1e      	ldr	r2, [pc, #120]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006850:	f043 0310 	orr.w	r3, r3, #16
 8006854:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d106      	bne.n	800686a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800685c:	4b1a      	ldr	r3, [pc, #104]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800685e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006860:	4a19      	ldr	r2, [pc, #100]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006862:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006866:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006868:	e00f      	b.n	800688a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	2b01      	cmp	r3, #1
 800686e:	d106      	bne.n	800687e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006870:	4b15      	ldr	r3, [pc, #84]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006874:	4a14      	ldr	r2, [pc, #80]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800687a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800687c:	e005      	b.n	800688a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800687e:	4b12      	ldr	r3, [pc, #72]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006882:	4a11      	ldr	r2, [pc, #68]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006884:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006888:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800688a:	4b0f      	ldr	r3, [pc, #60]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a0e      	ldr	r2, [pc, #56]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 8006890:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006894:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006896:	f7fb fba1 	bl	8001fdc <HAL_GetTick>
 800689a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800689c:	e008      	b.n	80068b0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800689e:	f7fb fb9d 	bl	8001fdc <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d901      	bls.n	80068b0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e006      	b.n	80068be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80068b0:	4b05      	ldr	r3, [pc, #20]	@ (80068c8 <RCCEx_PLL2_Config+0x15c>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d0f0      	beq.n	800689e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80068bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	58024400 	.word	0x58024400
 80068cc:	ffff0007 	.word	0xffff0007

080068d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068de:	4b53      	ldr	r3, [pc, #332]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80068e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e2:	f003 0303 	and.w	r3, r3, #3
 80068e6:	2b03      	cmp	r3, #3
 80068e8:	d101      	bne.n	80068ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e099      	b.n	8006a22 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80068ee:	4b4f      	ldr	r3, [pc, #316]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a4e      	ldr	r2, [pc, #312]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80068f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068fa:	f7fb fb6f 	bl	8001fdc <HAL_GetTick>
 80068fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006900:	e008      	b.n	8006914 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006902:	f7fb fb6b 	bl	8001fdc <HAL_GetTick>
 8006906:	4602      	mov	r2, r0
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	2b02      	cmp	r3, #2
 800690e:	d901      	bls.n	8006914 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e086      	b.n	8006a22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006914:	4b45      	ldr	r3, [pc, #276]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1f0      	bne.n	8006902 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006920:	4b42      	ldr	r3, [pc, #264]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006924:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	051b      	lsls	r3, r3, #20
 800692e:	493f      	ldr	r1, [pc, #252]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006930:	4313      	orrs	r3, r2
 8006932:	628b      	str	r3, [r1, #40]	@ 0x28
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	3b01      	subs	r3, #1
 800693a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	3b01      	subs	r3, #1
 8006944:	025b      	lsls	r3, r3, #9
 8006946:	b29b      	uxth	r3, r3
 8006948:	431a      	orrs	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	3b01      	subs	r3, #1
 8006950:	041b      	lsls	r3, r3, #16
 8006952:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	3b01      	subs	r3, #1
 800695e:	061b      	lsls	r3, r3, #24
 8006960:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006964:	4931      	ldr	r1, [pc, #196]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006966:	4313      	orrs	r3, r2
 8006968:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800696a:	4b30      	ldr	r3, [pc, #192]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 800696c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	492d      	ldr	r1, [pc, #180]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006978:	4313      	orrs	r3, r2
 800697a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800697c:	4b2b      	ldr	r3, [pc, #172]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 800697e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006980:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	4928      	ldr	r1, [pc, #160]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 800698a:	4313      	orrs	r3, r2
 800698c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800698e:	4b27      	ldr	r3, [pc, #156]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006992:	4a26      	ldr	r2, [pc, #152]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006998:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800699a:	4b24      	ldr	r3, [pc, #144]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 800699c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800699e:	4b24      	ldr	r3, [pc, #144]	@ (8006a30 <RCCEx_PLL3_Config+0x160>)
 80069a0:	4013      	ands	r3, r2
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	69d2      	ldr	r2, [r2, #28]
 80069a6:	00d2      	lsls	r2, r2, #3
 80069a8:	4920      	ldr	r1, [pc, #128]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80069ae:	4b1f      	ldr	r3, [pc, #124]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d106      	bne.n	80069ce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80069c0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c4:	4a19      	ldr	r2, [pc, #100]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80069ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069cc:	e00f      	b.n	80069ee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d106      	bne.n	80069e2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80069d4:	4b15      	ldr	r3, [pc, #84]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d8:	4a14      	ldr	r2, [pc, #80]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80069de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069e0:	e005      	b.n	80069ee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80069e2:	4b12      	ldr	r3, [pc, #72]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e6:	4a11      	ldr	r2, [pc, #68]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80069ee:	4b0f      	ldr	r3, [pc, #60]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a0e      	ldr	r2, [pc, #56]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 80069f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069fa:	f7fb faef 	bl	8001fdc <HAL_GetTick>
 80069fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006a00:	e008      	b.n	8006a14 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006a02:	f7fb faeb 	bl	8001fdc <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d901      	bls.n	8006a14 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e006      	b.n	8006a22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006a14:	4b05      	ldr	r3, [pc, #20]	@ (8006a2c <RCCEx_PLL3_Config+0x15c>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0f0      	beq.n	8006a02 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	58024400 	.word	0x58024400
 8006a30:	ffff0007 	.word	0xffff0007

08006a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e049      	b.n	8006ada <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d106      	bne.n	8006a60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7fa ff9a 	bl	8001994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2202      	movs	r2, #2
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	3304      	adds	r3, #4
 8006a70:	4619      	mov	r1, r3
 8006a72:	4610      	mov	r0, r2
 8006a74:	f000 fab8 	bl	8006fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3708      	adds	r7, #8
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b082      	sub	sp, #8
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d101      	bne.n	8006af4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e049      	b.n	8006b88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d106      	bne.n	8006b0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f841 	bl	8006b90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2202      	movs	r2, #2
 8006b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4610      	mov	r0, r2
 8006b22:	f000 fa61 	bl	8006fe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2201      	movs	r2, #1
 8006b62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2201      	movs	r2, #1
 8006b72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2201      	movs	r2, #1
 8006b7a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3708      	adds	r7, #8
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d109      	bne.n	8006bc8 <HAL_TIM_PWM_Start+0x24>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	e03c      	b.n	8006c42 <HAL_TIM_PWM_Start+0x9e>
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b04      	cmp	r3, #4
 8006bcc:	d109      	bne.n	8006be2 <HAL_TIM_PWM_Start+0x3e>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	bf14      	ite	ne
 8006bda:	2301      	movne	r3, #1
 8006bdc:	2300      	moveq	r3, #0
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	e02f      	b.n	8006c42 <HAL_TIM_PWM_Start+0x9e>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b08      	cmp	r3, #8
 8006be6:	d109      	bne.n	8006bfc <HAL_TIM_PWM_Start+0x58>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	bf14      	ite	ne
 8006bf4:	2301      	movne	r3, #1
 8006bf6:	2300      	moveq	r3, #0
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	e022      	b.n	8006c42 <HAL_TIM_PWM_Start+0x9e>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b0c      	cmp	r3, #12
 8006c00:	d109      	bne.n	8006c16 <HAL_TIM_PWM_Start+0x72>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	bf14      	ite	ne
 8006c0e:	2301      	movne	r3, #1
 8006c10:	2300      	moveq	r3, #0
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	e015      	b.n	8006c42 <HAL_TIM_PWM_Start+0x9e>
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b10      	cmp	r3, #16
 8006c1a:	d109      	bne.n	8006c30 <HAL_TIM_PWM_Start+0x8c>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	bf14      	ite	ne
 8006c28:	2301      	movne	r3, #1
 8006c2a:	2300      	moveq	r3, #0
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	e008      	b.n	8006c42 <HAL_TIM_PWM_Start+0x9e>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	bf14      	ite	ne
 8006c3c:	2301      	movne	r3, #1
 8006c3e:	2300      	moveq	r3, #0
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d001      	beq.n	8006c4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e0a1      	b.n	8006d8e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d104      	bne.n	8006c5a <HAL_TIM_PWM_Start+0xb6>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2202      	movs	r2, #2
 8006c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c58:	e023      	b.n	8006ca2 <HAL_TIM_PWM_Start+0xfe>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d104      	bne.n	8006c6a <HAL_TIM_PWM_Start+0xc6>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2202      	movs	r2, #2
 8006c64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c68:	e01b      	b.n	8006ca2 <HAL_TIM_PWM_Start+0xfe>
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b08      	cmp	r3, #8
 8006c6e:	d104      	bne.n	8006c7a <HAL_TIM_PWM_Start+0xd6>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2202      	movs	r2, #2
 8006c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c78:	e013      	b.n	8006ca2 <HAL_TIM_PWM_Start+0xfe>
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	2b0c      	cmp	r3, #12
 8006c7e:	d104      	bne.n	8006c8a <HAL_TIM_PWM_Start+0xe6>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c88:	e00b      	b.n	8006ca2 <HAL_TIM_PWM_Start+0xfe>
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	2b10      	cmp	r3, #16
 8006c8e:	d104      	bne.n	8006c9a <HAL_TIM_PWM_Start+0xf6>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2202      	movs	r2, #2
 8006c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c98:	e003      	b.n	8006ca2 <HAL_TIM_PWM_Start+0xfe>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	6839      	ldr	r1, [r7, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f000 fd12 	bl	80076d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a38      	ldr	r2, [pc, #224]	@ (8006d98 <HAL_TIM_PWM_Start+0x1f4>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d013      	beq.n	8006ce2 <HAL_TIM_PWM_Start+0x13e>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a37      	ldr	r2, [pc, #220]	@ (8006d9c <HAL_TIM_PWM_Start+0x1f8>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d00e      	beq.n	8006ce2 <HAL_TIM_PWM_Start+0x13e>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a35      	ldr	r2, [pc, #212]	@ (8006da0 <HAL_TIM_PWM_Start+0x1fc>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d009      	beq.n	8006ce2 <HAL_TIM_PWM_Start+0x13e>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a34      	ldr	r2, [pc, #208]	@ (8006da4 <HAL_TIM_PWM_Start+0x200>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d004      	beq.n	8006ce2 <HAL_TIM_PWM_Start+0x13e>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a32      	ldr	r2, [pc, #200]	@ (8006da8 <HAL_TIM_PWM_Start+0x204>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d101      	bne.n	8006ce6 <HAL_TIM_PWM_Start+0x142>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <HAL_TIM_PWM_Start+0x144>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d007      	beq.n	8006cfc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006cfa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a25      	ldr	r2, [pc, #148]	@ (8006d98 <HAL_TIM_PWM_Start+0x1f4>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d022      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d0e:	d01d      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a25      	ldr	r2, [pc, #148]	@ (8006dac <HAL_TIM_PWM_Start+0x208>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d018      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a24      	ldr	r2, [pc, #144]	@ (8006db0 <HAL_TIM_PWM_Start+0x20c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d013      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a22      	ldr	r2, [pc, #136]	@ (8006db4 <HAL_TIM_PWM_Start+0x210>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d00e      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a1a      	ldr	r2, [pc, #104]	@ (8006d9c <HAL_TIM_PWM_Start+0x1f8>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d009      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a1e      	ldr	r2, [pc, #120]	@ (8006db8 <HAL_TIM_PWM_Start+0x214>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d004      	beq.n	8006d4c <HAL_TIM_PWM_Start+0x1a8>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a16      	ldr	r2, [pc, #88]	@ (8006da0 <HAL_TIM_PWM_Start+0x1fc>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d115      	bne.n	8006d78 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689a      	ldr	r2, [r3, #8]
 8006d52:	4b1a      	ldr	r3, [pc, #104]	@ (8006dbc <HAL_TIM_PWM_Start+0x218>)
 8006d54:	4013      	ands	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2b06      	cmp	r3, #6
 8006d5c:	d015      	beq.n	8006d8a <HAL_TIM_PWM_Start+0x1e6>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d64:	d011      	beq.n	8006d8a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f042 0201 	orr.w	r2, r2, #1
 8006d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d76:	e008      	b.n	8006d8a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f042 0201 	orr.w	r2, r2, #1
 8006d86:	601a      	str	r2, [r3, #0]
 8006d88:	e000      	b.n	8006d8c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	40010000 	.word	0x40010000
 8006d9c:	40010400 	.word	0x40010400
 8006da0:	40014000 	.word	0x40014000
 8006da4:	40014400 	.word	0x40014400
 8006da8:	40014800 	.word	0x40014800
 8006dac:	40000400 	.word	0x40000400
 8006db0:	40000800 	.word	0x40000800
 8006db4:	40000c00 	.word	0x40000c00
 8006db8:	40001800 	.word	0x40001800
 8006dbc:	00010007 	.word	0x00010007

08006dc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d101      	bne.n	8006dde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006dda:	2302      	movs	r3, #2
 8006ddc:	e0ff      	b.n	8006fde <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2b14      	cmp	r3, #20
 8006dea:	f200 80f0 	bhi.w	8006fce <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006dee:	a201      	add	r2, pc, #4	@ (adr r2, 8006df4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df4:	08006e49 	.word	0x08006e49
 8006df8:	08006fcf 	.word	0x08006fcf
 8006dfc:	08006fcf 	.word	0x08006fcf
 8006e00:	08006fcf 	.word	0x08006fcf
 8006e04:	08006e89 	.word	0x08006e89
 8006e08:	08006fcf 	.word	0x08006fcf
 8006e0c:	08006fcf 	.word	0x08006fcf
 8006e10:	08006fcf 	.word	0x08006fcf
 8006e14:	08006ecb 	.word	0x08006ecb
 8006e18:	08006fcf 	.word	0x08006fcf
 8006e1c:	08006fcf 	.word	0x08006fcf
 8006e20:	08006fcf 	.word	0x08006fcf
 8006e24:	08006f0b 	.word	0x08006f0b
 8006e28:	08006fcf 	.word	0x08006fcf
 8006e2c:	08006fcf 	.word	0x08006fcf
 8006e30:	08006fcf 	.word	0x08006fcf
 8006e34:	08006f4d 	.word	0x08006f4d
 8006e38:	08006fcf 	.word	0x08006fcf
 8006e3c:	08006fcf 	.word	0x08006fcf
 8006e40:	08006fcf 	.word	0x08006fcf
 8006e44:	08006f8d 	.word	0x08006f8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68b9      	ldr	r1, [r7, #8]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 f96a 	bl	8007128 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f042 0208 	orr.w	r2, r2, #8
 8006e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	699a      	ldr	r2, [r3, #24]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0204 	bic.w	r2, r2, #4
 8006e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	6999      	ldr	r1, [r3, #24]
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	691a      	ldr	r2, [r3, #16]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	430a      	orrs	r2, r1
 8006e84:	619a      	str	r2, [r3, #24]
      break;
 8006e86:	e0a5      	b.n	8006fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68b9      	ldr	r1, [r7, #8]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 f9da 	bl	8007248 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	699a      	ldr	r2, [r3, #24]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ea2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	699a      	ldr	r2, [r3, #24]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006eb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	6999      	ldr	r1, [r3, #24]
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	021a      	lsls	r2, r3, #8
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	430a      	orrs	r2, r1
 8006ec6:	619a      	str	r2, [r3, #24]
      break;
 8006ec8:	e084      	b.n	8006fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68b9      	ldr	r1, [r7, #8]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 fa43 	bl	800735c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f042 0208 	orr.w	r2, r2, #8
 8006ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	69da      	ldr	r2, [r3, #28]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0204 	bic.w	r2, r2, #4
 8006ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	69d9      	ldr	r1, [r3, #28]
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	691a      	ldr	r2, [r3, #16]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	430a      	orrs	r2, r1
 8006f06:	61da      	str	r2, [r3, #28]
      break;
 8006f08:	e064      	b.n	8006fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68b9      	ldr	r1, [r7, #8]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f000 faab 	bl	800746c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	69da      	ldr	r2, [r3, #28]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	69da      	ldr	r2, [r3, #28]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	69d9      	ldr	r1, [r3, #28]
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	021a      	lsls	r2, r3, #8
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	430a      	orrs	r2, r1
 8006f48:	61da      	str	r2, [r3, #28]
      break;
 8006f4a:	e043      	b.n	8006fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68b9      	ldr	r1, [r7, #8]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f000 faf4 	bl	8007540 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f042 0208 	orr.w	r2, r2, #8
 8006f66:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0204 	bic.w	r2, r2, #4
 8006f76:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	691a      	ldr	r2, [r3, #16]
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	430a      	orrs	r2, r1
 8006f88:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006f8a:	e023      	b.n	8006fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68b9      	ldr	r1, [r7, #8]
 8006f92:	4618      	mov	r0, r3
 8006f94:	f000 fb38 	bl	8007608 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fa6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fb6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	021a      	lsls	r2, r3, #8
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006fcc:	e002      	b.n	8006fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	75fb      	strb	r3, [r7, #23]
      break;
 8006fd2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3718      	adds	r7, #24
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop

08006fe8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a43      	ldr	r2, [pc, #268]	@ (8007108 <TIM_Base_SetConfig+0x120>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d013      	beq.n	8007028 <TIM_Base_SetConfig+0x40>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007006:	d00f      	beq.n	8007028 <TIM_Base_SetConfig+0x40>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a40      	ldr	r2, [pc, #256]	@ (800710c <TIM_Base_SetConfig+0x124>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d00b      	beq.n	8007028 <TIM_Base_SetConfig+0x40>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a3f      	ldr	r2, [pc, #252]	@ (8007110 <TIM_Base_SetConfig+0x128>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d007      	beq.n	8007028 <TIM_Base_SetConfig+0x40>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a3e      	ldr	r2, [pc, #248]	@ (8007114 <TIM_Base_SetConfig+0x12c>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d003      	beq.n	8007028 <TIM_Base_SetConfig+0x40>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a3d      	ldr	r2, [pc, #244]	@ (8007118 <TIM_Base_SetConfig+0x130>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d108      	bne.n	800703a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800702e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	4313      	orrs	r3, r2
 8007038:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a32      	ldr	r2, [pc, #200]	@ (8007108 <TIM_Base_SetConfig+0x120>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d01f      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007048:	d01b      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a2f      	ldr	r2, [pc, #188]	@ (800710c <TIM_Base_SetConfig+0x124>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d017      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a2e      	ldr	r2, [pc, #184]	@ (8007110 <TIM_Base_SetConfig+0x128>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d013      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a2d      	ldr	r2, [pc, #180]	@ (8007114 <TIM_Base_SetConfig+0x12c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d00f      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a2c      	ldr	r2, [pc, #176]	@ (8007118 <TIM_Base_SetConfig+0x130>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d00b      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a2b      	ldr	r2, [pc, #172]	@ (800711c <TIM_Base_SetConfig+0x134>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d007      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a2a      	ldr	r2, [pc, #168]	@ (8007120 <TIM_Base_SetConfig+0x138>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d003      	beq.n	8007082 <TIM_Base_SetConfig+0x9a>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a29      	ldr	r2, [pc, #164]	@ (8007124 <TIM_Base_SetConfig+0x13c>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d108      	bne.n	8007094 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	4313      	orrs	r3, r2
 8007092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	695b      	ldr	r3, [r3, #20]
 800709e:	4313      	orrs	r3, r2
 80070a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	689a      	ldr	r2, [r3, #8]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a14      	ldr	r2, [pc, #80]	@ (8007108 <TIM_Base_SetConfig+0x120>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d00f      	beq.n	80070da <TIM_Base_SetConfig+0xf2>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a16      	ldr	r2, [pc, #88]	@ (8007118 <TIM_Base_SetConfig+0x130>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d00b      	beq.n	80070da <TIM_Base_SetConfig+0xf2>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a15      	ldr	r2, [pc, #84]	@ (800711c <TIM_Base_SetConfig+0x134>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d007      	beq.n	80070da <TIM_Base_SetConfig+0xf2>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a14      	ldr	r2, [pc, #80]	@ (8007120 <TIM_Base_SetConfig+0x138>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d003      	beq.n	80070da <TIM_Base_SetConfig+0xf2>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a13      	ldr	r2, [pc, #76]	@ (8007124 <TIM_Base_SetConfig+0x13c>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d103      	bne.n	80070e2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	691a      	ldr	r2, [r3, #16]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f043 0204 	orr.w	r2, r3, #4
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	601a      	str	r2, [r3, #0]
}
 80070fa:	bf00      	nop
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	40010000 	.word	0x40010000
 800710c:	40000400 	.word	0x40000400
 8007110:	40000800 	.word	0x40000800
 8007114:	40000c00 	.word	0x40000c00
 8007118:	40010400 	.word	0x40010400
 800711c:	40014000 	.word	0x40014000
 8007120:	40014400 	.word	0x40014400
 8007124:	40014800 	.word	0x40014800

08007128 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007128:	b480      	push	{r7}
 800712a:	b087      	sub	sp, #28
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a1b      	ldr	r3, [r3, #32]
 8007136:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	f023 0201 	bic.w	r2, r3, #1
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	4b37      	ldr	r3, [pc, #220]	@ (8007230 <TIM_OC1_SetConfig+0x108>)
 8007154:	4013      	ands	r3, r2
 8007156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f023 0303 	bic.w	r3, r3, #3
 800715e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	4313      	orrs	r3, r2
 8007168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f023 0302 	bic.w	r3, r3, #2
 8007170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	697a      	ldr	r2, [r7, #20]
 8007178:	4313      	orrs	r3, r2
 800717a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a2d      	ldr	r2, [pc, #180]	@ (8007234 <TIM_OC1_SetConfig+0x10c>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d00f      	beq.n	80071a4 <TIM_OC1_SetConfig+0x7c>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a2c      	ldr	r2, [pc, #176]	@ (8007238 <TIM_OC1_SetConfig+0x110>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d00b      	beq.n	80071a4 <TIM_OC1_SetConfig+0x7c>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a2b      	ldr	r2, [pc, #172]	@ (800723c <TIM_OC1_SetConfig+0x114>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d007      	beq.n	80071a4 <TIM_OC1_SetConfig+0x7c>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a2a      	ldr	r2, [pc, #168]	@ (8007240 <TIM_OC1_SetConfig+0x118>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d003      	beq.n	80071a4 <TIM_OC1_SetConfig+0x7c>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a29      	ldr	r2, [pc, #164]	@ (8007244 <TIM_OC1_SetConfig+0x11c>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d10c      	bne.n	80071be <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	f023 0308 	bic.w	r3, r3, #8
 80071aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	697a      	ldr	r2, [r7, #20]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f023 0304 	bic.w	r3, r3, #4
 80071bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a1c      	ldr	r2, [pc, #112]	@ (8007234 <TIM_OC1_SetConfig+0x10c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d00f      	beq.n	80071e6 <TIM_OC1_SetConfig+0xbe>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007238 <TIM_OC1_SetConfig+0x110>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d00b      	beq.n	80071e6 <TIM_OC1_SetConfig+0xbe>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a1a      	ldr	r2, [pc, #104]	@ (800723c <TIM_OC1_SetConfig+0x114>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d007      	beq.n	80071e6 <TIM_OC1_SetConfig+0xbe>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a19      	ldr	r2, [pc, #100]	@ (8007240 <TIM_OC1_SetConfig+0x118>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d003      	beq.n	80071e6 <TIM_OC1_SetConfig+0xbe>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a18      	ldr	r2, [pc, #96]	@ (8007244 <TIM_OC1_SetConfig+0x11c>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d111      	bne.n	800720a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	693a      	ldr	r2, [r7, #16]
 8007206:	4313      	orrs	r3, r2
 8007208:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	697a      	ldr	r2, [r7, #20]
 8007222:	621a      	str	r2, [r3, #32]
}
 8007224:	bf00      	nop
 8007226:	371c      	adds	r7, #28
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr
 8007230:	fffeff8f 	.word	0xfffeff8f
 8007234:	40010000 	.word	0x40010000
 8007238:	40010400 	.word	0x40010400
 800723c:	40014000 	.word	0x40014000
 8007240:	40014400 	.word	0x40014400
 8007244:	40014800 	.word	0x40014800

08007248 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007248:	b480      	push	{r7}
 800724a:	b087      	sub	sp, #28
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	f023 0210 	bic.w	r2, r3, #16
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	4b34      	ldr	r3, [pc, #208]	@ (8007344 <TIM_OC2_SetConfig+0xfc>)
 8007274:	4013      	ands	r3, r2
 8007276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800727e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	021b      	lsls	r3, r3, #8
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	4313      	orrs	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	f023 0320 	bic.w	r3, r3, #32
 8007292:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	011b      	lsls	r3, r3, #4
 800729a:	697a      	ldr	r2, [r7, #20]
 800729c:	4313      	orrs	r3, r2
 800729e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a29      	ldr	r2, [pc, #164]	@ (8007348 <TIM_OC2_SetConfig+0x100>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d003      	beq.n	80072b0 <TIM_OC2_SetConfig+0x68>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a28      	ldr	r2, [pc, #160]	@ (800734c <TIM_OC2_SetConfig+0x104>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d10d      	bne.n	80072cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	011b      	lsls	r3, r3, #4
 80072be:	697a      	ldr	r2, [r7, #20]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007348 <TIM_OC2_SetConfig+0x100>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d00f      	beq.n	80072f4 <TIM_OC2_SetConfig+0xac>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a1d      	ldr	r2, [pc, #116]	@ (800734c <TIM_OC2_SetConfig+0x104>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d00b      	beq.n	80072f4 <TIM_OC2_SetConfig+0xac>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4a1c      	ldr	r2, [pc, #112]	@ (8007350 <TIM_OC2_SetConfig+0x108>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d007      	beq.n	80072f4 <TIM_OC2_SetConfig+0xac>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007354 <TIM_OC2_SetConfig+0x10c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d003      	beq.n	80072f4 <TIM_OC2_SetConfig+0xac>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a1a      	ldr	r2, [pc, #104]	@ (8007358 <TIM_OC2_SetConfig+0x110>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d113      	bne.n	800731c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80072fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007302:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	4313      	orrs	r3, r2
 800730e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	699b      	ldr	r3, [r3, #24]
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	4313      	orrs	r3, r2
 800731a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	693a      	ldr	r2, [r7, #16]
 8007320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	621a      	str	r2, [r3, #32]
}
 8007336:	bf00      	nop
 8007338:	371c      	adds	r7, #28
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	feff8fff 	.word	0xfeff8fff
 8007348:	40010000 	.word	0x40010000
 800734c:	40010400 	.word	0x40010400
 8007350:	40014000 	.word	0x40014000
 8007354:	40014400 	.word	0x40014400
 8007358:	40014800 	.word	0x40014800

0800735c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800735c:	b480      	push	{r7}
 800735e:	b087      	sub	sp, #28
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a1b      	ldr	r3, [r3, #32]
 8007370:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	69db      	ldr	r3, [r3, #28]
 8007382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	4b33      	ldr	r3, [pc, #204]	@ (8007454 <TIM_OC3_SetConfig+0xf8>)
 8007388:	4013      	ands	r3, r2
 800738a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f023 0303 	bic.w	r3, r3, #3
 8007392:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	4313      	orrs	r3, r2
 800739c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	021b      	lsls	r3, r3, #8
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a28      	ldr	r2, [pc, #160]	@ (8007458 <TIM_OC3_SetConfig+0xfc>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d003      	beq.n	80073c2 <TIM_OC3_SetConfig+0x66>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a27      	ldr	r2, [pc, #156]	@ (800745c <TIM_OC3_SetConfig+0x100>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d10d      	bne.n	80073de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80073c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	021b      	lsls	r3, r3, #8
 80073d0:	697a      	ldr	r2, [r7, #20]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80073dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007458 <TIM_OC3_SetConfig+0xfc>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d00f      	beq.n	8007406 <TIM_OC3_SetConfig+0xaa>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a1c      	ldr	r2, [pc, #112]	@ (800745c <TIM_OC3_SetConfig+0x100>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d00b      	beq.n	8007406 <TIM_OC3_SetConfig+0xaa>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007460 <TIM_OC3_SetConfig+0x104>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d007      	beq.n	8007406 <TIM_OC3_SetConfig+0xaa>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a1a      	ldr	r2, [pc, #104]	@ (8007464 <TIM_OC3_SetConfig+0x108>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d003      	beq.n	8007406 <TIM_OC3_SetConfig+0xaa>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a19      	ldr	r2, [pc, #100]	@ (8007468 <TIM_OC3_SetConfig+0x10c>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d113      	bne.n	800742e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800740c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	695b      	ldr	r3, [r3, #20]
 800741a:	011b      	lsls	r3, r3, #4
 800741c:	693a      	ldr	r2, [r7, #16]
 800741e:	4313      	orrs	r3, r2
 8007420:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	699b      	ldr	r3, [r3, #24]
 8007426:	011b      	lsls	r3, r3, #4
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	4313      	orrs	r3, r2
 800742c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	685a      	ldr	r2, [r3, #4]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	697a      	ldr	r2, [r7, #20]
 8007446:	621a      	str	r2, [r3, #32]
}
 8007448:	bf00      	nop
 800744a:	371c      	adds	r7, #28
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr
 8007454:	fffeff8f 	.word	0xfffeff8f
 8007458:	40010000 	.word	0x40010000
 800745c:	40010400 	.word	0x40010400
 8007460:	40014000 	.word	0x40014000
 8007464:	40014400 	.word	0x40014400
 8007468:	40014800 	.word	0x40014800

0800746c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800746c:	b480      	push	{r7}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a1b      	ldr	r3, [r3, #32]
 800747a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a1b      	ldr	r3, [r3, #32]
 8007480:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	69db      	ldr	r3, [r3, #28]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	4b24      	ldr	r3, [pc, #144]	@ (8007528 <TIM_OC4_SetConfig+0xbc>)
 8007498:	4013      	ands	r3, r2
 800749a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	021b      	lsls	r3, r3, #8
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80074b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	031b      	lsls	r3, r3, #12
 80074be:	693a      	ldr	r2, [r7, #16]
 80074c0:	4313      	orrs	r3, r2
 80074c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	4a19      	ldr	r2, [pc, #100]	@ (800752c <TIM_OC4_SetConfig+0xc0>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d00f      	beq.n	80074ec <TIM_OC4_SetConfig+0x80>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a18      	ldr	r2, [pc, #96]	@ (8007530 <TIM_OC4_SetConfig+0xc4>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d00b      	beq.n	80074ec <TIM_OC4_SetConfig+0x80>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a17      	ldr	r2, [pc, #92]	@ (8007534 <TIM_OC4_SetConfig+0xc8>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d007      	beq.n	80074ec <TIM_OC4_SetConfig+0x80>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a16      	ldr	r2, [pc, #88]	@ (8007538 <TIM_OC4_SetConfig+0xcc>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d003      	beq.n	80074ec <TIM_OC4_SetConfig+0x80>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a15      	ldr	r2, [pc, #84]	@ (800753c <TIM_OC4_SetConfig+0xd0>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d109      	bne.n	8007500 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	019b      	lsls	r3, r3, #6
 80074fa:	697a      	ldr	r2, [r7, #20]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	685a      	ldr	r2, [r3, #4]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	621a      	str	r2, [r3, #32]
}
 800751a:	bf00      	nop
 800751c:	371c      	adds	r7, #28
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	feff8fff 	.word	0xfeff8fff
 800752c:	40010000 	.word	0x40010000
 8007530:	40010400 	.word	0x40010400
 8007534:	40014000 	.word	0x40014000
 8007538:	40014400 	.word	0x40014400
 800753c:	40014800 	.word	0x40014800

08007540 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007540:	b480      	push	{r7}
 8007542:	b087      	sub	sp, #28
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a1b      	ldr	r3, [r3, #32]
 800754e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a1b      	ldr	r3, [r3, #32]
 8007554:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	4b21      	ldr	r3, [pc, #132]	@ (80075f0 <TIM_OC5_SetConfig+0xb0>)
 800756c:	4013      	ands	r3, r2
 800756e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	68fa      	ldr	r2, [r7, #12]
 8007576:	4313      	orrs	r3, r2
 8007578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007580:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	041b      	lsls	r3, r3, #16
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	4313      	orrs	r3, r2
 800758c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	4a18      	ldr	r2, [pc, #96]	@ (80075f4 <TIM_OC5_SetConfig+0xb4>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d00f      	beq.n	80075b6 <TIM_OC5_SetConfig+0x76>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a17      	ldr	r2, [pc, #92]	@ (80075f8 <TIM_OC5_SetConfig+0xb8>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d00b      	beq.n	80075b6 <TIM_OC5_SetConfig+0x76>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a16      	ldr	r2, [pc, #88]	@ (80075fc <TIM_OC5_SetConfig+0xbc>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d007      	beq.n	80075b6 <TIM_OC5_SetConfig+0x76>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a15      	ldr	r2, [pc, #84]	@ (8007600 <TIM_OC5_SetConfig+0xc0>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d003      	beq.n	80075b6 <TIM_OC5_SetConfig+0x76>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a14      	ldr	r2, [pc, #80]	@ (8007604 <TIM_OC5_SetConfig+0xc4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d109      	bne.n	80075ca <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	021b      	lsls	r3, r3, #8
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	697a      	ldr	r2, [r7, #20]
 80075ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	685a      	ldr	r2, [r3, #4]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	621a      	str	r2, [r3, #32]
}
 80075e4:	bf00      	nop
 80075e6:	371c      	adds	r7, #28
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr
 80075f0:	fffeff8f 	.word	0xfffeff8f
 80075f4:	40010000 	.word	0x40010000
 80075f8:	40010400 	.word	0x40010400
 80075fc:	40014000 	.word	0x40014000
 8007600:	40014400 	.word	0x40014400
 8007604:	40014800 	.word	0x40014800

08007608 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007608:	b480      	push	{r7}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6a1b      	ldr	r3, [r3, #32]
 800761c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800762e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	4b22      	ldr	r3, [pc, #136]	@ (80076bc <TIM_OC6_SetConfig+0xb4>)
 8007634:	4013      	ands	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	021b      	lsls	r3, r3, #8
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	4313      	orrs	r3, r2
 8007642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800764a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	051b      	lsls	r3, r3, #20
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	4313      	orrs	r3, r2
 8007656:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	4a19      	ldr	r2, [pc, #100]	@ (80076c0 <TIM_OC6_SetConfig+0xb8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d00f      	beq.n	8007680 <TIM_OC6_SetConfig+0x78>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a18      	ldr	r2, [pc, #96]	@ (80076c4 <TIM_OC6_SetConfig+0xbc>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d00b      	beq.n	8007680 <TIM_OC6_SetConfig+0x78>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a17      	ldr	r2, [pc, #92]	@ (80076c8 <TIM_OC6_SetConfig+0xc0>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d007      	beq.n	8007680 <TIM_OC6_SetConfig+0x78>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4a16      	ldr	r2, [pc, #88]	@ (80076cc <TIM_OC6_SetConfig+0xc4>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d003      	beq.n	8007680 <TIM_OC6_SetConfig+0x78>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a15      	ldr	r2, [pc, #84]	@ (80076d0 <TIM_OC6_SetConfig+0xc8>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d109      	bne.n	8007694 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007686:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	029b      	lsls	r3, r3, #10
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	4313      	orrs	r3, r2
 8007692:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	697a      	ldr	r2, [r7, #20]
 8007698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68fa      	ldr	r2, [r7, #12]
 800769e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	621a      	str	r2, [r3, #32]
}
 80076ae:	bf00      	nop
 80076b0:	371c      	adds	r7, #28
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	feff8fff 	.word	0xfeff8fff
 80076c0:	40010000 	.word	0x40010000
 80076c4:	40010400 	.word	0x40010400
 80076c8:	40014000 	.word	0x40014000
 80076cc:	40014400 	.word	0x40014400
 80076d0:	40014800 	.word	0x40014800

080076d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b087      	sub	sp, #28
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	f003 031f 	and.w	r3, r3, #31
 80076e6:	2201      	movs	r2, #1
 80076e8:	fa02 f303 	lsl.w	r3, r2, r3
 80076ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6a1a      	ldr	r2, [r3, #32]
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	43db      	mvns	r3, r3
 80076f6:	401a      	ands	r2, r3
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a1a      	ldr	r2, [r3, #32]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f003 031f 	and.w	r3, r3, #31
 8007706:	6879      	ldr	r1, [r7, #4]
 8007708:	fa01 f303 	lsl.w	r3, r1, r3
 800770c:	431a      	orrs	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	621a      	str	r2, [r3, #32]
}
 8007712:	bf00      	nop
 8007714:	371c      	adds	r7, #28
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800771e:	b580      	push	{r7, lr}
 8007720:	b082      	sub	sp, #8
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d101      	bne.n	8007730 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e042      	b.n	80077b6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fa f9c4 	bl	8001ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2224      	movs	r2, #36	@ 0x24
 800774c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f022 0201 	bic.w	r2, r2, #1
 800775e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007764:	2b00      	cmp	r3, #0
 8007766:	d002      	beq.n	800776e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f001 fa15 	bl	8008b98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 fcaa 	bl	80080c8 <UART_SetConfig>
 8007774:	4603      	mov	r3, r0
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e01b      	b.n	80077b6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	685a      	ldr	r2, [r3, #4]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800778c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	689a      	ldr	r2, [r3, #8]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800779c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f042 0201 	orr.w	r2, r2, #1
 80077ac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f001 fa94 	bl	8008cdc <UART_CheckIdleState>
 80077b4:	4603      	mov	r3, r0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b08a      	sub	sp, #40	@ 0x28
 80077c2:	af02      	add	r7, sp, #8
 80077c4:	60f8      	str	r0, [r7, #12]
 80077c6:	60b9      	str	r1, [r7, #8]
 80077c8:	603b      	str	r3, [r7, #0]
 80077ca:	4613      	mov	r3, r2
 80077cc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d4:	2b20      	cmp	r3, #32
 80077d6:	d17b      	bne.n	80078d0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d002      	beq.n	80077e4 <HAL_UART_Transmit+0x26>
 80077de:	88fb      	ldrh	r3, [r7, #6]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d101      	bne.n	80077e8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e074      	b.n	80078d2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2221      	movs	r2, #33	@ 0x21
 80077f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077f8:	f7fa fbf0 	bl	8001fdc <HAL_GetTick>
 80077fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	88fa      	ldrh	r2, [r7, #6]
 8007802:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	88fa      	ldrh	r2, [r7, #6]
 800780a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007816:	d108      	bne.n	800782a <HAL_UART_Transmit+0x6c>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d104      	bne.n	800782a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007820:	2300      	movs	r3, #0
 8007822:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	61bb      	str	r3, [r7, #24]
 8007828:	e003      	b.n	8007832 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800782e:	2300      	movs	r3, #0
 8007830:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007832:	e030      	b.n	8007896 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	2200      	movs	r2, #0
 800783c:	2180      	movs	r1, #128	@ 0x80
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f001 faf6 	bl	8008e30 <UART_WaitOnFlagUntilTimeout>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d005      	beq.n	8007856 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2220      	movs	r2, #32
 800784e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e03d      	b.n	80078d2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d10b      	bne.n	8007874 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	881b      	ldrh	r3, [r3, #0]
 8007860:	461a      	mov	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800786a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800786c:	69bb      	ldr	r3, [r7, #24]
 800786e:	3302      	adds	r3, #2
 8007870:	61bb      	str	r3, [r7, #24]
 8007872:	e007      	b.n	8007884 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	781a      	ldrb	r2, [r3, #0]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	3301      	adds	r3, #1
 8007882:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800788a:	b29b      	uxth	r3, r3
 800788c:	3b01      	subs	r3, #1
 800788e:	b29a      	uxth	r2, r3
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1c8      	bne.n	8007834 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	2200      	movs	r2, #0
 80078aa:	2140      	movs	r1, #64	@ 0x40
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f001 fabf 	bl	8008e30 <UART_WaitOnFlagUntilTimeout>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d005      	beq.n	80078c4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2220      	movs	r2, #32
 80078bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e006      	b.n	80078d2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	e000      	b.n	80078d2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80078d0:	2302      	movs	r3, #2
  }
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3720      	adds	r7, #32
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}
	...

080078dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b0ba      	sub	sp, #232	@ 0xe8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	69db      	ldr	r3, [r3, #28]
 80078ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007902:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007906:	f640 030f 	movw	r3, #2063	@ 0x80f
 800790a:	4013      	ands	r3, r2
 800790c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007910:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007914:	2b00      	cmp	r3, #0
 8007916:	d11b      	bne.n	8007950 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800791c:	f003 0320 	and.w	r3, r3, #32
 8007920:	2b00      	cmp	r3, #0
 8007922:	d015      	beq.n	8007950 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007928:	f003 0320 	and.w	r3, r3, #32
 800792c:	2b00      	cmp	r3, #0
 800792e:	d105      	bne.n	800793c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d009      	beq.n	8007950 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007940:	2b00      	cmp	r3, #0
 8007942:	f000 8393 	beq.w	800806c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	4798      	blx	r3
      }
      return;
 800794e:	e38d      	b.n	800806c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007950:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 8123 	beq.w	8007ba0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800795a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800795e:	4b8d      	ldr	r3, [pc, #564]	@ (8007b94 <HAL_UART_IRQHandler+0x2b8>)
 8007960:	4013      	ands	r3, r2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d106      	bne.n	8007974 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007966:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800796a:	4b8b      	ldr	r3, [pc, #556]	@ (8007b98 <HAL_UART_IRQHandler+0x2bc>)
 800796c:	4013      	ands	r3, r2
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 8116 	beq.w	8007ba0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007978:	f003 0301 	and.w	r3, r3, #1
 800797c:	2b00      	cmp	r3, #0
 800797e:	d011      	beq.n	80079a4 <HAL_UART_IRQHandler+0xc8>
 8007980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00b      	beq.n	80079a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2201      	movs	r2, #1
 8007992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800799a:	f043 0201 	orr.w	r2, r3, #1
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d011      	beq.n	80079d4 <HAL_UART_IRQHandler+0xf8>
 80079b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079b4:	f003 0301 	and.w	r3, r3, #1
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00b      	beq.n	80079d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2202      	movs	r2, #2
 80079c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ca:	f043 0204 	orr.w	r2, r3, #4
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079d8:	f003 0304 	and.w	r3, r3, #4
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d011      	beq.n	8007a04 <HAL_UART_IRQHandler+0x128>
 80079e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079e4:	f003 0301 	and.w	r3, r3, #1
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00b      	beq.n	8007a04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2204      	movs	r2, #4
 80079f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fa:	f043 0202 	orr.w	r2, r3, #2
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a08:	f003 0308 	and.w	r3, r3, #8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d017      	beq.n	8007a40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a14:	f003 0320 	and.w	r3, r3, #32
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d105      	bne.n	8007a28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a20:	4b5c      	ldr	r3, [pc, #368]	@ (8007b94 <HAL_UART_IRQHandler+0x2b8>)
 8007a22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00b      	beq.n	8007a40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2208      	movs	r2, #8
 8007a2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a36:	f043 0208 	orr.w	r2, r3, #8
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d012      	beq.n	8007a72 <HAL_UART_IRQHandler+0x196>
 8007a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d00c      	beq.n	8007a72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a68:	f043 0220 	orr.w	r2, r3, #32
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 82f9 	beq.w	8008070 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a82:	f003 0320 	and.w	r3, r3, #32
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d013      	beq.n	8007ab2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a8e:	f003 0320 	and.w	r3, r3, #32
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d105      	bne.n	8007aa2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d007      	beq.n	8007ab2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d003      	beq.n	8007ab2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ab8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac6:	2b40      	cmp	r3, #64	@ 0x40
 8007ac8:	d005      	beq.n	8007ad6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007aca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ace:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d054      	beq.n	8007b80 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 fa18 	bl	8008f0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ae6:	2b40      	cmp	r3, #64	@ 0x40
 8007ae8:	d146      	bne.n	8007b78 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3308      	adds	r3, #8
 8007af0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007af8:	e853 3f00 	ldrex	r3, [r3]
 8007afc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3308      	adds	r3, #8
 8007b12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007b16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007b22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1d9      	bne.n	8007aea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d017      	beq.n	8007b70 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b46:	4a15      	ldr	r2, [pc, #84]	@ (8007b9c <HAL_UART_IRQHandler+0x2c0>)
 8007b48:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7fa fead 	bl	80028b0 <HAL_DMA_Abort_IT>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d019      	beq.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007b6a:	4610      	mov	r0, r2
 8007b6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b6e:	e00f      	b.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f000 fa93 	bl	800809c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b76:	e00b      	b.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fa8f 	bl	800809c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b7e:	e007      	b.n	8007b90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 fa8b 	bl	800809c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007b8e:	e26f      	b.n	8008070 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b90:	bf00      	nop
    return;
 8007b92:	e26d      	b.n	8008070 <HAL_UART_IRQHandler+0x794>
 8007b94:	10000001 	.word	0x10000001
 8007b98:	04000120 	.word	0x04000120
 8007b9c:	08008fd9 	.word	0x08008fd9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	f040 8203 	bne.w	8007fb0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bae:	f003 0310 	and.w	r3, r3, #16
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	f000 81fc 	beq.w	8007fb0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bbc:	f003 0310 	and.w	r3, r3, #16
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f000 81f5 	beq.w	8007fb0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2210      	movs	r2, #16
 8007bcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bd8:	2b40      	cmp	r3, #64	@ 0x40
 8007bda:	f040 816d 	bne.w	8007eb8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4aa4      	ldr	r2, [pc, #656]	@ (8007e78 <HAL_UART_IRQHandler+0x59c>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d068      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4aa1      	ldr	r2, [pc, #644]	@ (8007e7c <HAL_UART_IRQHandler+0x5a0>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d061      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a9f      	ldr	r2, [pc, #636]	@ (8007e80 <HAL_UART_IRQHandler+0x5a4>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d05a      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a9c      	ldr	r2, [pc, #624]	@ (8007e84 <HAL_UART_IRQHandler+0x5a8>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d053      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a9a      	ldr	r2, [pc, #616]	@ (8007e88 <HAL_UART_IRQHandler+0x5ac>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d04c      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a97      	ldr	r2, [pc, #604]	@ (8007e8c <HAL_UART_IRQHandler+0x5b0>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d045      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a95      	ldr	r2, [pc, #596]	@ (8007e90 <HAL_UART_IRQHandler+0x5b4>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d03e      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a92      	ldr	r2, [pc, #584]	@ (8007e94 <HAL_UART_IRQHandler+0x5b8>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d037      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a90      	ldr	r2, [pc, #576]	@ (8007e98 <HAL_UART_IRQHandler+0x5bc>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d030      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a8d      	ldr	r2, [pc, #564]	@ (8007e9c <HAL_UART_IRQHandler+0x5c0>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d029      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a8b      	ldr	r2, [pc, #556]	@ (8007ea0 <HAL_UART_IRQHandler+0x5c4>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d022      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a88      	ldr	r2, [pc, #544]	@ (8007ea4 <HAL_UART_IRQHandler+0x5c8>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d01b      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a86      	ldr	r2, [pc, #536]	@ (8007ea8 <HAL_UART_IRQHandler+0x5cc>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d014      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a83      	ldr	r2, [pc, #524]	@ (8007eac <HAL_UART_IRQHandler+0x5d0>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d00d      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a81      	ldr	r2, [pc, #516]	@ (8007eb0 <HAL_UART_IRQHandler+0x5d4>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d006      	beq.n	8007cbe <HAL_UART_IRQHandler+0x3e2>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a7e      	ldr	r2, [pc, #504]	@ (8007eb4 <HAL_UART_IRQHandler+0x5d8>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d106      	bne.n	8007ccc <HAL_UART_IRQHandler+0x3f0>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	e005      	b.n	8007cd8 <HAL_UART_IRQHandler+0x3fc>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007cdc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 80ad 	beq.w	8007e40 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007cec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	f080 80a5 	bcs.w	8007e40 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cfc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d06:	69db      	ldr	r3, [r3, #28]
 8007d08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d0c:	f000 8087 	beq.w	8007e1e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007d1c:	e853 3f00 	ldrex	r3, [r3]
 8007d20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	461a      	mov	r2, r3
 8007d36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007d3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d3e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d42:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d46:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d4a:	e841 2300 	strex	r3, r2, [r1]
 8007d4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d1da      	bne.n	8007d10 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	3308      	adds	r3, #8
 8007d60:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d64:	e853 3f00 	ldrex	r3, [r3]
 8007d68:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d6c:	f023 0301 	bic.w	r3, r3, #1
 8007d70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	3308      	adds	r3, #8
 8007d7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d7e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d82:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d86:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d8a:	e841 2300 	strex	r3, r2, [r1]
 8007d8e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1e1      	bne.n	8007d5a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3308      	adds	r3, #8
 8007d9c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007da6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007da8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3308      	adds	r3, #8
 8007db6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007dba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007dc0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007dc2:	e841 2300 	strex	r3, r2, [r1]
 8007dc6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1e3      	bne.n	8007d96 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007de4:	e853 3f00 	ldrex	r3, [r3]
 8007de8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dec:	f023 0310 	bic.w	r3, r3, #16
 8007df0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	461a      	mov	r2, r3
 8007dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e00:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e06:	e841 2300 	strex	r3, r2, [r1]
 8007e0a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1e4      	bne.n	8007ddc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fa fa2b 	bl	8002274 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2202      	movs	r2, #2
 8007e22:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	4619      	mov	r1, r3
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 f939 	bl	80080b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007e3e:	e119      	b.n	8008074 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	f040 8112 	bne.w	8008074 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e56:	69db      	ldr	r3, [r3, #28]
 8007e58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e5c:	f040 810a 	bne.w	8008074 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2202      	movs	r2, #2
 8007e64:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f91e 	bl	80080b0 <HAL_UARTEx_RxEventCallback>
      return;
 8007e74:	e0fe      	b.n	8008074 <HAL_UART_IRQHandler+0x798>
 8007e76:	bf00      	nop
 8007e78:	40020010 	.word	0x40020010
 8007e7c:	40020028 	.word	0x40020028
 8007e80:	40020040 	.word	0x40020040
 8007e84:	40020058 	.word	0x40020058
 8007e88:	40020070 	.word	0x40020070
 8007e8c:	40020088 	.word	0x40020088
 8007e90:	400200a0 	.word	0x400200a0
 8007e94:	400200b8 	.word	0x400200b8
 8007e98:	40020410 	.word	0x40020410
 8007e9c:	40020428 	.word	0x40020428
 8007ea0:	40020440 	.word	0x40020440
 8007ea4:	40020458 	.word	0x40020458
 8007ea8:	40020470 	.word	0x40020470
 8007eac:	40020488 	.word	0x40020488
 8007eb0:	400204a0 	.word	0x400204a0
 8007eb4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f000 80cf 	beq.w	8008078 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007eda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f000 80ca 	beq.w	8008078 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eec:	e853 3f00 	ldrex	r3, [r3]
 8007ef0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ef8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	461a      	mov	r2, r3
 8007f02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f06:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f08:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f0e:	e841 2300 	strex	r3, r2, [r1]
 8007f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d1e4      	bne.n	8007ee4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3308      	adds	r3, #8
 8007f20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f24:	e853 3f00 	ldrex	r3, [r3]
 8007f28:	623b      	str	r3, [r7, #32]
   return(result);
 8007f2a:	6a3a      	ldr	r2, [r7, #32]
 8007f2c:	4b55      	ldr	r3, [pc, #340]	@ (8008084 <HAL_UART_IRQHandler+0x7a8>)
 8007f2e:	4013      	ands	r3, r2
 8007f30:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	3308      	adds	r3, #8
 8007f3a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f3e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f46:	e841 2300 	strex	r3, r2, [r1]
 8007f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d1e3      	bne.n	8007f1a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2220      	movs	r2, #32
 8007f56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	e853 3f00 	ldrex	r3, [r3]
 8007f72:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f023 0310 	bic.w	r3, r3, #16
 8007f7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	461a      	mov	r2, r3
 8007f84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f88:	61fb      	str	r3, [r7, #28]
 8007f8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8c:	69b9      	ldr	r1, [r7, #24]
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	e841 2300 	strex	r3, r2, [r1]
 8007f94:	617b      	str	r3, [r7, #20]
   return(result);
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1e4      	bne.n	8007f66 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fa2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007fa6:	4619      	mov	r1, r3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 f881 	bl	80080b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fae:	e063      	b.n	8008078 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00e      	beq.n	8007fda <HAL_UART_IRQHandler+0x6fe>
 8007fbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d008      	beq.n	8007fda <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007fd0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f001 f83d 	bl	8009052 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fd8:	e051      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d014      	beq.n	8008010 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d105      	bne.n	8007ffe <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ff2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ff6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d008      	beq.n	8008010 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008002:	2b00      	cmp	r3, #0
 8008004:	d03a      	beq.n	800807c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	4798      	blx	r3
    }
    return;
 800800e:	e035      	b.n	800807c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008018:	2b00      	cmp	r3, #0
 800801a:	d009      	beq.n	8008030 <HAL_UART_IRQHandler+0x754>
 800801c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008024:	2b00      	cmp	r3, #0
 8008026:	d003      	beq.n	8008030 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 ffe7 	bl	8008ffc <UART_EndTransmit_IT>
    return;
 800802e:	e026      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008034:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008038:	2b00      	cmp	r3, #0
 800803a:	d009      	beq.n	8008050 <HAL_UART_IRQHandler+0x774>
 800803c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008040:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008044:	2b00      	cmp	r3, #0
 8008046:	d003      	beq.n	8008050 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f001 f816 	bl	800907a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800804e:	e016      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008054:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008058:	2b00      	cmp	r3, #0
 800805a:	d010      	beq.n	800807e <HAL_UART_IRQHandler+0x7a2>
 800805c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008060:	2b00      	cmp	r3, #0
 8008062:	da0c      	bge.n	800807e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 fffe 	bl	8009066 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800806a:	e008      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
      return;
 800806c:	bf00      	nop
 800806e:	e006      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
    return;
 8008070:	bf00      	nop
 8008072:	e004      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
      return;
 8008074:	bf00      	nop
 8008076:	e002      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
      return;
 8008078:	bf00      	nop
 800807a:	e000      	b.n	800807e <HAL_UART_IRQHandler+0x7a2>
    return;
 800807c:	bf00      	nop
  }
}
 800807e:	37e8      	adds	r7, #232	@ 0xe8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	effffffe 	.word	0xeffffffe

08008088 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	460b      	mov	r3, r1
 80080ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080cc:	b092      	sub	sp, #72	@ 0x48
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080d2:	2300      	movs	r3, #0
 80080d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	689a      	ldr	r2, [r3, #8]
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	431a      	orrs	r2, r3
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	431a      	orrs	r2, r3
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	69db      	ldr	r3, [r3, #28]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	4bbe      	ldr	r3, [pc, #760]	@ (80083f0 <UART_SetConfig+0x328>)
 80080f8:	4013      	ands	r3, r2
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	6812      	ldr	r2, [r2, #0]
 80080fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008100:	430b      	orrs	r3, r1
 8008102:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	68da      	ldr	r2, [r3, #12]
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	699b      	ldr	r3, [r3, #24]
 800811e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4ab3      	ldr	r2, [pc, #716]	@ (80083f4 <UART_SetConfig+0x32c>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d004      	beq.n	8008134 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	6a1b      	ldr	r3, [r3, #32]
 800812e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008130:	4313      	orrs	r3, r2
 8008132:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	689a      	ldr	r2, [r3, #8]
 800813a:	4baf      	ldr	r3, [pc, #700]	@ (80083f8 <UART_SetConfig+0x330>)
 800813c:	4013      	ands	r3, r2
 800813e:	697a      	ldr	r2, [r7, #20]
 8008140:	6812      	ldr	r2, [r2, #0]
 8008142:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008144:	430b      	orrs	r3, r1
 8008146:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814e:	f023 010f 	bic.w	r1, r3, #15
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	430a      	orrs	r2, r1
 800815c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4aa6      	ldr	r2, [pc, #664]	@ (80083fc <UART_SetConfig+0x334>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d177      	bne.n	8008258 <UART_SetConfig+0x190>
 8008168:	4ba5      	ldr	r3, [pc, #660]	@ (8008400 <UART_SetConfig+0x338>)
 800816a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800816c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008170:	2b28      	cmp	r3, #40	@ 0x28
 8008172:	d86d      	bhi.n	8008250 <UART_SetConfig+0x188>
 8008174:	a201      	add	r2, pc, #4	@ (adr r2, 800817c <UART_SetConfig+0xb4>)
 8008176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817a:	bf00      	nop
 800817c:	08008221 	.word	0x08008221
 8008180:	08008251 	.word	0x08008251
 8008184:	08008251 	.word	0x08008251
 8008188:	08008251 	.word	0x08008251
 800818c:	08008251 	.word	0x08008251
 8008190:	08008251 	.word	0x08008251
 8008194:	08008251 	.word	0x08008251
 8008198:	08008251 	.word	0x08008251
 800819c:	08008229 	.word	0x08008229
 80081a0:	08008251 	.word	0x08008251
 80081a4:	08008251 	.word	0x08008251
 80081a8:	08008251 	.word	0x08008251
 80081ac:	08008251 	.word	0x08008251
 80081b0:	08008251 	.word	0x08008251
 80081b4:	08008251 	.word	0x08008251
 80081b8:	08008251 	.word	0x08008251
 80081bc:	08008231 	.word	0x08008231
 80081c0:	08008251 	.word	0x08008251
 80081c4:	08008251 	.word	0x08008251
 80081c8:	08008251 	.word	0x08008251
 80081cc:	08008251 	.word	0x08008251
 80081d0:	08008251 	.word	0x08008251
 80081d4:	08008251 	.word	0x08008251
 80081d8:	08008251 	.word	0x08008251
 80081dc:	08008239 	.word	0x08008239
 80081e0:	08008251 	.word	0x08008251
 80081e4:	08008251 	.word	0x08008251
 80081e8:	08008251 	.word	0x08008251
 80081ec:	08008251 	.word	0x08008251
 80081f0:	08008251 	.word	0x08008251
 80081f4:	08008251 	.word	0x08008251
 80081f8:	08008251 	.word	0x08008251
 80081fc:	08008241 	.word	0x08008241
 8008200:	08008251 	.word	0x08008251
 8008204:	08008251 	.word	0x08008251
 8008208:	08008251 	.word	0x08008251
 800820c:	08008251 	.word	0x08008251
 8008210:	08008251 	.word	0x08008251
 8008214:	08008251 	.word	0x08008251
 8008218:	08008251 	.word	0x08008251
 800821c:	08008249 	.word	0x08008249
 8008220:	2301      	movs	r3, #1
 8008222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008226:	e222      	b.n	800866e <UART_SetConfig+0x5a6>
 8008228:	2304      	movs	r3, #4
 800822a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800822e:	e21e      	b.n	800866e <UART_SetConfig+0x5a6>
 8008230:	2308      	movs	r3, #8
 8008232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008236:	e21a      	b.n	800866e <UART_SetConfig+0x5a6>
 8008238:	2310      	movs	r3, #16
 800823a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800823e:	e216      	b.n	800866e <UART_SetConfig+0x5a6>
 8008240:	2320      	movs	r3, #32
 8008242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008246:	e212      	b.n	800866e <UART_SetConfig+0x5a6>
 8008248:	2340      	movs	r3, #64	@ 0x40
 800824a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800824e:	e20e      	b.n	800866e <UART_SetConfig+0x5a6>
 8008250:	2380      	movs	r3, #128	@ 0x80
 8008252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008256:	e20a      	b.n	800866e <UART_SetConfig+0x5a6>
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a69      	ldr	r2, [pc, #420]	@ (8008404 <UART_SetConfig+0x33c>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d130      	bne.n	80082c4 <UART_SetConfig+0x1fc>
 8008262:	4b67      	ldr	r3, [pc, #412]	@ (8008400 <UART_SetConfig+0x338>)
 8008264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008266:	f003 0307 	and.w	r3, r3, #7
 800826a:	2b05      	cmp	r3, #5
 800826c:	d826      	bhi.n	80082bc <UART_SetConfig+0x1f4>
 800826e:	a201      	add	r2, pc, #4	@ (adr r2, 8008274 <UART_SetConfig+0x1ac>)
 8008270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008274:	0800828d 	.word	0x0800828d
 8008278:	08008295 	.word	0x08008295
 800827c:	0800829d 	.word	0x0800829d
 8008280:	080082a5 	.word	0x080082a5
 8008284:	080082ad 	.word	0x080082ad
 8008288:	080082b5 	.word	0x080082b5
 800828c:	2300      	movs	r3, #0
 800828e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008292:	e1ec      	b.n	800866e <UART_SetConfig+0x5a6>
 8008294:	2304      	movs	r3, #4
 8008296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800829a:	e1e8      	b.n	800866e <UART_SetConfig+0x5a6>
 800829c:	2308      	movs	r3, #8
 800829e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082a2:	e1e4      	b.n	800866e <UART_SetConfig+0x5a6>
 80082a4:	2310      	movs	r3, #16
 80082a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082aa:	e1e0      	b.n	800866e <UART_SetConfig+0x5a6>
 80082ac:	2320      	movs	r3, #32
 80082ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082b2:	e1dc      	b.n	800866e <UART_SetConfig+0x5a6>
 80082b4:	2340      	movs	r3, #64	@ 0x40
 80082b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ba:	e1d8      	b.n	800866e <UART_SetConfig+0x5a6>
 80082bc:	2380      	movs	r3, #128	@ 0x80
 80082be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c2:	e1d4      	b.n	800866e <UART_SetConfig+0x5a6>
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a4f      	ldr	r2, [pc, #316]	@ (8008408 <UART_SetConfig+0x340>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d130      	bne.n	8008330 <UART_SetConfig+0x268>
 80082ce:	4b4c      	ldr	r3, [pc, #304]	@ (8008400 <UART_SetConfig+0x338>)
 80082d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d2:	f003 0307 	and.w	r3, r3, #7
 80082d6:	2b05      	cmp	r3, #5
 80082d8:	d826      	bhi.n	8008328 <UART_SetConfig+0x260>
 80082da:	a201      	add	r2, pc, #4	@ (adr r2, 80082e0 <UART_SetConfig+0x218>)
 80082dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e0:	080082f9 	.word	0x080082f9
 80082e4:	08008301 	.word	0x08008301
 80082e8:	08008309 	.word	0x08008309
 80082ec:	08008311 	.word	0x08008311
 80082f0:	08008319 	.word	0x08008319
 80082f4:	08008321 	.word	0x08008321
 80082f8:	2300      	movs	r3, #0
 80082fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082fe:	e1b6      	b.n	800866e <UART_SetConfig+0x5a6>
 8008300:	2304      	movs	r3, #4
 8008302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008306:	e1b2      	b.n	800866e <UART_SetConfig+0x5a6>
 8008308:	2308      	movs	r3, #8
 800830a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830e:	e1ae      	b.n	800866e <UART_SetConfig+0x5a6>
 8008310:	2310      	movs	r3, #16
 8008312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008316:	e1aa      	b.n	800866e <UART_SetConfig+0x5a6>
 8008318:	2320      	movs	r3, #32
 800831a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831e:	e1a6      	b.n	800866e <UART_SetConfig+0x5a6>
 8008320:	2340      	movs	r3, #64	@ 0x40
 8008322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008326:	e1a2      	b.n	800866e <UART_SetConfig+0x5a6>
 8008328:	2380      	movs	r3, #128	@ 0x80
 800832a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800832e:	e19e      	b.n	800866e <UART_SetConfig+0x5a6>
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a35      	ldr	r2, [pc, #212]	@ (800840c <UART_SetConfig+0x344>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d130      	bne.n	800839c <UART_SetConfig+0x2d4>
 800833a:	4b31      	ldr	r3, [pc, #196]	@ (8008400 <UART_SetConfig+0x338>)
 800833c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800833e:	f003 0307 	and.w	r3, r3, #7
 8008342:	2b05      	cmp	r3, #5
 8008344:	d826      	bhi.n	8008394 <UART_SetConfig+0x2cc>
 8008346:	a201      	add	r2, pc, #4	@ (adr r2, 800834c <UART_SetConfig+0x284>)
 8008348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834c:	08008365 	.word	0x08008365
 8008350:	0800836d 	.word	0x0800836d
 8008354:	08008375 	.word	0x08008375
 8008358:	0800837d 	.word	0x0800837d
 800835c:	08008385 	.word	0x08008385
 8008360:	0800838d 	.word	0x0800838d
 8008364:	2300      	movs	r3, #0
 8008366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800836a:	e180      	b.n	800866e <UART_SetConfig+0x5a6>
 800836c:	2304      	movs	r3, #4
 800836e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008372:	e17c      	b.n	800866e <UART_SetConfig+0x5a6>
 8008374:	2308      	movs	r3, #8
 8008376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800837a:	e178      	b.n	800866e <UART_SetConfig+0x5a6>
 800837c:	2310      	movs	r3, #16
 800837e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008382:	e174      	b.n	800866e <UART_SetConfig+0x5a6>
 8008384:	2320      	movs	r3, #32
 8008386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800838a:	e170      	b.n	800866e <UART_SetConfig+0x5a6>
 800838c:	2340      	movs	r3, #64	@ 0x40
 800838e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008392:	e16c      	b.n	800866e <UART_SetConfig+0x5a6>
 8008394:	2380      	movs	r3, #128	@ 0x80
 8008396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800839a:	e168      	b.n	800866e <UART_SetConfig+0x5a6>
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a1b      	ldr	r2, [pc, #108]	@ (8008410 <UART_SetConfig+0x348>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d142      	bne.n	800842c <UART_SetConfig+0x364>
 80083a6:	4b16      	ldr	r3, [pc, #88]	@ (8008400 <UART_SetConfig+0x338>)
 80083a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083aa:	f003 0307 	and.w	r3, r3, #7
 80083ae:	2b05      	cmp	r3, #5
 80083b0:	d838      	bhi.n	8008424 <UART_SetConfig+0x35c>
 80083b2:	a201      	add	r2, pc, #4	@ (adr r2, 80083b8 <UART_SetConfig+0x2f0>)
 80083b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b8:	080083d1 	.word	0x080083d1
 80083bc:	080083d9 	.word	0x080083d9
 80083c0:	080083e1 	.word	0x080083e1
 80083c4:	080083e9 	.word	0x080083e9
 80083c8:	08008415 	.word	0x08008415
 80083cc:	0800841d 	.word	0x0800841d
 80083d0:	2300      	movs	r3, #0
 80083d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083d6:	e14a      	b.n	800866e <UART_SetConfig+0x5a6>
 80083d8:	2304      	movs	r3, #4
 80083da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083de:	e146      	b.n	800866e <UART_SetConfig+0x5a6>
 80083e0:	2308      	movs	r3, #8
 80083e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083e6:	e142      	b.n	800866e <UART_SetConfig+0x5a6>
 80083e8:	2310      	movs	r3, #16
 80083ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ee:	e13e      	b.n	800866e <UART_SetConfig+0x5a6>
 80083f0:	cfff69f3 	.word	0xcfff69f3
 80083f4:	58000c00 	.word	0x58000c00
 80083f8:	11fff4ff 	.word	0x11fff4ff
 80083fc:	40011000 	.word	0x40011000
 8008400:	58024400 	.word	0x58024400
 8008404:	40004400 	.word	0x40004400
 8008408:	40004800 	.word	0x40004800
 800840c:	40004c00 	.word	0x40004c00
 8008410:	40005000 	.word	0x40005000
 8008414:	2320      	movs	r3, #32
 8008416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800841a:	e128      	b.n	800866e <UART_SetConfig+0x5a6>
 800841c:	2340      	movs	r3, #64	@ 0x40
 800841e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008422:	e124      	b.n	800866e <UART_SetConfig+0x5a6>
 8008424:	2380      	movs	r3, #128	@ 0x80
 8008426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800842a:	e120      	b.n	800866e <UART_SetConfig+0x5a6>
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4acb      	ldr	r2, [pc, #812]	@ (8008760 <UART_SetConfig+0x698>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d176      	bne.n	8008524 <UART_SetConfig+0x45c>
 8008436:	4bcb      	ldr	r3, [pc, #812]	@ (8008764 <UART_SetConfig+0x69c>)
 8008438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800843a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800843e:	2b28      	cmp	r3, #40	@ 0x28
 8008440:	d86c      	bhi.n	800851c <UART_SetConfig+0x454>
 8008442:	a201      	add	r2, pc, #4	@ (adr r2, 8008448 <UART_SetConfig+0x380>)
 8008444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008448:	080084ed 	.word	0x080084ed
 800844c:	0800851d 	.word	0x0800851d
 8008450:	0800851d 	.word	0x0800851d
 8008454:	0800851d 	.word	0x0800851d
 8008458:	0800851d 	.word	0x0800851d
 800845c:	0800851d 	.word	0x0800851d
 8008460:	0800851d 	.word	0x0800851d
 8008464:	0800851d 	.word	0x0800851d
 8008468:	080084f5 	.word	0x080084f5
 800846c:	0800851d 	.word	0x0800851d
 8008470:	0800851d 	.word	0x0800851d
 8008474:	0800851d 	.word	0x0800851d
 8008478:	0800851d 	.word	0x0800851d
 800847c:	0800851d 	.word	0x0800851d
 8008480:	0800851d 	.word	0x0800851d
 8008484:	0800851d 	.word	0x0800851d
 8008488:	080084fd 	.word	0x080084fd
 800848c:	0800851d 	.word	0x0800851d
 8008490:	0800851d 	.word	0x0800851d
 8008494:	0800851d 	.word	0x0800851d
 8008498:	0800851d 	.word	0x0800851d
 800849c:	0800851d 	.word	0x0800851d
 80084a0:	0800851d 	.word	0x0800851d
 80084a4:	0800851d 	.word	0x0800851d
 80084a8:	08008505 	.word	0x08008505
 80084ac:	0800851d 	.word	0x0800851d
 80084b0:	0800851d 	.word	0x0800851d
 80084b4:	0800851d 	.word	0x0800851d
 80084b8:	0800851d 	.word	0x0800851d
 80084bc:	0800851d 	.word	0x0800851d
 80084c0:	0800851d 	.word	0x0800851d
 80084c4:	0800851d 	.word	0x0800851d
 80084c8:	0800850d 	.word	0x0800850d
 80084cc:	0800851d 	.word	0x0800851d
 80084d0:	0800851d 	.word	0x0800851d
 80084d4:	0800851d 	.word	0x0800851d
 80084d8:	0800851d 	.word	0x0800851d
 80084dc:	0800851d 	.word	0x0800851d
 80084e0:	0800851d 	.word	0x0800851d
 80084e4:	0800851d 	.word	0x0800851d
 80084e8:	08008515 	.word	0x08008515
 80084ec:	2301      	movs	r3, #1
 80084ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084f2:	e0bc      	b.n	800866e <UART_SetConfig+0x5a6>
 80084f4:	2304      	movs	r3, #4
 80084f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084fa:	e0b8      	b.n	800866e <UART_SetConfig+0x5a6>
 80084fc:	2308      	movs	r3, #8
 80084fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008502:	e0b4      	b.n	800866e <UART_SetConfig+0x5a6>
 8008504:	2310      	movs	r3, #16
 8008506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800850a:	e0b0      	b.n	800866e <UART_SetConfig+0x5a6>
 800850c:	2320      	movs	r3, #32
 800850e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008512:	e0ac      	b.n	800866e <UART_SetConfig+0x5a6>
 8008514:	2340      	movs	r3, #64	@ 0x40
 8008516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800851a:	e0a8      	b.n	800866e <UART_SetConfig+0x5a6>
 800851c:	2380      	movs	r3, #128	@ 0x80
 800851e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008522:	e0a4      	b.n	800866e <UART_SetConfig+0x5a6>
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a8f      	ldr	r2, [pc, #572]	@ (8008768 <UART_SetConfig+0x6a0>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d130      	bne.n	8008590 <UART_SetConfig+0x4c8>
 800852e:	4b8d      	ldr	r3, [pc, #564]	@ (8008764 <UART_SetConfig+0x69c>)
 8008530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008532:	f003 0307 	and.w	r3, r3, #7
 8008536:	2b05      	cmp	r3, #5
 8008538:	d826      	bhi.n	8008588 <UART_SetConfig+0x4c0>
 800853a:	a201      	add	r2, pc, #4	@ (adr r2, 8008540 <UART_SetConfig+0x478>)
 800853c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008540:	08008559 	.word	0x08008559
 8008544:	08008561 	.word	0x08008561
 8008548:	08008569 	.word	0x08008569
 800854c:	08008571 	.word	0x08008571
 8008550:	08008579 	.word	0x08008579
 8008554:	08008581 	.word	0x08008581
 8008558:	2300      	movs	r3, #0
 800855a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800855e:	e086      	b.n	800866e <UART_SetConfig+0x5a6>
 8008560:	2304      	movs	r3, #4
 8008562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008566:	e082      	b.n	800866e <UART_SetConfig+0x5a6>
 8008568:	2308      	movs	r3, #8
 800856a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800856e:	e07e      	b.n	800866e <UART_SetConfig+0x5a6>
 8008570:	2310      	movs	r3, #16
 8008572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008576:	e07a      	b.n	800866e <UART_SetConfig+0x5a6>
 8008578:	2320      	movs	r3, #32
 800857a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800857e:	e076      	b.n	800866e <UART_SetConfig+0x5a6>
 8008580:	2340      	movs	r3, #64	@ 0x40
 8008582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008586:	e072      	b.n	800866e <UART_SetConfig+0x5a6>
 8008588:	2380      	movs	r3, #128	@ 0x80
 800858a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800858e:	e06e      	b.n	800866e <UART_SetConfig+0x5a6>
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a75      	ldr	r2, [pc, #468]	@ (800876c <UART_SetConfig+0x6a4>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d130      	bne.n	80085fc <UART_SetConfig+0x534>
 800859a:	4b72      	ldr	r3, [pc, #456]	@ (8008764 <UART_SetConfig+0x69c>)
 800859c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800859e:	f003 0307 	and.w	r3, r3, #7
 80085a2:	2b05      	cmp	r3, #5
 80085a4:	d826      	bhi.n	80085f4 <UART_SetConfig+0x52c>
 80085a6:	a201      	add	r2, pc, #4	@ (adr r2, 80085ac <UART_SetConfig+0x4e4>)
 80085a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ac:	080085c5 	.word	0x080085c5
 80085b0:	080085cd 	.word	0x080085cd
 80085b4:	080085d5 	.word	0x080085d5
 80085b8:	080085dd 	.word	0x080085dd
 80085bc:	080085e5 	.word	0x080085e5
 80085c0:	080085ed 	.word	0x080085ed
 80085c4:	2300      	movs	r3, #0
 80085c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ca:	e050      	b.n	800866e <UART_SetConfig+0x5a6>
 80085cc:	2304      	movs	r3, #4
 80085ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085d2:	e04c      	b.n	800866e <UART_SetConfig+0x5a6>
 80085d4:	2308      	movs	r3, #8
 80085d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085da:	e048      	b.n	800866e <UART_SetConfig+0x5a6>
 80085dc:	2310      	movs	r3, #16
 80085de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085e2:	e044      	b.n	800866e <UART_SetConfig+0x5a6>
 80085e4:	2320      	movs	r3, #32
 80085e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085ea:	e040      	b.n	800866e <UART_SetConfig+0x5a6>
 80085ec:	2340      	movs	r3, #64	@ 0x40
 80085ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085f2:	e03c      	b.n	800866e <UART_SetConfig+0x5a6>
 80085f4:	2380      	movs	r3, #128	@ 0x80
 80085f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085fa:	e038      	b.n	800866e <UART_SetConfig+0x5a6>
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a5b      	ldr	r2, [pc, #364]	@ (8008770 <UART_SetConfig+0x6a8>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d130      	bne.n	8008668 <UART_SetConfig+0x5a0>
 8008606:	4b57      	ldr	r3, [pc, #348]	@ (8008764 <UART_SetConfig+0x69c>)
 8008608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	2b05      	cmp	r3, #5
 8008610:	d826      	bhi.n	8008660 <UART_SetConfig+0x598>
 8008612:	a201      	add	r2, pc, #4	@ (adr r2, 8008618 <UART_SetConfig+0x550>)
 8008614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008618:	08008631 	.word	0x08008631
 800861c:	08008639 	.word	0x08008639
 8008620:	08008641 	.word	0x08008641
 8008624:	08008649 	.word	0x08008649
 8008628:	08008651 	.word	0x08008651
 800862c:	08008659 	.word	0x08008659
 8008630:	2302      	movs	r3, #2
 8008632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008636:	e01a      	b.n	800866e <UART_SetConfig+0x5a6>
 8008638:	2304      	movs	r3, #4
 800863a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800863e:	e016      	b.n	800866e <UART_SetConfig+0x5a6>
 8008640:	2308      	movs	r3, #8
 8008642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008646:	e012      	b.n	800866e <UART_SetConfig+0x5a6>
 8008648:	2310      	movs	r3, #16
 800864a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800864e:	e00e      	b.n	800866e <UART_SetConfig+0x5a6>
 8008650:	2320      	movs	r3, #32
 8008652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008656:	e00a      	b.n	800866e <UART_SetConfig+0x5a6>
 8008658:	2340      	movs	r3, #64	@ 0x40
 800865a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800865e:	e006      	b.n	800866e <UART_SetConfig+0x5a6>
 8008660:	2380      	movs	r3, #128	@ 0x80
 8008662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008666:	e002      	b.n	800866e <UART_SetConfig+0x5a6>
 8008668:	2380      	movs	r3, #128	@ 0x80
 800866a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a3f      	ldr	r2, [pc, #252]	@ (8008770 <UART_SetConfig+0x6a8>)
 8008674:	4293      	cmp	r3, r2
 8008676:	f040 80f8 	bne.w	800886a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800867a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800867e:	2b20      	cmp	r3, #32
 8008680:	dc46      	bgt.n	8008710 <UART_SetConfig+0x648>
 8008682:	2b02      	cmp	r3, #2
 8008684:	f2c0 8082 	blt.w	800878c <UART_SetConfig+0x6c4>
 8008688:	3b02      	subs	r3, #2
 800868a:	2b1e      	cmp	r3, #30
 800868c:	d87e      	bhi.n	800878c <UART_SetConfig+0x6c4>
 800868e:	a201      	add	r2, pc, #4	@ (adr r2, 8008694 <UART_SetConfig+0x5cc>)
 8008690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008694:	08008717 	.word	0x08008717
 8008698:	0800878d 	.word	0x0800878d
 800869c:	0800871f 	.word	0x0800871f
 80086a0:	0800878d 	.word	0x0800878d
 80086a4:	0800878d 	.word	0x0800878d
 80086a8:	0800878d 	.word	0x0800878d
 80086ac:	0800872f 	.word	0x0800872f
 80086b0:	0800878d 	.word	0x0800878d
 80086b4:	0800878d 	.word	0x0800878d
 80086b8:	0800878d 	.word	0x0800878d
 80086bc:	0800878d 	.word	0x0800878d
 80086c0:	0800878d 	.word	0x0800878d
 80086c4:	0800878d 	.word	0x0800878d
 80086c8:	0800878d 	.word	0x0800878d
 80086cc:	0800873f 	.word	0x0800873f
 80086d0:	0800878d 	.word	0x0800878d
 80086d4:	0800878d 	.word	0x0800878d
 80086d8:	0800878d 	.word	0x0800878d
 80086dc:	0800878d 	.word	0x0800878d
 80086e0:	0800878d 	.word	0x0800878d
 80086e4:	0800878d 	.word	0x0800878d
 80086e8:	0800878d 	.word	0x0800878d
 80086ec:	0800878d 	.word	0x0800878d
 80086f0:	0800878d 	.word	0x0800878d
 80086f4:	0800878d 	.word	0x0800878d
 80086f8:	0800878d 	.word	0x0800878d
 80086fc:	0800878d 	.word	0x0800878d
 8008700:	0800878d 	.word	0x0800878d
 8008704:	0800878d 	.word	0x0800878d
 8008708:	0800878d 	.word	0x0800878d
 800870c:	0800877f 	.word	0x0800877f
 8008710:	2b40      	cmp	r3, #64	@ 0x40
 8008712:	d037      	beq.n	8008784 <UART_SetConfig+0x6bc>
 8008714:	e03a      	b.n	800878c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008716:	f7fd fd6b 	bl	80061f0 <HAL_RCCEx_GetD3PCLK1Freq>
 800871a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800871c:	e03c      	b.n	8008798 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800871e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008722:	4618      	mov	r0, r3
 8008724:	f7fd fd7a 	bl	800621c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800872c:	e034      	b.n	8008798 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800872e:	f107 0318 	add.w	r3, r7, #24
 8008732:	4618      	mov	r0, r3
 8008734:	f7fd fec6 	bl	80064c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800873c:	e02c      	b.n	8008798 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800873e:	4b09      	ldr	r3, [pc, #36]	@ (8008764 <UART_SetConfig+0x69c>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f003 0320 	and.w	r3, r3, #32
 8008746:	2b00      	cmp	r3, #0
 8008748:	d016      	beq.n	8008778 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800874a:	4b06      	ldr	r3, [pc, #24]	@ (8008764 <UART_SetConfig+0x69c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	08db      	lsrs	r3, r3, #3
 8008750:	f003 0303 	and.w	r3, r3, #3
 8008754:	4a07      	ldr	r2, [pc, #28]	@ (8008774 <UART_SetConfig+0x6ac>)
 8008756:	fa22 f303 	lsr.w	r3, r2, r3
 800875a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800875c:	e01c      	b.n	8008798 <UART_SetConfig+0x6d0>
 800875e:	bf00      	nop
 8008760:	40011400 	.word	0x40011400
 8008764:	58024400 	.word	0x58024400
 8008768:	40007800 	.word	0x40007800
 800876c:	40007c00 	.word	0x40007c00
 8008770:	58000c00 	.word	0x58000c00
 8008774:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008778:	4b9d      	ldr	r3, [pc, #628]	@ (80089f0 <UART_SetConfig+0x928>)
 800877a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800877c:	e00c      	b.n	8008798 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800877e:	4b9d      	ldr	r3, [pc, #628]	@ (80089f4 <UART_SetConfig+0x92c>)
 8008780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008782:	e009      	b.n	8008798 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008784:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800878a:	e005      	b.n	8008798 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008796:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800879a:	2b00      	cmp	r3, #0
 800879c:	f000 81de 	beq.w	8008b5c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a4:	4a94      	ldr	r2, [pc, #592]	@ (80089f8 <UART_SetConfig+0x930>)
 80087a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087aa:	461a      	mov	r2, r3
 80087ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80087b2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	685a      	ldr	r2, [r3, #4]
 80087b8:	4613      	mov	r3, r2
 80087ba:	005b      	lsls	r3, r3, #1
 80087bc:	4413      	add	r3, r2
 80087be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d305      	bcc.n	80087d0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d903      	bls.n	80087d8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80087d0:	2301      	movs	r3, #1
 80087d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80087d6:	e1c1      	b.n	8008b5c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087da:	2200      	movs	r2, #0
 80087dc:	60bb      	str	r3, [r7, #8]
 80087de:	60fa      	str	r2, [r7, #12]
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e4:	4a84      	ldr	r2, [pc, #528]	@ (80089f8 <UART_SetConfig+0x930>)
 80087e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	2200      	movs	r2, #0
 80087ee:	603b      	str	r3, [r7, #0]
 80087f0:	607a      	str	r2, [r7, #4]
 80087f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80087fa:	f7f7 fdc9 	bl	8000390 <__aeabi_uldivmod>
 80087fe:	4602      	mov	r2, r0
 8008800:	460b      	mov	r3, r1
 8008802:	4610      	mov	r0, r2
 8008804:	4619      	mov	r1, r3
 8008806:	f04f 0200 	mov.w	r2, #0
 800880a:	f04f 0300 	mov.w	r3, #0
 800880e:	020b      	lsls	r3, r1, #8
 8008810:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008814:	0202      	lsls	r2, r0, #8
 8008816:	6979      	ldr	r1, [r7, #20]
 8008818:	6849      	ldr	r1, [r1, #4]
 800881a:	0849      	lsrs	r1, r1, #1
 800881c:	2000      	movs	r0, #0
 800881e:	460c      	mov	r4, r1
 8008820:	4605      	mov	r5, r0
 8008822:	eb12 0804 	adds.w	r8, r2, r4
 8008826:	eb43 0905 	adc.w	r9, r3, r5
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	469a      	mov	sl, r3
 8008832:	4693      	mov	fp, r2
 8008834:	4652      	mov	r2, sl
 8008836:	465b      	mov	r3, fp
 8008838:	4640      	mov	r0, r8
 800883a:	4649      	mov	r1, r9
 800883c:	f7f7 fda8 	bl	8000390 <__aeabi_uldivmod>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	4613      	mov	r3, r2
 8008846:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800884e:	d308      	bcc.n	8008862 <UART_SetConfig+0x79a>
 8008850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008856:	d204      	bcs.n	8008862 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800885e:	60da      	str	r2, [r3, #12]
 8008860:	e17c      	b.n	8008b5c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008868:	e178      	b.n	8008b5c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	69db      	ldr	r3, [r3, #28]
 800886e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008872:	f040 80c5 	bne.w	8008a00 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008876:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800887a:	2b20      	cmp	r3, #32
 800887c:	dc48      	bgt.n	8008910 <UART_SetConfig+0x848>
 800887e:	2b00      	cmp	r3, #0
 8008880:	db7b      	blt.n	800897a <UART_SetConfig+0x8b2>
 8008882:	2b20      	cmp	r3, #32
 8008884:	d879      	bhi.n	800897a <UART_SetConfig+0x8b2>
 8008886:	a201      	add	r2, pc, #4	@ (adr r2, 800888c <UART_SetConfig+0x7c4>)
 8008888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800888c:	08008917 	.word	0x08008917
 8008890:	0800891f 	.word	0x0800891f
 8008894:	0800897b 	.word	0x0800897b
 8008898:	0800897b 	.word	0x0800897b
 800889c:	08008927 	.word	0x08008927
 80088a0:	0800897b 	.word	0x0800897b
 80088a4:	0800897b 	.word	0x0800897b
 80088a8:	0800897b 	.word	0x0800897b
 80088ac:	08008937 	.word	0x08008937
 80088b0:	0800897b 	.word	0x0800897b
 80088b4:	0800897b 	.word	0x0800897b
 80088b8:	0800897b 	.word	0x0800897b
 80088bc:	0800897b 	.word	0x0800897b
 80088c0:	0800897b 	.word	0x0800897b
 80088c4:	0800897b 	.word	0x0800897b
 80088c8:	0800897b 	.word	0x0800897b
 80088cc:	08008947 	.word	0x08008947
 80088d0:	0800897b 	.word	0x0800897b
 80088d4:	0800897b 	.word	0x0800897b
 80088d8:	0800897b 	.word	0x0800897b
 80088dc:	0800897b 	.word	0x0800897b
 80088e0:	0800897b 	.word	0x0800897b
 80088e4:	0800897b 	.word	0x0800897b
 80088e8:	0800897b 	.word	0x0800897b
 80088ec:	0800897b 	.word	0x0800897b
 80088f0:	0800897b 	.word	0x0800897b
 80088f4:	0800897b 	.word	0x0800897b
 80088f8:	0800897b 	.word	0x0800897b
 80088fc:	0800897b 	.word	0x0800897b
 8008900:	0800897b 	.word	0x0800897b
 8008904:	0800897b 	.word	0x0800897b
 8008908:	0800897b 	.word	0x0800897b
 800890c:	0800896d 	.word	0x0800896d
 8008910:	2b40      	cmp	r3, #64	@ 0x40
 8008912:	d02e      	beq.n	8008972 <UART_SetConfig+0x8aa>
 8008914:	e031      	b.n	800897a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008916:	f7fc fa35 	bl	8004d84 <HAL_RCC_GetPCLK1Freq>
 800891a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800891c:	e033      	b.n	8008986 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800891e:	f7fc fa47 	bl	8004db0 <HAL_RCC_GetPCLK2Freq>
 8008922:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008924:	e02f      	b.n	8008986 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800892a:	4618      	mov	r0, r3
 800892c:	f7fd fc76 	bl	800621c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008934:	e027      	b.n	8008986 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008936:	f107 0318 	add.w	r3, r7, #24
 800893a:	4618      	mov	r0, r3
 800893c:	f7fd fdc2 	bl	80064c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008944:	e01f      	b.n	8008986 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008946:	4b2d      	ldr	r3, [pc, #180]	@ (80089fc <UART_SetConfig+0x934>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f003 0320 	and.w	r3, r3, #32
 800894e:	2b00      	cmp	r3, #0
 8008950:	d009      	beq.n	8008966 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008952:	4b2a      	ldr	r3, [pc, #168]	@ (80089fc <UART_SetConfig+0x934>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	08db      	lsrs	r3, r3, #3
 8008958:	f003 0303 	and.w	r3, r3, #3
 800895c:	4a24      	ldr	r2, [pc, #144]	@ (80089f0 <UART_SetConfig+0x928>)
 800895e:	fa22 f303 	lsr.w	r3, r2, r3
 8008962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008964:	e00f      	b.n	8008986 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008966:	4b22      	ldr	r3, [pc, #136]	@ (80089f0 <UART_SetConfig+0x928>)
 8008968:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800896a:	e00c      	b.n	8008986 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800896c:	4b21      	ldr	r3, [pc, #132]	@ (80089f4 <UART_SetConfig+0x92c>)
 800896e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008970:	e009      	b.n	8008986 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008978:	e005      	b.n	8008986 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800897a:	2300      	movs	r3, #0
 800897c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008984:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 80e7 	beq.w	8008b5c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008992:	4a19      	ldr	r2, [pc, #100]	@ (80089f8 <UART_SetConfig+0x930>)
 8008994:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008998:	461a      	mov	r2, r3
 800899a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800899c:	fbb3 f3f2 	udiv	r3, r3, r2
 80089a0:	005a      	lsls	r2, r3, #1
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	085b      	lsrs	r3, r3, #1
 80089a8:	441a      	add	r2, r3
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80089b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b6:	2b0f      	cmp	r3, #15
 80089b8:	d916      	bls.n	80089e8 <UART_SetConfig+0x920>
 80089ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089c0:	d212      	bcs.n	80089e8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	f023 030f 	bic.w	r3, r3, #15
 80089ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ce:	085b      	lsrs	r3, r3, #1
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	f003 0307 	and.w	r3, r3, #7
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80089da:	4313      	orrs	r3, r2
 80089dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80089e4:	60da      	str	r2, [r3, #12]
 80089e6:	e0b9      	b.n	8008b5c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80089ee:	e0b5      	b.n	8008b5c <UART_SetConfig+0xa94>
 80089f0:	03d09000 	.word	0x03d09000
 80089f4:	003d0900 	.word	0x003d0900
 80089f8:	0800c1d4 	.word	0x0800c1d4
 80089fc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a00:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008a04:	2b20      	cmp	r3, #32
 8008a06:	dc49      	bgt.n	8008a9c <UART_SetConfig+0x9d4>
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	db7c      	blt.n	8008b06 <UART_SetConfig+0xa3e>
 8008a0c:	2b20      	cmp	r3, #32
 8008a0e:	d87a      	bhi.n	8008b06 <UART_SetConfig+0xa3e>
 8008a10:	a201      	add	r2, pc, #4	@ (adr r2, 8008a18 <UART_SetConfig+0x950>)
 8008a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a16:	bf00      	nop
 8008a18:	08008aa3 	.word	0x08008aa3
 8008a1c:	08008aab 	.word	0x08008aab
 8008a20:	08008b07 	.word	0x08008b07
 8008a24:	08008b07 	.word	0x08008b07
 8008a28:	08008ab3 	.word	0x08008ab3
 8008a2c:	08008b07 	.word	0x08008b07
 8008a30:	08008b07 	.word	0x08008b07
 8008a34:	08008b07 	.word	0x08008b07
 8008a38:	08008ac3 	.word	0x08008ac3
 8008a3c:	08008b07 	.word	0x08008b07
 8008a40:	08008b07 	.word	0x08008b07
 8008a44:	08008b07 	.word	0x08008b07
 8008a48:	08008b07 	.word	0x08008b07
 8008a4c:	08008b07 	.word	0x08008b07
 8008a50:	08008b07 	.word	0x08008b07
 8008a54:	08008b07 	.word	0x08008b07
 8008a58:	08008ad3 	.word	0x08008ad3
 8008a5c:	08008b07 	.word	0x08008b07
 8008a60:	08008b07 	.word	0x08008b07
 8008a64:	08008b07 	.word	0x08008b07
 8008a68:	08008b07 	.word	0x08008b07
 8008a6c:	08008b07 	.word	0x08008b07
 8008a70:	08008b07 	.word	0x08008b07
 8008a74:	08008b07 	.word	0x08008b07
 8008a78:	08008b07 	.word	0x08008b07
 8008a7c:	08008b07 	.word	0x08008b07
 8008a80:	08008b07 	.word	0x08008b07
 8008a84:	08008b07 	.word	0x08008b07
 8008a88:	08008b07 	.word	0x08008b07
 8008a8c:	08008b07 	.word	0x08008b07
 8008a90:	08008b07 	.word	0x08008b07
 8008a94:	08008b07 	.word	0x08008b07
 8008a98:	08008af9 	.word	0x08008af9
 8008a9c:	2b40      	cmp	r3, #64	@ 0x40
 8008a9e:	d02e      	beq.n	8008afe <UART_SetConfig+0xa36>
 8008aa0:	e031      	b.n	8008b06 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008aa2:	f7fc f96f 	bl	8004d84 <HAL_RCC_GetPCLK1Freq>
 8008aa6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008aa8:	e033      	b.n	8008b12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008aaa:	f7fc f981 	bl	8004db0 <HAL_RCC_GetPCLK2Freq>
 8008aae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008ab0:	e02f      	b.n	8008b12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7fd fbb0 	bl	800621c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ac0:	e027      	b.n	8008b12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ac2:	f107 0318 	add.w	r3, r7, #24
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7fd fcfc 	bl	80064c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ad0:	e01f      	b.n	8008b12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ad2:	4b2d      	ldr	r3, [pc, #180]	@ (8008b88 <UART_SetConfig+0xac0>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0320 	and.w	r3, r3, #32
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d009      	beq.n	8008af2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008ade:	4b2a      	ldr	r3, [pc, #168]	@ (8008b88 <UART_SetConfig+0xac0>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	08db      	lsrs	r3, r3, #3
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	4a28      	ldr	r2, [pc, #160]	@ (8008b8c <UART_SetConfig+0xac4>)
 8008aea:	fa22 f303 	lsr.w	r3, r2, r3
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008af0:	e00f      	b.n	8008b12 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008af2:	4b26      	ldr	r3, [pc, #152]	@ (8008b8c <UART_SetConfig+0xac4>)
 8008af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af6:	e00c      	b.n	8008b12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008af8:	4b25      	ldr	r3, [pc, #148]	@ (8008b90 <UART_SetConfig+0xac8>)
 8008afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008afc:	e009      	b.n	8008b12 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008afe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b04:	e005      	b.n	8008b12 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008b06:	2300      	movs	r3, #0
 8008b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008b10:	bf00      	nop
    }

    if (pclk != 0U)
 8008b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d021      	beq.n	8008b5c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8008b94 <UART_SetConfig+0xacc>)
 8008b1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b22:	461a      	mov	r2, r3
 8008b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b26:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	085b      	lsrs	r3, r3, #1
 8008b30:	441a      	add	r2, r3
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3e:	2b0f      	cmp	r3, #15
 8008b40:	d909      	bls.n	8008b56 <UART_SetConfig+0xa8e>
 8008b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b48:	d205      	bcs.n	8008b56 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4c:	b29a      	uxth	r2, r3
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	60da      	str	r2, [r3, #12]
 8008b54:	e002      	b.n	8008b5c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	2200      	movs	r2, #0
 8008b76:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b78:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3748      	adds	r7, #72	@ 0x48
 8008b80:	46bd      	mov	sp, r7
 8008b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b86:	bf00      	nop
 8008b88:	58024400 	.word	0x58024400
 8008b8c:	03d09000 	.word	0x03d09000
 8008b90:	003d0900 	.word	0x003d0900
 8008b94:	0800c1d4 	.word	0x0800c1d4

08008b98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba4:	f003 0308 	and.w	r3, r3, #8
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d00a      	beq.n	8008bc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00a      	beq.n	8008be4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	430a      	orrs	r2, r1
 8008be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be8:	f003 0302 	and.w	r3, r3, #2
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00a      	beq.n	8008c06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	430a      	orrs	r2, r1
 8008c04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c0a:	f003 0304 	and.w	r3, r3, #4
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00a      	beq.n	8008c28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	430a      	orrs	r2, r1
 8008c26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c2c:	f003 0310 	and.w	r3, r3, #16
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d00a      	beq.n	8008c4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	430a      	orrs	r2, r1
 8008c48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c4e:	f003 0320 	and.w	r3, r3, #32
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d00a      	beq.n	8008c6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d01a      	beq.n	8008cae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	430a      	orrs	r2, r1
 8008c8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c96:	d10a      	bne.n	8008cae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	430a      	orrs	r2, r1
 8008cac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00a      	beq.n	8008cd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	430a      	orrs	r2, r1
 8008cce:	605a      	str	r2, [r3, #4]
  }
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b098      	sub	sp, #96	@ 0x60
 8008ce0:	af02      	add	r7, sp, #8
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cec:	f7f9 f976 	bl	8001fdc <HAL_GetTick>
 8008cf0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0308 	and.w	r3, r3, #8
 8008cfc:	2b08      	cmp	r3, #8
 8008cfe:	d12f      	bne.n	8008d60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d04:	9300      	str	r3, [sp, #0]
 8008d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 f88e 	bl	8008e30 <UART_WaitOnFlagUntilTimeout>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d022      	beq.n	8008d60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d22:	e853 3f00 	ldrex	r3, [r3]
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	461a      	mov	r2, r3
 8008d36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d38:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d40:	e841 2300 	strex	r3, r2, [r1]
 8008d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1e6      	bne.n	8008d1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2220      	movs	r2, #32
 8008d50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d5c:	2303      	movs	r3, #3
 8008d5e:	e063      	b.n	8008e28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f003 0304 	and.w	r3, r3, #4
 8008d6a:	2b04      	cmp	r3, #4
 8008d6c:	d149      	bne.n	8008e02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008d72:	9300      	str	r3, [sp, #0]
 8008d74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d76:	2200      	movs	r2, #0
 8008d78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 f857 	bl	8008e30 <UART_WaitOnFlagUntilTimeout>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d03c      	beq.n	8008e02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d90:	e853 3f00 	ldrex	r3, [r3]
 8008d94:	623b      	str	r3, [r7, #32]
   return(result);
 8008d96:	6a3b      	ldr	r3, [r7, #32]
 8008d98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	461a      	mov	r2, r3
 8008da4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008da6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008da8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e6      	bne.n	8008d88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f023 0301 	bic.w	r3, r3, #1
 8008dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	3308      	adds	r3, #8
 8008dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008dda:	61fa      	str	r2, [r7, #28]
 8008ddc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dde:	69b9      	ldr	r1, [r7, #24]
 8008de0:	69fa      	ldr	r2, [r7, #28]
 8008de2:	e841 2300 	strex	r3, r2, [r1]
 8008de6:	617b      	str	r3, [r7, #20]
   return(result);
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d1e5      	bne.n	8008dba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2220      	movs	r2, #32
 8008df2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dfe:	2303      	movs	r3, #3
 8008e00:	e012      	b.n	8008e28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2220      	movs	r2, #32
 8008e06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2220      	movs	r2, #32
 8008e0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3758      	adds	r7, #88	@ 0x58
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	603b      	str	r3, [r7, #0]
 8008e3c:	4613      	mov	r3, r2
 8008e3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e40:	e04f      	b.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e48:	d04b      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e4a:	f7f9 f8c7 	bl	8001fdc <HAL_GetTick>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d302      	bcc.n	8008e60 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d101      	bne.n	8008e64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e04e      	b.n	8008f02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0304 	and.w	r3, r3, #4
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d037      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	2b80      	cmp	r3, #128	@ 0x80
 8008e76:	d034      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2b40      	cmp	r3, #64	@ 0x40
 8008e7c:	d031      	beq.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	69db      	ldr	r3, [r3, #28]
 8008e84:	f003 0308 	and.w	r3, r3, #8
 8008e88:	2b08      	cmp	r3, #8
 8008e8a:	d110      	bne.n	8008eae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2208      	movs	r2, #8
 8008e92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f000 f839 	bl	8008f0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2208      	movs	r2, #8
 8008e9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e029      	b.n	8008f02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ebc:	d111      	bne.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 f81f 	bl	8008f0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2220      	movs	r2, #32
 8008ed2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008ede:	2303      	movs	r3, #3
 8008ee0:	e00f      	b.n	8008f02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	69da      	ldr	r2, [r3, #28]
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	4013      	ands	r3, r2
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	bf0c      	ite	eq
 8008ef2:	2301      	moveq	r3, #1
 8008ef4:	2300      	movne	r3, #0
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	461a      	mov	r2, r3
 8008efa:	79fb      	ldrb	r3, [r7, #7]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d0a0      	beq.n	8008e42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3710      	adds	r7, #16
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
	...

08008f0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b095      	sub	sp, #84	@ 0x54
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f32:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e6      	bne.n	8008f14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	3308      	adds	r3, #8
 8008f4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	e853 3f00 	ldrex	r3, [r3]
 8008f54:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f56:	69fa      	ldr	r2, [r7, #28]
 8008f58:	4b1e      	ldr	r3, [pc, #120]	@ (8008fd4 <UART_EndRxTransfer+0xc8>)
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3308      	adds	r3, #8
 8008f64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f6e:	e841 2300 	strex	r3, r2, [r1]
 8008f72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d1e5      	bne.n	8008f46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	d118      	bne.n	8008fb4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	e853 3f00 	ldrex	r3, [r3]
 8008f8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	f023 0310 	bic.w	r3, r3, #16
 8008f96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fa0:	61bb      	str	r3, [r7, #24]
 8008fa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa4:	6979      	ldr	r1, [r7, #20]
 8008fa6:	69ba      	ldr	r2, [r7, #24]
 8008fa8:	e841 2300 	strex	r3, r2, [r1]
 8008fac:	613b      	str	r3, [r7, #16]
   return(result);
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1e6      	bne.n	8008f82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2220      	movs	r2, #32
 8008fb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008fc8:	bf00      	nop
 8008fca:	3754      	adds	r7, #84	@ 0x54
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr
 8008fd4:	effffffe 	.word	0xeffffffe

08008fd8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f7ff f854 	bl	800809c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ff4:	bf00      	nop
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b088      	sub	sp, #32
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	60bb      	str	r3, [r7, #8]
   return(result);
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009018:	61fb      	str	r3, [r7, #28]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	61bb      	str	r3, [r7, #24]
 8009024:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6979      	ldr	r1, [r7, #20]
 8009028:	69ba      	ldr	r2, [r7, #24]
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	613b      	str	r3, [r7, #16]
   return(result);
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e6      	bne.n	8009004 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2220      	movs	r2, #32
 800903a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f7ff f81f 	bl	8008088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800904a:	bf00      	nop
 800904c:	3720      	adds	r7, #32
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}

08009052 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009052:	b480      	push	{r7}
 8009054:	b083      	sub	sp, #12
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800905a:	bf00      	nop
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009066:	b480      	push	{r7}
 8009068:	b083      	sub	sp, #12
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800906e:	bf00      	nop
 8009070:	370c      	adds	r7, #12
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr

0800907a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800907a:	b480      	push	{r7}
 800907c:	b083      	sub	sp, #12
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009082:	bf00      	nop
 8009084:	370c      	adds	r7, #12
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800908e:	b480      	push	{r7}
 8009090:	b085      	sub	sp, #20
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800909c:	2b01      	cmp	r3, #1
 800909e:	d101      	bne.n	80090a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80090a0:	2302      	movs	r3, #2
 80090a2:	e027      	b.n	80090f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2201      	movs	r2, #1
 80090a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2224      	movs	r2, #36	@ 0x24
 80090b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f022 0201 	bic.w	r2, r2, #1
 80090ca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80090d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2220      	movs	r2, #32
 80090e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80090f2:	2300      	movs	r3, #0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3714      	adds	r7, #20
 80090f8:	46bd      	mov	sp, r7
 80090fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fe:	4770      	bx	lr

08009100 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009110:	2b01      	cmp	r3, #1
 8009112:	d101      	bne.n	8009118 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009114:	2302      	movs	r3, #2
 8009116:	e02d      	b.n	8009174 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2201      	movs	r2, #1
 800911c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2224      	movs	r2, #36	@ 0x24
 8009124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f022 0201 	bic.w	r2, r2, #1
 800913e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	683a      	ldr	r2, [r7, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 f84f 	bl	80091f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2220      	movs	r2, #32
 8009166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	3710      	adds	r7, #16
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800918c:	2b01      	cmp	r3, #1
 800918e:	d101      	bne.n	8009194 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009190:	2302      	movs	r3, #2
 8009192:	e02d      	b.n	80091f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2224      	movs	r2, #36	@ 0x24
 80091a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	681a      	ldr	r2, [r3, #0]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f022 0201 	bic.w	r2, r2, #1
 80091ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	683a      	ldr	r2, [r7, #0]
 80091cc:	430a      	orrs	r2, r1
 80091ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 f811 	bl	80091f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2220      	movs	r2, #32
 80091e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80091ee:	2300      	movs	r3, #0
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009204:	2b00      	cmp	r3, #0
 8009206:	d108      	bne.n	800921a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009218:	e031      	b.n	800927e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800921a:	2310      	movs	r3, #16
 800921c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800921e:	2310      	movs	r3, #16
 8009220:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	0e5b      	lsrs	r3, r3, #25
 800922a:	b2db      	uxtb	r3, r3
 800922c:	f003 0307 	and.w	r3, r3, #7
 8009230:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	0f5b      	lsrs	r3, r3, #29
 800923a:	b2db      	uxtb	r3, r3
 800923c:	f003 0307 	and.w	r3, r3, #7
 8009240:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009242:	7bbb      	ldrb	r3, [r7, #14]
 8009244:	7b3a      	ldrb	r2, [r7, #12]
 8009246:	4911      	ldr	r1, [pc, #68]	@ (800928c <UARTEx_SetNbDataToProcess+0x94>)
 8009248:	5c8a      	ldrb	r2, [r1, r2]
 800924a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800924e:	7b3a      	ldrb	r2, [r7, #12]
 8009250:	490f      	ldr	r1, [pc, #60]	@ (8009290 <UARTEx_SetNbDataToProcess+0x98>)
 8009252:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009254:	fb93 f3f2 	sdiv	r3, r3, r2
 8009258:	b29a      	uxth	r2, r3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009260:	7bfb      	ldrb	r3, [r7, #15]
 8009262:	7b7a      	ldrb	r2, [r7, #13]
 8009264:	4909      	ldr	r1, [pc, #36]	@ (800928c <UARTEx_SetNbDataToProcess+0x94>)
 8009266:	5c8a      	ldrb	r2, [r1, r2]
 8009268:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800926c:	7b7a      	ldrb	r2, [r7, #13]
 800926e:	4908      	ldr	r1, [pc, #32]	@ (8009290 <UARTEx_SetNbDataToProcess+0x98>)
 8009270:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009272:	fb93 f3f2 	sdiv	r3, r3, r2
 8009276:	b29a      	uxth	r2, r3
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800927e:	bf00      	nop
 8009280:	3714      	adds	r7, #20
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	0800c1ec 	.word	0x0800c1ec
 8009290:	0800c1f4 	.word	0x0800c1f4

08009294 <__cvt>:
 8009294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009296:	ed2d 8b02 	vpush	{d8}
 800929a:	eeb0 8b40 	vmov.f64	d8, d0
 800929e:	b085      	sub	sp, #20
 80092a0:	4617      	mov	r7, r2
 80092a2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80092a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80092a6:	ee18 2a90 	vmov	r2, s17
 80092aa:	f025 0520 	bic.w	r5, r5, #32
 80092ae:	2a00      	cmp	r2, #0
 80092b0:	bfb6      	itet	lt
 80092b2:	222d      	movlt	r2, #45	@ 0x2d
 80092b4:	2200      	movge	r2, #0
 80092b6:	eeb1 8b40 	vneglt.f64	d8, d0
 80092ba:	2d46      	cmp	r5, #70	@ 0x46
 80092bc:	460c      	mov	r4, r1
 80092be:	701a      	strb	r2, [r3, #0]
 80092c0:	d004      	beq.n	80092cc <__cvt+0x38>
 80092c2:	2d45      	cmp	r5, #69	@ 0x45
 80092c4:	d100      	bne.n	80092c8 <__cvt+0x34>
 80092c6:	3401      	adds	r4, #1
 80092c8:	2102      	movs	r1, #2
 80092ca:	e000      	b.n	80092ce <__cvt+0x3a>
 80092cc:	2103      	movs	r1, #3
 80092ce:	ab03      	add	r3, sp, #12
 80092d0:	9301      	str	r3, [sp, #4]
 80092d2:	ab02      	add	r3, sp, #8
 80092d4:	9300      	str	r3, [sp, #0]
 80092d6:	4622      	mov	r2, r4
 80092d8:	4633      	mov	r3, r6
 80092da:	eeb0 0b48 	vmov.f64	d0, d8
 80092de:	f000 fe3b 	bl	8009f58 <_dtoa_r>
 80092e2:	2d47      	cmp	r5, #71	@ 0x47
 80092e4:	d114      	bne.n	8009310 <__cvt+0x7c>
 80092e6:	07fb      	lsls	r3, r7, #31
 80092e8:	d50a      	bpl.n	8009300 <__cvt+0x6c>
 80092ea:	1902      	adds	r2, r0, r4
 80092ec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80092f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f4:	bf08      	it	eq
 80092f6:	9203      	streq	r2, [sp, #12]
 80092f8:	2130      	movs	r1, #48	@ 0x30
 80092fa:	9b03      	ldr	r3, [sp, #12]
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d319      	bcc.n	8009334 <__cvt+0xa0>
 8009300:	9b03      	ldr	r3, [sp, #12]
 8009302:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009304:	1a1b      	subs	r3, r3, r0
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	b005      	add	sp, #20
 800930a:	ecbd 8b02 	vpop	{d8}
 800930e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009310:	2d46      	cmp	r5, #70	@ 0x46
 8009312:	eb00 0204 	add.w	r2, r0, r4
 8009316:	d1e9      	bne.n	80092ec <__cvt+0x58>
 8009318:	7803      	ldrb	r3, [r0, #0]
 800931a:	2b30      	cmp	r3, #48	@ 0x30
 800931c:	d107      	bne.n	800932e <__cvt+0x9a>
 800931e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009326:	bf1c      	itt	ne
 8009328:	f1c4 0401 	rsbne	r4, r4, #1
 800932c:	6034      	strne	r4, [r6, #0]
 800932e:	6833      	ldr	r3, [r6, #0]
 8009330:	441a      	add	r2, r3
 8009332:	e7db      	b.n	80092ec <__cvt+0x58>
 8009334:	1c5c      	adds	r4, r3, #1
 8009336:	9403      	str	r4, [sp, #12]
 8009338:	7019      	strb	r1, [r3, #0]
 800933a:	e7de      	b.n	80092fa <__cvt+0x66>

0800933c <__exponent>:
 800933c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800933e:	2900      	cmp	r1, #0
 8009340:	bfba      	itte	lt
 8009342:	4249      	neglt	r1, r1
 8009344:	232d      	movlt	r3, #45	@ 0x2d
 8009346:	232b      	movge	r3, #43	@ 0x2b
 8009348:	2909      	cmp	r1, #9
 800934a:	7002      	strb	r2, [r0, #0]
 800934c:	7043      	strb	r3, [r0, #1]
 800934e:	dd29      	ble.n	80093a4 <__exponent+0x68>
 8009350:	f10d 0307 	add.w	r3, sp, #7
 8009354:	461d      	mov	r5, r3
 8009356:	270a      	movs	r7, #10
 8009358:	461a      	mov	r2, r3
 800935a:	fbb1 f6f7 	udiv	r6, r1, r7
 800935e:	fb07 1416 	mls	r4, r7, r6, r1
 8009362:	3430      	adds	r4, #48	@ 0x30
 8009364:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009368:	460c      	mov	r4, r1
 800936a:	2c63      	cmp	r4, #99	@ 0x63
 800936c:	f103 33ff 	add.w	r3, r3, #4294967295
 8009370:	4631      	mov	r1, r6
 8009372:	dcf1      	bgt.n	8009358 <__exponent+0x1c>
 8009374:	3130      	adds	r1, #48	@ 0x30
 8009376:	1e94      	subs	r4, r2, #2
 8009378:	f803 1c01 	strb.w	r1, [r3, #-1]
 800937c:	1c41      	adds	r1, r0, #1
 800937e:	4623      	mov	r3, r4
 8009380:	42ab      	cmp	r3, r5
 8009382:	d30a      	bcc.n	800939a <__exponent+0x5e>
 8009384:	f10d 0309 	add.w	r3, sp, #9
 8009388:	1a9b      	subs	r3, r3, r2
 800938a:	42ac      	cmp	r4, r5
 800938c:	bf88      	it	hi
 800938e:	2300      	movhi	r3, #0
 8009390:	3302      	adds	r3, #2
 8009392:	4403      	add	r3, r0
 8009394:	1a18      	subs	r0, r3, r0
 8009396:	b003      	add	sp, #12
 8009398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800939a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800939e:	f801 6f01 	strb.w	r6, [r1, #1]!
 80093a2:	e7ed      	b.n	8009380 <__exponent+0x44>
 80093a4:	2330      	movs	r3, #48	@ 0x30
 80093a6:	3130      	adds	r1, #48	@ 0x30
 80093a8:	7083      	strb	r3, [r0, #2]
 80093aa:	70c1      	strb	r1, [r0, #3]
 80093ac:	1d03      	adds	r3, r0, #4
 80093ae:	e7f1      	b.n	8009394 <__exponent+0x58>

080093b0 <_printf_float>:
 80093b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b4:	b08d      	sub	sp, #52	@ 0x34
 80093b6:	460c      	mov	r4, r1
 80093b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80093bc:	4616      	mov	r6, r2
 80093be:	461f      	mov	r7, r3
 80093c0:	4605      	mov	r5, r0
 80093c2:	f000 fcbb 	bl	8009d3c <_localeconv_r>
 80093c6:	f8d0 b000 	ldr.w	fp, [r0]
 80093ca:	4658      	mov	r0, fp
 80093cc:	f7f6 ffd8 	bl	8000380 <strlen>
 80093d0:	2300      	movs	r3, #0
 80093d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80093d4:	f8d8 3000 	ldr.w	r3, [r8]
 80093d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80093dc:	6822      	ldr	r2, [r4, #0]
 80093de:	9005      	str	r0, [sp, #20]
 80093e0:	3307      	adds	r3, #7
 80093e2:	f023 0307 	bic.w	r3, r3, #7
 80093e6:	f103 0108 	add.w	r1, r3, #8
 80093ea:	f8c8 1000 	str.w	r1, [r8]
 80093ee:	ed93 0b00 	vldr	d0, [r3]
 80093f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009650 <_printf_float+0x2a0>
 80093f6:	eeb0 7bc0 	vabs.f64	d7, d0
 80093fa:	eeb4 7b46 	vcmp.f64	d7, d6
 80093fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009402:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8009406:	dd24      	ble.n	8009452 <_printf_float+0xa2>
 8009408:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800940c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009410:	d502      	bpl.n	8009418 <_printf_float+0x68>
 8009412:	232d      	movs	r3, #45	@ 0x2d
 8009414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009418:	498f      	ldr	r1, [pc, #572]	@ (8009658 <_printf_float+0x2a8>)
 800941a:	4b90      	ldr	r3, [pc, #576]	@ (800965c <_printf_float+0x2ac>)
 800941c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009420:	bf8c      	ite	hi
 8009422:	4688      	movhi	r8, r1
 8009424:	4698      	movls	r8, r3
 8009426:	f022 0204 	bic.w	r2, r2, #4
 800942a:	2303      	movs	r3, #3
 800942c:	6123      	str	r3, [r4, #16]
 800942e:	6022      	str	r2, [r4, #0]
 8009430:	f04f 0a00 	mov.w	sl, #0
 8009434:	9700      	str	r7, [sp, #0]
 8009436:	4633      	mov	r3, r6
 8009438:	aa0b      	add	r2, sp, #44	@ 0x2c
 800943a:	4621      	mov	r1, r4
 800943c:	4628      	mov	r0, r5
 800943e:	f000 f9d1 	bl	80097e4 <_printf_common>
 8009442:	3001      	adds	r0, #1
 8009444:	f040 8089 	bne.w	800955a <_printf_float+0x1aa>
 8009448:	f04f 30ff 	mov.w	r0, #4294967295
 800944c:	b00d      	add	sp, #52	@ 0x34
 800944e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009452:	eeb4 0b40 	vcmp.f64	d0, d0
 8009456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800945a:	d709      	bvc.n	8009470 <_printf_float+0xc0>
 800945c:	ee10 3a90 	vmov	r3, s1
 8009460:	2b00      	cmp	r3, #0
 8009462:	bfbc      	itt	lt
 8009464:	232d      	movlt	r3, #45	@ 0x2d
 8009466:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800946a:	497d      	ldr	r1, [pc, #500]	@ (8009660 <_printf_float+0x2b0>)
 800946c:	4b7d      	ldr	r3, [pc, #500]	@ (8009664 <_printf_float+0x2b4>)
 800946e:	e7d5      	b.n	800941c <_printf_float+0x6c>
 8009470:	6863      	ldr	r3, [r4, #4]
 8009472:	1c59      	adds	r1, r3, #1
 8009474:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009478:	d139      	bne.n	80094ee <_printf_float+0x13e>
 800947a:	2306      	movs	r3, #6
 800947c:	6063      	str	r3, [r4, #4]
 800947e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009482:	2300      	movs	r3, #0
 8009484:	6022      	str	r2, [r4, #0]
 8009486:	9303      	str	r3, [sp, #12]
 8009488:	ab0a      	add	r3, sp, #40	@ 0x28
 800948a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800948e:	ab09      	add	r3, sp, #36	@ 0x24
 8009490:	9300      	str	r3, [sp, #0]
 8009492:	6861      	ldr	r1, [r4, #4]
 8009494:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009498:	4628      	mov	r0, r5
 800949a:	f7ff fefb 	bl	8009294 <__cvt>
 800949e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80094a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80094a4:	4680      	mov	r8, r0
 80094a6:	d129      	bne.n	80094fc <_printf_float+0x14c>
 80094a8:	1cc8      	adds	r0, r1, #3
 80094aa:	db02      	blt.n	80094b2 <_printf_float+0x102>
 80094ac:	6863      	ldr	r3, [r4, #4]
 80094ae:	4299      	cmp	r1, r3
 80094b0:	dd41      	ble.n	8009536 <_printf_float+0x186>
 80094b2:	f1a9 0902 	sub.w	r9, r9, #2
 80094b6:	fa5f f989 	uxtb.w	r9, r9
 80094ba:	3901      	subs	r1, #1
 80094bc:	464a      	mov	r2, r9
 80094be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80094c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80094c4:	f7ff ff3a 	bl	800933c <__exponent>
 80094c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80094ca:	1813      	adds	r3, r2, r0
 80094cc:	2a01      	cmp	r2, #1
 80094ce:	4682      	mov	sl, r0
 80094d0:	6123      	str	r3, [r4, #16]
 80094d2:	dc02      	bgt.n	80094da <_printf_float+0x12a>
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	07d2      	lsls	r2, r2, #31
 80094d8:	d501      	bpl.n	80094de <_printf_float+0x12e>
 80094da:	3301      	adds	r3, #1
 80094dc:	6123      	str	r3, [r4, #16]
 80094de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0a6      	beq.n	8009434 <_printf_float+0x84>
 80094e6:	232d      	movs	r3, #45	@ 0x2d
 80094e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80094ec:	e7a2      	b.n	8009434 <_printf_float+0x84>
 80094ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80094f2:	d1c4      	bne.n	800947e <_printf_float+0xce>
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d1c2      	bne.n	800947e <_printf_float+0xce>
 80094f8:	2301      	movs	r3, #1
 80094fa:	e7bf      	b.n	800947c <_printf_float+0xcc>
 80094fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009500:	d9db      	bls.n	80094ba <_printf_float+0x10a>
 8009502:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8009506:	d118      	bne.n	800953a <_printf_float+0x18a>
 8009508:	2900      	cmp	r1, #0
 800950a:	6863      	ldr	r3, [r4, #4]
 800950c:	dd0b      	ble.n	8009526 <_printf_float+0x176>
 800950e:	6121      	str	r1, [r4, #16]
 8009510:	b913      	cbnz	r3, 8009518 <_printf_float+0x168>
 8009512:	6822      	ldr	r2, [r4, #0]
 8009514:	07d0      	lsls	r0, r2, #31
 8009516:	d502      	bpl.n	800951e <_printf_float+0x16e>
 8009518:	3301      	adds	r3, #1
 800951a:	440b      	add	r3, r1
 800951c:	6123      	str	r3, [r4, #16]
 800951e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009520:	f04f 0a00 	mov.w	sl, #0
 8009524:	e7db      	b.n	80094de <_printf_float+0x12e>
 8009526:	b913      	cbnz	r3, 800952e <_printf_float+0x17e>
 8009528:	6822      	ldr	r2, [r4, #0]
 800952a:	07d2      	lsls	r2, r2, #31
 800952c:	d501      	bpl.n	8009532 <_printf_float+0x182>
 800952e:	3302      	adds	r3, #2
 8009530:	e7f4      	b.n	800951c <_printf_float+0x16c>
 8009532:	2301      	movs	r3, #1
 8009534:	e7f2      	b.n	800951c <_printf_float+0x16c>
 8009536:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800953a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800953c:	4299      	cmp	r1, r3
 800953e:	db05      	blt.n	800954c <_printf_float+0x19c>
 8009540:	6823      	ldr	r3, [r4, #0]
 8009542:	6121      	str	r1, [r4, #16]
 8009544:	07d8      	lsls	r0, r3, #31
 8009546:	d5ea      	bpl.n	800951e <_printf_float+0x16e>
 8009548:	1c4b      	adds	r3, r1, #1
 800954a:	e7e7      	b.n	800951c <_printf_float+0x16c>
 800954c:	2900      	cmp	r1, #0
 800954e:	bfd4      	ite	le
 8009550:	f1c1 0202 	rsble	r2, r1, #2
 8009554:	2201      	movgt	r2, #1
 8009556:	4413      	add	r3, r2
 8009558:	e7e0      	b.n	800951c <_printf_float+0x16c>
 800955a:	6823      	ldr	r3, [r4, #0]
 800955c:	055a      	lsls	r2, r3, #21
 800955e:	d407      	bmi.n	8009570 <_printf_float+0x1c0>
 8009560:	6923      	ldr	r3, [r4, #16]
 8009562:	4642      	mov	r2, r8
 8009564:	4631      	mov	r1, r6
 8009566:	4628      	mov	r0, r5
 8009568:	47b8      	blx	r7
 800956a:	3001      	adds	r0, #1
 800956c:	d12a      	bne.n	80095c4 <_printf_float+0x214>
 800956e:	e76b      	b.n	8009448 <_printf_float+0x98>
 8009570:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009574:	f240 80e0 	bls.w	8009738 <_printf_float+0x388>
 8009578:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800957c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009584:	d133      	bne.n	80095ee <_printf_float+0x23e>
 8009586:	4a38      	ldr	r2, [pc, #224]	@ (8009668 <_printf_float+0x2b8>)
 8009588:	2301      	movs	r3, #1
 800958a:	4631      	mov	r1, r6
 800958c:	4628      	mov	r0, r5
 800958e:	47b8      	blx	r7
 8009590:	3001      	adds	r0, #1
 8009592:	f43f af59 	beq.w	8009448 <_printf_float+0x98>
 8009596:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800959a:	4543      	cmp	r3, r8
 800959c:	db02      	blt.n	80095a4 <_printf_float+0x1f4>
 800959e:	6823      	ldr	r3, [r4, #0]
 80095a0:	07d8      	lsls	r0, r3, #31
 80095a2:	d50f      	bpl.n	80095c4 <_printf_float+0x214>
 80095a4:	9b05      	ldr	r3, [sp, #20]
 80095a6:	465a      	mov	r2, fp
 80095a8:	4631      	mov	r1, r6
 80095aa:	4628      	mov	r0, r5
 80095ac:	47b8      	blx	r7
 80095ae:	3001      	adds	r0, #1
 80095b0:	f43f af4a 	beq.w	8009448 <_printf_float+0x98>
 80095b4:	f04f 0900 	mov.w	r9, #0
 80095b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80095bc:	f104 0a1a 	add.w	sl, r4, #26
 80095c0:	45c8      	cmp	r8, r9
 80095c2:	dc09      	bgt.n	80095d8 <_printf_float+0x228>
 80095c4:	6823      	ldr	r3, [r4, #0]
 80095c6:	079b      	lsls	r3, r3, #30
 80095c8:	f100 8107 	bmi.w	80097da <_printf_float+0x42a>
 80095cc:	68e0      	ldr	r0, [r4, #12]
 80095ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095d0:	4298      	cmp	r0, r3
 80095d2:	bfb8      	it	lt
 80095d4:	4618      	movlt	r0, r3
 80095d6:	e739      	b.n	800944c <_printf_float+0x9c>
 80095d8:	2301      	movs	r3, #1
 80095da:	4652      	mov	r2, sl
 80095dc:	4631      	mov	r1, r6
 80095de:	4628      	mov	r0, r5
 80095e0:	47b8      	blx	r7
 80095e2:	3001      	adds	r0, #1
 80095e4:	f43f af30 	beq.w	8009448 <_printf_float+0x98>
 80095e8:	f109 0901 	add.w	r9, r9, #1
 80095ec:	e7e8      	b.n	80095c0 <_printf_float+0x210>
 80095ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	dc3b      	bgt.n	800966c <_printf_float+0x2bc>
 80095f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009668 <_printf_float+0x2b8>)
 80095f6:	2301      	movs	r3, #1
 80095f8:	4631      	mov	r1, r6
 80095fa:	4628      	mov	r0, r5
 80095fc:	47b8      	blx	r7
 80095fe:	3001      	adds	r0, #1
 8009600:	f43f af22 	beq.w	8009448 <_printf_float+0x98>
 8009604:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009608:	ea59 0303 	orrs.w	r3, r9, r3
 800960c:	d102      	bne.n	8009614 <_printf_float+0x264>
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	07d9      	lsls	r1, r3, #31
 8009612:	d5d7      	bpl.n	80095c4 <_printf_float+0x214>
 8009614:	9b05      	ldr	r3, [sp, #20]
 8009616:	465a      	mov	r2, fp
 8009618:	4631      	mov	r1, r6
 800961a:	4628      	mov	r0, r5
 800961c:	47b8      	blx	r7
 800961e:	3001      	adds	r0, #1
 8009620:	f43f af12 	beq.w	8009448 <_printf_float+0x98>
 8009624:	f04f 0a00 	mov.w	sl, #0
 8009628:	f104 0b1a 	add.w	fp, r4, #26
 800962c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800962e:	425b      	negs	r3, r3
 8009630:	4553      	cmp	r3, sl
 8009632:	dc01      	bgt.n	8009638 <_printf_float+0x288>
 8009634:	464b      	mov	r3, r9
 8009636:	e794      	b.n	8009562 <_printf_float+0x1b2>
 8009638:	2301      	movs	r3, #1
 800963a:	465a      	mov	r2, fp
 800963c:	4631      	mov	r1, r6
 800963e:	4628      	mov	r0, r5
 8009640:	47b8      	blx	r7
 8009642:	3001      	adds	r0, #1
 8009644:	f43f af00 	beq.w	8009448 <_printf_float+0x98>
 8009648:	f10a 0a01 	add.w	sl, sl, #1
 800964c:	e7ee      	b.n	800962c <_printf_float+0x27c>
 800964e:	bf00      	nop
 8009650:	ffffffff 	.word	0xffffffff
 8009654:	7fefffff 	.word	0x7fefffff
 8009658:	0800c200 	.word	0x0800c200
 800965c:	0800c1fc 	.word	0x0800c1fc
 8009660:	0800c208 	.word	0x0800c208
 8009664:	0800c204 	.word	0x0800c204
 8009668:	0800c20c 	.word	0x0800c20c
 800966c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800966e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009672:	4553      	cmp	r3, sl
 8009674:	bfa8      	it	ge
 8009676:	4653      	movge	r3, sl
 8009678:	2b00      	cmp	r3, #0
 800967a:	4699      	mov	r9, r3
 800967c:	dc37      	bgt.n	80096ee <_printf_float+0x33e>
 800967e:	2300      	movs	r3, #0
 8009680:	9307      	str	r3, [sp, #28]
 8009682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009686:	f104 021a 	add.w	r2, r4, #26
 800968a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800968c:	9907      	ldr	r1, [sp, #28]
 800968e:	9306      	str	r3, [sp, #24]
 8009690:	eba3 0309 	sub.w	r3, r3, r9
 8009694:	428b      	cmp	r3, r1
 8009696:	dc31      	bgt.n	80096fc <_printf_float+0x34c>
 8009698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800969a:	459a      	cmp	sl, r3
 800969c:	dc3b      	bgt.n	8009716 <_printf_float+0x366>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	07da      	lsls	r2, r3, #31
 80096a2:	d438      	bmi.n	8009716 <_printf_float+0x366>
 80096a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096a6:	ebaa 0903 	sub.w	r9, sl, r3
 80096aa:	9b06      	ldr	r3, [sp, #24]
 80096ac:	ebaa 0303 	sub.w	r3, sl, r3
 80096b0:	4599      	cmp	r9, r3
 80096b2:	bfa8      	it	ge
 80096b4:	4699      	movge	r9, r3
 80096b6:	f1b9 0f00 	cmp.w	r9, #0
 80096ba:	dc34      	bgt.n	8009726 <_printf_float+0x376>
 80096bc:	f04f 0800 	mov.w	r8, #0
 80096c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096c4:	f104 0b1a 	add.w	fp, r4, #26
 80096c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096ca:	ebaa 0303 	sub.w	r3, sl, r3
 80096ce:	eba3 0309 	sub.w	r3, r3, r9
 80096d2:	4543      	cmp	r3, r8
 80096d4:	f77f af76 	ble.w	80095c4 <_printf_float+0x214>
 80096d8:	2301      	movs	r3, #1
 80096da:	465a      	mov	r2, fp
 80096dc:	4631      	mov	r1, r6
 80096de:	4628      	mov	r0, r5
 80096e0:	47b8      	blx	r7
 80096e2:	3001      	adds	r0, #1
 80096e4:	f43f aeb0 	beq.w	8009448 <_printf_float+0x98>
 80096e8:	f108 0801 	add.w	r8, r8, #1
 80096ec:	e7ec      	b.n	80096c8 <_printf_float+0x318>
 80096ee:	4642      	mov	r2, r8
 80096f0:	4631      	mov	r1, r6
 80096f2:	4628      	mov	r0, r5
 80096f4:	47b8      	blx	r7
 80096f6:	3001      	adds	r0, #1
 80096f8:	d1c1      	bne.n	800967e <_printf_float+0x2ce>
 80096fa:	e6a5      	b.n	8009448 <_printf_float+0x98>
 80096fc:	2301      	movs	r3, #1
 80096fe:	4631      	mov	r1, r6
 8009700:	4628      	mov	r0, r5
 8009702:	9206      	str	r2, [sp, #24]
 8009704:	47b8      	blx	r7
 8009706:	3001      	adds	r0, #1
 8009708:	f43f ae9e 	beq.w	8009448 <_printf_float+0x98>
 800970c:	9b07      	ldr	r3, [sp, #28]
 800970e:	9a06      	ldr	r2, [sp, #24]
 8009710:	3301      	adds	r3, #1
 8009712:	9307      	str	r3, [sp, #28]
 8009714:	e7b9      	b.n	800968a <_printf_float+0x2da>
 8009716:	9b05      	ldr	r3, [sp, #20]
 8009718:	465a      	mov	r2, fp
 800971a:	4631      	mov	r1, r6
 800971c:	4628      	mov	r0, r5
 800971e:	47b8      	blx	r7
 8009720:	3001      	adds	r0, #1
 8009722:	d1bf      	bne.n	80096a4 <_printf_float+0x2f4>
 8009724:	e690      	b.n	8009448 <_printf_float+0x98>
 8009726:	9a06      	ldr	r2, [sp, #24]
 8009728:	464b      	mov	r3, r9
 800972a:	4442      	add	r2, r8
 800972c:	4631      	mov	r1, r6
 800972e:	4628      	mov	r0, r5
 8009730:	47b8      	blx	r7
 8009732:	3001      	adds	r0, #1
 8009734:	d1c2      	bne.n	80096bc <_printf_float+0x30c>
 8009736:	e687      	b.n	8009448 <_printf_float+0x98>
 8009738:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800973c:	f1b9 0f01 	cmp.w	r9, #1
 8009740:	dc01      	bgt.n	8009746 <_printf_float+0x396>
 8009742:	07db      	lsls	r3, r3, #31
 8009744:	d536      	bpl.n	80097b4 <_printf_float+0x404>
 8009746:	2301      	movs	r3, #1
 8009748:	4642      	mov	r2, r8
 800974a:	4631      	mov	r1, r6
 800974c:	4628      	mov	r0, r5
 800974e:	47b8      	blx	r7
 8009750:	3001      	adds	r0, #1
 8009752:	f43f ae79 	beq.w	8009448 <_printf_float+0x98>
 8009756:	9b05      	ldr	r3, [sp, #20]
 8009758:	465a      	mov	r2, fp
 800975a:	4631      	mov	r1, r6
 800975c:	4628      	mov	r0, r5
 800975e:	47b8      	blx	r7
 8009760:	3001      	adds	r0, #1
 8009762:	f43f ae71 	beq.w	8009448 <_printf_float+0x98>
 8009766:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800976a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800976e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009772:	f109 39ff 	add.w	r9, r9, #4294967295
 8009776:	d018      	beq.n	80097aa <_printf_float+0x3fa>
 8009778:	464b      	mov	r3, r9
 800977a:	f108 0201 	add.w	r2, r8, #1
 800977e:	4631      	mov	r1, r6
 8009780:	4628      	mov	r0, r5
 8009782:	47b8      	blx	r7
 8009784:	3001      	adds	r0, #1
 8009786:	d10c      	bne.n	80097a2 <_printf_float+0x3f2>
 8009788:	e65e      	b.n	8009448 <_printf_float+0x98>
 800978a:	2301      	movs	r3, #1
 800978c:	465a      	mov	r2, fp
 800978e:	4631      	mov	r1, r6
 8009790:	4628      	mov	r0, r5
 8009792:	47b8      	blx	r7
 8009794:	3001      	adds	r0, #1
 8009796:	f43f ae57 	beq.w	8009448 <_printf_float+0x98>
 800979a:	f108 0801 	add.w	r8, r8, #1
 800979e:	45c8      	cmp	r8, r9
 80097a0:	dbf3      	blt.n	800978a <_printf_float+0x3da>
 80097a2:	4653      	mov	r3, sl
 80097a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80097a8:	e6dc      	b.n	8009564 <_printf_float+0x1b4>
 80097aa:	f04f 0800 	mov.w	r8, #0
 80097ae:	f104 0b1a 	add.w	fp, r4, #26
 80097b2:	e7f4      	b.n	800979e <_printf_float+0x3ee>
 80097b4:	2301      	movs	r3, #1
 80097b6:	4642      	mov	r2, r8
 80097b8:	e7e1      	b.n	800977e <_printf_float+0x3ce>
 80097ba:	2301      	movs	r3, #1
 80097bc:	464a      	mov	r2, r9
 80097be:	4631      	mov	r1, r6
 80097c0:	4628      	mov	r0, r5
 80097c2:	47b8      	blx	r7
 80097c4:	3001      	adds	r0, #1
 80097c6:	f43f ae3f 	beq.w	8009448 <_printf_float+0x98>
 80097ca:	f108 0801 	add.w	r8, r8, #1
 80097ce:	68e3      	ldr	r3, [r4, #12]
 80097d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097d2:	1a5b      	subs	r3, r3, r1
 80097d4:	4543      	cmp	r3, r8
 80097d6:	dcf0      	bgt.n	80097ba <_printf_float+0x40a>
 80097d8:	e6f8      	b.n	80095cc <_printf_float+0x21c>
 80097da:	f04f 0800 	mov.w	r8, #0
 80097de:	f104 0919 	add.w	r9, r4, #25
 80097e2:	e7f4      	b.n	80097ce <_printf_float+0x41e>

080097e4 <_printf_common>:
 80097e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097e8:	4616      	mov	r6, r2
 80097ea:	4698      	mov	r8, r3
 80097ec:	688a      	ldr	r2, [r1, #8]
 80097ee:	690b      	ldr	r3, [r1, #16]
 80097f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097f4:	4293      	cmp	r3, r2
 80097f6:	bfb8      	it	lt
 80097f8:	4613      	movlt	r3, r2
 80097fa:	6033      	str	r3, [r6, #0]
 80097fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009800:	4607      	mov	r7, r0
 8009802:	460c      	mov	r4, r1
 8009804:	b10a      	cbz	r2, 800980a <_printf_common+0x26>
 8009806:	3301      	adds	r3, #1
 8009808:	6033      	str	r3, [r6, #0]
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	0699      	lsls	r1, r3, #26
 800980e:	bf42      	ittt	mi
 8009810:	6833      	ldrmi	r3, [r6, #0]
 8009812:	3302      	addmi	r3, #2
 8009814:	6033      	strmi	r3, [r6, #0]
 8009816:	6825      	ldr	r5, [r4, #0]
 8009818:	f015 0506 	ands.w	r5, r5, #6
 800981c:	d106      	bne.n	800982c <_printf_common+0x48>
 800981e:	f104 0a19 	add.w	sl, r4, #25
 8009822:	68e3      	ldr	r3, [r4, #12]
 8009824:	6832      	ldr	r2, [r6, #0]
 8009826:	1a9b      	subs	r3, r3, r2
 8009828:	42ab      	cmp	r3, r5
 800982a:	dc26      	bgt.n	800987a <_printf_common+0x96>
 800982c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009830:	6822      	ldr	r2, [r4, #0]
 8009832:	3b00      	subs	r3, #0
 8009834:	bf18      	it	ne
 8009836:	2301      	movne	r3, #1
 8009838:	0692      	lsls	r2, r2, #26
 800983a:	d42b      	bmi.n	8009894 <_printf_common+0xb0>
 800983c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009840:	4641      	mov	r1, r8
 8009842:	4638      	mov	r0, r7
 8009844:	47c8      	blx	r9
 8009846:	3001      	adds	r0, #1
 8009848:	d01e      	beq.n	8009888 <_printf_common+0xa4>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	6922      	ldr	r2, [r4, #16]
 800984e:	f003 0306 	and.w	r3, r3, #6
 8009852:	2b04      	cmp	r3, #4
 8009854:	bf02      	ittt	eq
 8009856:	68e5      	ldreq	r5, [r4, #12]
 8009858:	6833      	ldreq	r3, [r6, #0]
 800985a:	1aed      	subeq	r5, r5, r3
 800985c:	68a3      	ldr	r3, [r4, #8]
 800985e:	bf0c      	ite	eq
 8009860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009864:	2500      	movne	r5, #0
 8009866:	4293      	cmp	r3, r2
 8009868:	bfc4      	itt	gt
 800986a:	1a9b      	subgt	r3, r3, r2
 800986c:	18ed      	addgt	r5, r5, r3
 800986e:	2600      	movs	r6, #0
 8009870:	341a      	adds	r4, #26
 8009872:	42b5      	cmp	r5, r6
 8009874:	d11a      	bne.n	80098ac <_printf_common+0xc8>
 8009876:	2000      	movs	r0, #0
 8009878:	e008      	b.n	800988c <_printf_common+0xa8>
 800987a:	2301      	movs	r3, #1
 800987c:	4652      	mov	r2, sl
 800987e:	4641      	mov	r1, r8
 8009880:	4638      	mov	r0, r7
 8009882:	47c8      	blx	r9
 8009884:	3001      	adds	r0, #1
 8009886:	d103      	bne.n	8009890 <_printf_common+0xac>
 8009888:	f04f 30ff 	mov.w	r0, #4294967295
 800988c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009890:	3501      	adds	r5, #1
 8009892:	e7c6      	b.n	8009822 <_printf_common+0x3e>
 8009894:	18e1      	adds	r1, r4, r3
 8009896:	1c5a      	adds	r2, r3, #1
 8009898:	2030      	movs	r0, #48	@ 0x30
 800989a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800989e:	4422      	add	r2, r4
 80098a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098a8:	3302      	adds	r3, #2
 80098aa:	e7c7      	b.n	800983c <_printf_common+0x58>
 80098ac:	2301      	movs	r3, #1
 80098ae:	4622      	mov	r2, r4
 80098b0:	4641      	mov	r1, r8
 80098b2:	4638      	mov	r0, r7
 80098b4:	47c8      	blx	r9
 80098b6:	3001      	adds	r0, #1
 80098b8:	d0e6      	beq.n	8009888 <_printf_common+0xa4>
 80098ba:	3601      	adds	r6, #1
 80098bc:	e7d9      	b.n	8009872 <_printf_common+0x8e>
	...

080098c0 <_printf_i>:
 80098c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098c4:	7e0f      	ldrb	r7, [r1, #24]
 80098c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098c8:	2f78      	cmp	r7, #120	@ 0x78
 80098ca:	4691      	mov	r9, r2
 80098cc:	4680      	mov	r8, r0
 80098ce:	460c      	mov	r4, r1
 80098d0:	469a      	mov	sl, r3
 80098d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098d6:	d807      	bhi.n	80098e8 <_printf_i+0x28>
 80098d8:	2f62      	cmp	r7, #98	@ 0x62
 80098da:	d80a      	bhi.n	80098f2 <_printf_i+0x32>
 80098dc:	2f00      	cmp	r7, #0
 80098de:	f000 80d1 	beq.w	8009a84 <_printf_i+0x1c4>
 80098e2:	2f58      	cmp	r7, #88	@ 0x58
 80098e4:	f000 80b8 	beq.w	8009a58 <_printf_i+0x198>
 80098e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80098f0:	e03a      	b.n	8009968 <_printf_i+0xa8>
 80098f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80098f6:	2b15      	cmp	r3, #21
 80098f8:	d8f6      	bhi.n	80098e8 <_printf_i+0x28>
 80098fa:	a101      	add	r1, pc, #4	@ (adr r1, 8009900 <_printf_i+0x40>)
 80098fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009900:	08009959 	.word	0x08009959
 8009904:	0800996d 	.word	0x0800996d
 8009908:	080098e9 	.word	0x080098e9
 800990c:	080098e9 	.word	0x080098e9
 8009910:	080098e9 	.word	0x080098e9
 8009914:	080098e9 	.word	0x080098e9
 8009918:	0800996d 	.word	0x0800996d
 800991c:	080098e9 	.word	0x080098e9
 8009920:	080098e9 	.word	0x080098e9
 8009924:	080098e9 	.word	0x080098e9
 8009928:	080098e9 	.word	0x080098e9
 800992c:	08009a6b 	.word	0x08009a6b
 8009930:	08009997 	.word	0x08009997
 8009934:	08009a25 	.word	0x08009a25
 8009938:	080098e9 	.word	0x080098e9
 800993c:	080098e9 	.word	0x080098e9
 8009940:	08009a8d 	.word	0x08009a8d
 8009944:	080098e9 	.word	0x080098e9
 8009948:	08009997 	.word	0x08009997
 800994c:	080098e9 	.word	0x080098e9
 8009950:	080098e9 	.word	0x080098e9
 8009954:	08009a2d 	.word	0x08009a2d
 8009958:	6833      	ldr	r3, [r6, #0]
 800995a:	1d1a      	adds	r2, r3, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	6032      	str	r2, [r6, #0]
 8009960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009964:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009968:	2301      	movs	r3, #1
 800996a:	e09c      	b.n	8009aa6 <_printf_i+0x1e6>
 800996c:	6833      	ldr	r3, [r6, #0]
 800996e:	6820      	ldr	r0, [r4, #0]
 8009970:	1d19      	adds	r1, r3, #4
 8009972:	6031      	str	r1, [r6, #0]
 8009974:	0606      	lsls	r6, r0, #24
 8009976:	d501      	bpl.n	800997c <_printf_i+0xbc>
 8009978:	681d      	ldr	r5, [r3, #0]
 800997a:	e003      	b.n	8009984 <_printf_i+0xc4>
 800997c:	0645      	lsls	r5, r0, #25
 800997e:	d5fb      	bpl.n	8009978 <_printf_i+0xb8>
 8009980:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009984:	2d00      	cmp	r5, #0
 8009986:	da03      	bge.n	8009990 <_printf_i+0xd0>
 8009988:	232d      	movs	r3, #45	@ 0x2d
 800998a:	426d      	negs	r5, r5
 800998c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009990:	4858      	ldr	r0, [pc, #352]	@ (8009af4 <_printf_i+0x234>)
 8009992:	230a      	movs	r3, #10
 8009994:	e011      	b.n	80099ba <_printf_i+0xfa>
 8009996:	6821      	ldr	r1, [r4, #0]
 8009998:	6833      	ldr	r3, [r6, #0]
 800999a:	0608      	lsls	r0, r1, #24
 800999c:	f853 5b04 	ldr.w	r5, [r3], #4
 80099a0:	d402      	bmi.n	80099a8 <_printf_i+0xe8>
 80099a2:	0649      	lsls	r1, r1, #25
 80099a4:	bf48      	it	mi
 80099a6:	b2ad      	uxthmi	r5, r5
 80099a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80099aa:	4852      	ldr	r0, [pc, #328]	@ (8009af4 <_printf_i+0x234>)
 80099ac:	6033      	str	r3, [r6, #0]
 80099ae:	bf14      	ite	ne
 80099b0:	230a      	movne	r3, #10
 80099b2:	2308      	moveq	r3, #8
 80099b4:	2100      	movs	r1, #0
 80099b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099ba:	6866      	ldr	r6, [r4, #4]
 80099bc:	60a6      	str	r6, [r4, #8]
 80099be:	2e00      	cmp	r6, #0
 80099c0:	db05      	blt.n	80099ce <_printf_i+0x10e>
 80099c2:	6821      	ldr	r1, [r4, #0]
 80099c4:	432e      	orrs	r6, r5
 80099c6:	f021 0104 	bic.w	r1, r1, #4
 80099ca:	6021      	str	r1, [r4, #0]
 80099cc:	d04b      	beq.n	8009a66 <_printf_i+0x1a6>
 80099ce:	4616      	mov	r6, r2
 80099d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80099d4:	fb03 5711 	mls	r7, r3, r1, r5
 80099d8:	5dc7      	ldrb	r7, [r0, r7]
 80099da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099de:	462f      	mov	r7, r5
 80099e0:	42bb      	cmp	r3, r7
 80099e2:	460d      	mov	r5, r1
 80099e4:	d9f4      	bls.n	80099d0 <_printf_i+0x110>
 80099e6:	2b08      	cmp	r3, #8
 80099e8:	d10b      	bne.n	8009a02 <_printf_i+0x142>
 80099ea:	6823      	ldr	r3, [r4, #0]
 80099ec:	07df      	lsls	r7, r3, #31
 80099ee:	d508      	bpl.n	8009a02 <_printf_i+0x142>
 80099f0:	6923      	ldr	r3, [r4, #16]
 80099f2:	6861      	ldr	r1, [r4, #4]
 80099f4:	4299      	cmp	r1, r3
 80099f6:	bfde      	ittt	le
 80099f8:	2330      	movle	r3, #48	@ 0x30
 80099fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80099fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a02:	1b92      	subs	r2, r2, r6
 8009a04:	6122      	str	r2, [r4, #16]
 8009a06:	f8cd a000 	str.w	sl, [sp]
 8009a0a:	464b      	mov	r3, r9
 8009a0c:	aa03      	add	r2, sp, #12
 8009a0e:	4621      	mov	r1, r4
 8009a10:	4640      	mov	r0, r8
 8009a12:	f7ff fee7 	bl	80097e4 <_printf_common>
 8009a16:	3001      	adds	r0, #1
 8009a18:	d14a      	bne.n	8009ab0 <_printf_i+0x1f0>
 8009a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a1e:	b004      	add	sp, #16
 8009a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a24:	6823      	ldr	r3, [r4, #0]
 8009a26:	f043 0320 	orr.w	r3, r3, #32
 8009a2a:	6023      	str	r3, [r4, #0]
 8009a2c:	4832      	ldr	r0, [pc, #200]	@ (8009af8 <_printf_i+0x238>)
 8009a2e:	2778      	movs	r7, #120	@ 0x78
 8009a30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a34:	6823      	ldr	r3, [r4, #0]
 8009a36:	6831      	ldr	r1, [r6, #0]
 8009a38:	061f      	lsls	r7, r3, #24
 8009a3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a3e:	d402      	bmi.n	8009a46 <_printf_i+0x186>
 8009a40:	065f      	lsls	r7, r3, #25
 8009a42:	bf48      	it	mi
 8009a44:	b2ad      	uxthmi	r5, r5
 8009a46:	6031      	str	r1, [r6, #0]
 8009a48:	07d9      	lsls	r1, r3, #31
 8009a4a:	bf44      	itt	mi
 8009a4c:	f043 0320 	orrmi.w	r3, r3, #32
 8009a50:	6023      	strmi	r3, [r4, #0]
 8009a52:	b11d      	cbz	r5, 8009a5c <_printf_i+0x19c>
 8009a54:	2310      	movs	r3, #16
 8009a56:	e7ad      	b.n	80099b4 <_printf_i+0xf4>
 8009a58:	4826      	ldr	r0, [pc, #152]	@ (8009af4 <_printf_i+0x234>)
 8009a5a:	e7e9      	b.n	8009a30 <_printf_i+0x170>
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	f023 0320 	bic.w	r3, r3, #32
 8009a62:	6023      	str	r3, [r4, #0]
 8009a64:	e7f6      	b.n	8009a54 <_printf_i+0x194>
 8009a66:	4616      	mov	r6, r2
 8009a68:	e7bd      	b.n	80099e6 <_printf_i+0x126>
 8009a6a:	6833      	ldr	r3, [r6, #0]
 8009a6c:	6825      	ldr	r5, [r4, #0]
 8009a6e:	6961      	ldr	r1, [r4, #20]
 8009a70:	1d18      	adds	r0, r3, #4
 8009a72:	6030      	str	r0, [r6, #0]
 8009a74:	062e      	lsls	r6, r5, #24
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	d501      	bpl.n	8009a7e <_printf_i+0x1be>
 8009a7a:	6019      	str	r1, [r3, #0]
 8009a7c:	e002      	b.n	8009a84 <_printf_i+0x1c4>
 8009a7e:	0668      	lsls	r0, r5, #25
 8009a80:	d5fb      	bpl.n	8009a7a <_printf_i+0x1ba>
 8009a82:	8019      	strh	r1, [r3, #0]
 8009a84:	2300      	movs	r3, #0
 8009a86:	6123      	str	r3, [r4, #16]
 8009a88:	4616      	mov	r6, r2
 8009a8a:	e7bc      	b.n	8009a06 <_printf_i+0x146>
 8009a8c:	6833      	ldr	r3, [r6, #0]
 8009a8e:	1d1a      	adds	r2, r3, #4
 8009a90:	6032      	str	r2, [r6, #0]
 8009a92:	681e      	ldr	r6, [r3, #0]
 8009a94:	6862      	ldr	r2, [r4, #4]
 8009a96:	2100      	movs	r1, #0
 8009a98:	4630      	mov	r0, r6
 8009a9a:	f7f6 fc21 	bl	80002e0 <memchr>
 8009a9e:	b108      	cbz	r0, 8009aa4 <_printf_i+0x1e4>
 8009aa0:	1b80      	subs	r0, r0, r6
 8009aa2:	6060      	str	r0, [r4, #4]
 8009aa4:	6863      	ldr	r3, [r4, #4]
 8009aa6:	6123      	str	r3, [r4, #16]
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aae:	e7aa      	b.n	8009a06 <_printf_i+0x146>
 8009ab0:	6923      	ldr	r3, [r4, #16]
 8009ab2:	4632      	mov	r2, r6
 8009ab4:	4649      	mov	r1, r9
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	47d0      	blx	sl
 8009aba:	3001      	adds	r0, #1
 8009abc:	d0ad      	beq.n	8009a1a <_printf_i+0x15a>
 8009abe:	6823      	ldr	r3, [r4, #0]
 8009ac0:	079b      	lsls	r3, r3, #30
 8009ac2:	d413      	bmi.n	8009aec <_printf_i+0x22c>
 8009ac4:	68e0      	ldr	r0, [r4, #12]
 8009ac6:	9b03      	ldr	r3, [sp, #12]
 8009ac8:	4298      	cmp	r0, r3
 8009aca:	bfb8      	it	lt
 8009acc:	4618      	movlt	r0, r3
 8009ace:	e7a6      	b.n	8009a1e <_printf_i+0x15e>
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	4632      	mov	r2, r6
 8009ad4:	4649      	mov	r1, r9
 8009ad6:	4640      	mov	r0, r8
 8009ad8:	47d0      	blx	sl
 8009ada:	3001      	adds	r0, #1
 8009adc:	d09d      	beq.n	8009a1a <_printf_i+0x15a>
 8009ade:	3501      	adds	r5, #1
 8009ae0:	68e3      	ldr	r3, [r4, #12]
 8009ae2:	9903      	ldr	r1, [sp, #12]
 8009ae4:	1a5b      	subs	r3, r3, r1
 8009ae6:	42ab      	cmp	r3, r5
 8009ae8:	dcf2      	bgt.n	8009ad0 <_printf_i+0x210>
 8009aea:	e7eb      	b.n	8009ac4 <_printf_i+0x204>
 8009aec:	2500      	movs	r5, #0
 8009aee:	f104 0619 	add.w	r6, r4, #25
 8009af2:	e7f5      	b.n	8009ae0 <_printf_i+0x220>
 8009af4:	0800c20e 	.word	0x0800c20e
 8009af8:	0800c21f 	.word	0x0800c21f

08009afc <std>:
 8009afc:	2300      	movs	r3, #0
 8009afe:	b510      	push	{r4, lr}
 8009b00:	4604      	mov	r4, r0
 8009b02:	e9c0 3300 	strd	r3, r3, [r0]
 8009b06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b0a:	6083      	str	r3, [r0, #8]
 8009b0c:	8181      	strh	r1, [r0, #12]
 8009b0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009b10:	81c2      	strh	r2, [r0, #14]
 8009b12:	6183      	str	r3, [r0, #24]
 8009b14:	4619      	mov	r1, r3
 8009b16:	2208      	movs	r2, #8
 8009b18:	305c      	adds	r0, #92	@ 0x5c
 8009b1a:	f000 f906 	bl	8009d2a <memset>
 8009b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009b54 <std+0x58>)
 8009b20:	6263      	str	r3, [r4, #36]	@ 0x24
 8009b22:	4b0d      	ldr	r3, [pc, #52]	@ (8009b58 <std+0x5c>)
 8009b24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009b26:	4b0d      	ldr	r3, [pc, #52]	@ (8009b5c <std+0x60>)
 8009b28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009b60 <std+0x64>)
 8009b2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009b64 <std+0x68>)
 8009b30:	6224      	str	r4, [r4, #32]
 8009b32:	429c      	cmp	r4, r3
 8009b34:	d006      	beq.n	8009b44 <std+0x48>
 8009b36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009b3a:	4294      	cmp	r4, r2
 8009b3c:	d002      	beq.n	8009b44 <std+0x48>
 8009b3e:	33d0      	adds	r3, #208	@ 0xd0
 8009b40:	429c      	cmp	r4, r3
 8009b42:	d105      	bne.n	8009b50 <std+0x54>
 8009b44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b4c:	f000 b96a 	b.w	8009e24 <__retarget_lock_init_recursive>
 8009b50:	bd10      	pop	{r4, pc}
 8009b52:	bf00      	nop
 8009b54:	08009ca5 	.word	0x08009ca5
 8009b58:	08009cc7 	.word	0x08009cc7
 8009b5c:	08009cff 	.word	0x08009cff
 8009b60:	08009d23 	.word	0x08009d23
 8009b64:	24000684 	.word	0x24000684

08009b68 <stdio_exit_handler>:
 8009b68:	4a02      	ldr	r2, [pc, #8]	@ (8009b74 <stdio_exit_handler+0xc>)
 8009b6a:	4903      	ldr	r1, [pc, #12]	@ (8009b78 <stdio_exit_handler+0x10>)
 8009b6c:	4803      	ldr	r0, [pc, #12]	@ (8009b7c <stdio_exit_handler+0x14>)
 8009b6e:	f000 b869 	b.w	8009c44 <_fwalk_sglue>
 8009b72:	bf00      	nop
 8009b74:	240001f0 	.word	0x240001f0
 8009b78:	0800b695 	.word	0x0800b695
 8009b7c:	24000200 	.word	0x24000200

08009b80 <cleanup_stdio>:
 8009b80:	6841      	ldr	r1, [r0, #4]
 8009b82:	4b0c      	ldr	r3, [pc, #48]	@ (8009bb4 <cleanup_stdio+0x34>)
 8009b84:	4299      	cmp	r1, r3
 8009b86:	b510      	push	{r4, lr}
 8009b88:	4604      	mov	r4, r0
 8009b8a:	d001      	beq.n	8009b90 <cleanup_stdio+0x10>
 8009b8c:	f001 fd82 	bl	800b694 <_fflush_r>
 8009b90:	68a1      	ldr	r1, [r4, #8]
 8009b92:	4b09      	ldr	r3, [pc, #36]	@ (8009bb8 <cleanup_stdio+0x38>)
 8009b94:	4299      	cmp	r1, r3
 8009b96:	d002      	beq.n	8009b9e <cleanup_stdio+0x1e>
 8009b98:	4620      	mov	r0, r4
 8009b9a:	f001 fd7b 	bl	800b694 <_fflush_r>
 8009b9e:	68e1      	ldr	r1, [r4, #12]
 8009ba0:	4b06      	ldr	r3, [pc, #24]	@ (8009bbc <cleanup_stdio+0x3c>)
 8009ba2:	4299      	cmp	r1, r3
 8009ba4:	d004      	beq.n	8009bb0 <cleanup_stdio+0x30>
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bac:	f001 bd72 	b.w	800b694 <_fflush_r>
 8009bb0:	bd10      	pop	{r4, pc}
 8009bb2:	bf00      	nop
 8009bb4:	24000684 	.word	0x24000684
 8009bb8:	240006ec 	.word	0x240006ec
 8009bbc:	24000754 	.word	0x24000754

08009bc0 <global_stdio_init.part.0>:
 8009bc0:	b510      	push	{r4, lr}
 8009bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8009bf0 <global_stdio_init.part.0+0x30>)
 8009bc4:	4c0b      	ldr	r4, [pc, #44]	@ (8009bf4 <global_stdio_init.part.0+0x34>)
 8009bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8009bf8 <global_stdio_init.part.0+0x38>)
 8009bc8:	601a      	str	r2, [r3, #0]
 8009bca:	4620      	mov	r0, r4
 8009bcc:	2200      	movs	r2, #0
 8009bce:	2104      	movs	r1, #4
 8009bd0:	f7ff ff94 	bl	8009afc <std>
 8009bd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009bd8:	2201      	movs	r2, #1
 8009bda:	2109      	movs	r1, #9
 8009bdc:	f7ff ff8e 	bl	8009afc <std>
 8009be0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009be4:	2202      	movs	r2, #2
 8009be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bea:	2112      	movs	r1, #18
 8009bec:	f7ff bf86 	b.w	8009afc <std>
 8009bf0:	240007bc 	.word	0x240007bc
 8009bf4:	24000684 	.word	0x24000684
 8009bf8:	08009b69 	.word	0x08009b69

08009bfc <__sfp_lock_acquire>:
 8009bfc:	4801      	ldr	r0, [pc, #4]	@ (8009c04 <__sfp_lock_acquire+0x8>)
 8009bfe:	f000 b912 	b.w	8009e26 <__retarget_lock_acquire_recursive>
 8009c02:	bf00      	nop
 8009c04:	240007c5 	.word	0x240007c5

08009c08 <__sfp_lock_release>:
 8009c08:	4801      	ldr	r0, [pc, #4]	@ (8009c10 <__sfp_lock_release+0x8>)
 8009c0a:	f000 b90d 	b.w	8009e28 <__retarget_lock_release_recursive>
 8009c0e:	bf00      	nop
 8009c10:	240007c5 	.word	0x240007c5

08009c14 <__sinit>:
 8009c14:	b510      	push	{r4, lr}
 8009c16:	4604      	mov	r4, r0
 8009c18:	f7ff fff0 	bl	8009bfc <__sfp_lock_acquire>
 8009c1c:	6a23      	ldr	r3, [r4, #32]
 8009c1e:	b11b      	cbz	r3, 8009c28 <__sinit+0x14>
 8009c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c24:	f7ff bff0 	b.w	8009c08 <__sfp_lock_release>
 8009c28:	4b04      	ldr	r3, [pc, #16]	@ (8009c3c <__sinit+0x28>)
 8009c2a:	6223      	str	r3, [r4, #32]
 8009c2c:	4b04      	ldr	r3, [pc, #16]	@ (8009c40 <__sinit+0x2c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d1f5      	bne.n	8009c20 <__sinit+0xc>
 8009c34:	f7ff ffc4 	bl	8009bc0 <global_stdio_init.part.0>
 8009c38:	e7f2      	b.n	8009c20 <__sinit+0xc>
 8009c3a:	bf00      	nop
 8009c3c:	08009b81 	.word	0x08009b81
 8009c40:	240007bc 	.word	0x240007bc

08009c44 <_fwalk_sglue>:
 8009c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c48:	4607      	mov	r7, r0
 8009c4a:	4688      	mov	r8, r1
 8009c4c:	4614      	mov	r4, r2
 8009c4e:	2600      	movs	r6, #0
 8009c50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c54:	f1b9 0901 	subs.w	r9, r9, #1
 8009c58:	d505      	bpl.n	8009c66 <_fwalk_sglue+0x22>
 8009c5a:	6824      	ldr	r4, [r4, #0]
 8009c5c:	2c00      	cmp	r4, #0
 8009c5e:	d1f7      	bne.n	8009c50 <_fwalk_sglue+0xc>
 8009c60:	4630      	mov	r0, r6
 8009c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c66:	89ab      	ldrh	r3, [r5, #12]
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d907      	bls.n	8009c7c <_fwalk_sglue+0x38>
 8009c6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c70:	3301      	adds	r3, #1
 8009c72:	d003      	beq.n	8009c7c <_fwalk_sglue+0x38>
 8009c74:	4629      	mov	r1, r5
 8009c76:	4638      	mov	r0, r7
 8009c78:	47c0      	blx	r8
 8009c7a:	4306      	orrs	r6, r0
 8009c7c:	3568      	adds	r5, #104	@ 0x68
 8009c7e:	e7e9      	b.n	8009c54 <_fwalk_sglue+0x10>

08009c80 <iprintf>:
 8009c80:	b40f      	push	{r0, r1, r2, r3}
 8009c82:	b507      	push	{r0, r1, r2, lr}
 8009c84:	4906      	ldr	r1, [pc, #24]	@ (8009ca0 <iprintf+0x20>)
 8009c86:	ab04      	add	r3, sp, #16
 8009c88:	6808      	ldr	r0, [r1, #0]
 8009c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c8e:	6881      	ldr	r1, [r0, #8]
 8009c90:	9301      	str	r3, [sp, #4]
 8009c92:	f001 fb63 	bl	800b35c <_vfiprintf_r>
 8009c96:	b003      	add	sp, #12
 8009c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c9c:	b004      	add	sp, #16
 8009c9e:	4770      	bx	lr
 8009ca0:	240001fc 	.word	0x240001fc

08009ca4 <__sread>:
 8009ca4:	b510      	push	{r4, lr}
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cac:	f000 f86c 	bl	8009d88 <_read_r>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	bfab      	itete	ge
 8009cb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8009cb8:	181b      	addge	r3, r3, r0
 8009cba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009cbe:	bfac      	ite	ge
 8009cc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009cc2:	81a3      	strhlt	r3, [r4, #12]
 8009cc4:	bd10      	pop	{r4, pc}

08009cc6 <__swrite>:
 8009cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cca:	461f      	mov	r7, r3
 8009ccc:	898b      	ldrh	r3, [r1, #12]
 8009cce:	05db      	lsls	r3, r3, #23
 8009cd0:	4605      	mov	r5, r0
 8009cd2:	460c      	mov	r4, r1
 8009cd4:	4616      	mov	r6, r2
 8009cd6:	d505      	bpl.n	8009ce4 <__swrite+0x1e>
 8009cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cdc:	2302      	movs	r3, #2
 8009cde:	2200      	movs	r2, #0
 8009ce0:	f000 f840 	bl	8009d64 <_lseek_r>
 8009ce4:	89a3      	ldrh	r3, [r4, #12]
 8009ce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009cee:	81a3      	strh	r3, [r4, #12]
 8009cf0:	4632      	mov	r2, r6
 8009cf2:	463b      	mov	r3, r7
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cfa:	f000 b857 	b.w	8009dac <_write_r>

08009cfe <__sseek>:
 8009cfe:	b510      	push	{r4, lr}
 8009d00:	460c      	mov	r4, r1
 8009d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d06:	f000 f82d 	bl	8009d64 <_lseek_r>
 8009d0a:	1c43      	adds	r3, r0, #1
 8009d0c:	89a3      	ldrh	r3, [r4, #12]
 8009d0e:	bf15      	itete	ne
 8009d10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009d12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009d16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009d1a:	81a3      	strheq	r3, [r4, #12]
 8009d1c:	bf18      	it	ne
 8009d1e:	81a3      	strhne	r3, [r4, #12]
 8009d20:	bd10      	pop	{r4, pc}

08009d22 <__sclose>:
 8009d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d26:	f000 b80d 	b.w	8009d44 <_close_r>

08009d2a <memset>:
 8009d2a:	4402      	add	r2, r0
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d100      	bne.n	8009d34 <memset+0xa>
 8009d32:	4770      	bx	lr
 8009d34:	f803 1b01 	strb.w	r1, [r3], #1
 8009d38:	e7f9      	b.n	8009d2e <memset+0x4>
	...

08009d3c <_localeconv_r>:
 8009d3c:	4800      	ldr	r0, [pc, #0]	@ (8009d40 <_localeconv_r+0x4>)
 8009d3e:	4770      	bx	lr
 8009d40:	2400033c 	.word	0x2400033c

08009d44 <_close_r>:
 8009d44:	b538      	push	{r3, r4, r5, lr}
 8009d46:	4d06      	ldr	r5, [pc, #24]	@ (8009d60 <_close_r+0x1c>)
 8009d48:	2300      	movs	r3, #0
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	4608      	mov	r0, r1
 8009d4e:	602b      	str	r3, [r5, #0]
 8009d50:	f7f8 f828 	bl	8001da4 <_close>
 8009d54:	1c43      	adds	r3, r0, #1
 8009d56:	d102      	bne.n	8009d5e <_close_r+0x1a>
 8009d58:	682b      	ldr	r3, [r5, #0]
 8009d5a:	b103      	cbz	r3, 8009d5e <_close_r+0x1a>
 8009d5c:	6023      	str	r3, [r4, #0]
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	240007c0 	.word	0x240007c0

08009d64 <_lseek_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	4d07      	ldr	r5, [pc, #28]	@ (8009d84 <_lseek_r+0x20>)
 8009d68:	4604      	mov	r4, r0
 8009d6a:	4608      	mov	r0, r1
 8009d6c:	4611      	mov	r1, r2
 8009d6e:	2200      	movs	r2, #0
 8009d70:	602a      	str	r2, [r5, #0]
 8009d72:	461a      	mov	r2, r3
 8009d74:	f7f8 f83d 	bl	8001df2 <_lseek>
 8009d78:	1c43      	adds	r3, r0, #1
 8009d7a:	d102      	bne.n	8009d82 <_lseek_r+0x1e>
 8009d7c:	682b      	ldr	r3, [r5, #0]
 8009d7e:	b103      	cbz	r3, 8009d82 <_lseek_r+0x1e>
 8009d80:	6023      	str	r3, [r4, #0]
 8009d82:	bd38      	pop	{r3, r4, r5, pc}
 8009d84:	240007c0 	.word	0x240007c0

08009d88 <_read_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	4d07      	ldr	r5, [pc, #28]	@ (8009da8 <_read_r+0x20>)
 8009d8c:	4604      	mov	r4, r0
 8009d8e:	4608      	mov	r0, r1
 8009d90:	4611      	mov	r1, r2
 8009d92:	2200      	movs	r2, #0
 8009d94:	602a      	str	r2, [r5, #0]
 8009d96:	461a      	mov	r2, r3
 8009d98:	f7f7 ffcb 	bl	8001d32 <_read>
 8009d9c:	1c43      	adds	r3, r0, #1
 8009d9e:	d102      	bne.n	8009da6 <_read_r+0x1e>
 8009da0:	682b      	ldr	r3, [r5, #0]
 8009da2:	b103      	cbz	r3, 8009da6 <_read_r+0x1e>
 8009da4:	6023      	str	r3, [r4, #0]
 8009da6:	bd38      	pop	{r3, r4, r5, pc}
 8009da8:	240007c0 	.word	0x240007c0

08009dac <_write_r>:
 8009dac:	b538      	push	{r3, r4, r5, lr}
 8009dae:	4d07      	ldr	r5, [pc, #28]	@ (8009dcc <_write_r+0x20>)
 8009db0:	4604      	mov	r4, r0
 8009db2:	4608      	mov	r0, r1
 8009db4:	4611      	mov	r1, r2
 8009db6:	2200      	movs	r2, #0
 8009db8:	602a      	str	r2, [r5, #0]
 8009dba:	461a      	mov	r2, r3
 8009dbc:	f7f7 ffd6 	bl	8001d6c <_write>
 8009dc0:	1c43      	adds	r3, r0, #1
 8009dc2:	d102      	bne.n	8009dca <_write_r+0x1e>
 8009dc4:	682b      	ldr	r3, [r5, #0]
 8009dc6:	b103      	cbz	r3, 8009dca <_write_r+0x1e>
 8009dc8:	6023      	str	r3, [r4, #0]
 8009dca:	bd38      	pop	{r3, r4, r5, pc}
 8009dcc:	240007c0 	.word	0x240007c0

08009dd0 <__errno>:
 8009dd0:	4b01      	ldr	r3, [pc, #4]	@ (8009dd8 <__errno+0x8>)
 8009dd2:	6818      	ldr	r0, [r3, #0]
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	240001fc 	.word	0x240001fc

08009ddc <__libc_init_array>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	4d0d      	ldr	r5, [pc, #52]	@ (8009e14 <__libc_init_array+0x38>)
 8009de0:	4c0d      	ldr	r4, [pc, #52]	@ (8009e18 <__libc_init_array+0x3c>)
 8009de2:	1b64      	subs	r4, r4, r5
 8009de4:	10a4      	asrs	r4, r4, #2
 8009de6:	2600      	movs	r6, #0
 8009de8:	42a6      	cmp	r6, r4
 8009dea:	d109      	bne.n	8009e00 <__libc_init_array+0x24>
 8009dec:	4d0b      	ldr	r5, [pc, #44]	@ (8009e1c <__libc_init_array+0x40>)
 8009dee:	4c0c      	ldr	r4, [pc, #48]	@ (8009e20 <__libc_init_array+0x44>)
 8009df0:	f001 fe7e 	bl	800baf0 <_init>
 8009df4:	1b64      	subs	r4, r4, r5
 8009df6:	10a4      	asrs	r4, r4, #2
 8009df8:	2600      	movs	r6, #0
 8009dfa:	42a6      	cmp	r6, r4
 8009dfc:	d105      	bne.n	8009e0a <__libc_init_array+0x2e>
 8009dfe:	bd70      	pop	{r4, r5, r6, pc}
 8009e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e04:	4798      	blx	r3
 8009e06:	3601      	adds	r6, #1
 8009e08:	e7ee      	b.n	8009de8 <__libc_init_array+0xc>
 8009e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e0e:	4798      	blx	r3
 8009e10:	3601      	adds	r6, #1
 8009e12:	e7f2      	b.n	8009dfa <__libc_init_array+0x1e>
 8009e14:	0800c57c 	.word	0x0800c57c
 8009e18:	0800c57c 	.word	0x0800c57c
 8009e1c:	0800c57c 	.word	0x0800c57c
 8009e20:	0800c580 	.word	0x0800c580

08009e24 <__retarget_lock_init_recursive>:
 8009e24:	4770      	bx	lr

08009e26 <__retarget_lock_acquire_recursive>:
 8009e26:	4770      	bx	lr

08009e28 <__retarget_lock_release_recursive>:
 8009e28:	4770      	bx	lr

08009e2a <memcpy>:
 8009e2a:	440a      	add	r2, r1
 8009e2c:	4291      	cmp	r1, r2
 8009e2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e32:	d100      	bne.n	8009e36 <memcpy+0xc>
 8009e34:	4770      	bx	lr
 8009e36:	b510      	push	{r4, lr}
 8009e38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e40:	4291      	cmp	r1, r2
 8009e42:	d1f9      	bne.n	8009e38 <memcpy+0xe>
 8009e44:	bd10      	pop	{r4, pc}

08009e46 <quorem>:
 8009e46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e4a:	6903      	ldr	r3, [r0, #16]
 8009e4c:	690c      	ldr	r4, [r1, #16]
 8009e4e:	42a3      	cmp	r3, r4
 8009e50:	4607      	mov	r7, r0
 8009e52:	db7e      	blt.n	8009f52 <quorem+0x10c>
 8009e54:	3c01      	subs	r4, #1
 8009e56:	f101 0814 	add.w	r8, r1, #20
 8009e5a:	00a3      	lsls	r3, r4, #2
 8009e5c:	f100 0514 	add.w	r5, r0, #20
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e66:	9301      	str	r3, [sp, #4]
 8009e68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e70:	3301      	adds	r3, #1
 8009e72:	429a      	cmp	r2, r3
 8009e74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e78:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e7c:	d32e      	bcc.n	8009edc <quorem+0x96>
 8009e7e:	f04f 0a00 	mov.w	sl, #0
 8009e82:	46c4      	mov	ip, r8
 8009e84:	46ae      	mov	lr, r5
 8009e86:	46d3      	mov	fp, sl
 8009e88:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009e8c:	b298      	uxth	r0, r3
 8009e8e:	fb06 a000 	mla	r0, r6, r0, sl
 8009e92:	0c02      	lsrs	r2, r0, #16
 8009e94:	0c1b      	lsrs	r3, r3, #16
 8009e96:	fb06 2303 	mla	r3, r6, r3, r2
 8009e9a:	f8de 2000 	ldr.w	r2, [lr]
 8009e9e:	b280      	uxth	r0, r0
 8009ea0:	b292      	uxth	r2, r2
 8009ea2:	1a12      	subs	r2, r2, r0
 8009ea4:	445a      	add	r2, fp
 8009ea6:	f8de 0000 	ldr.w	r0, [lr]
 8009eaa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009eb4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009eb8:	b292      	uxth	r2, r2
 8009eba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009ebe:	45e1      	cmp	r9, ip
 8009ec0:	f84e 2b04 	str.w	r2, [lr], #4
 8009ec4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009ec8:	d2de      	bcs.n	8009e88 <quorem+0x42>
 8009eca:	9b00      	ldr	r3, [sp, #0]
 8009ecc:	58eb      	ldr	r3, [r5, r3]
 8009ece:	b92b      	cbnz	r3, 8009edc <quorem+0x96>
 8009ed0:	9b01      	ldr	r3, [sp, #4]
 8009ed2:	3b04      	subs	r3, #4
 8009ed4:	429d      	cmp	r5, r3
 8009ed6:	461a      	mov	r2, r3
 8009ed8:	d32f      	bcc.n	8009f3a <quorem+0xf4>
 8009eda:	613c      	str	r4, [r7, #16]
 8009edc:	4638      	mov	r0, r7
 8009ede:	f001 f90b 	bl	800b0f8 <__mcmp>
 8009ee2:	2800      	cmp	r0, #0
 8009ee4:	db25      	blt.n	8009f32 <quorem+0xec>
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	2000      	movs	r0, #0
 8009eea:	f858 2b04 	ldr.w	r2, [r8], #4
 8009eee:	f8d1 c000 	ldr.w	ip, [r1]
 8009ef2:	fa1f fe82 	uxth.w	lr, r2
 8009ef6:	fa1f f38c 	uxth.w	r3, ip
 8009efa:	eba3 030e 	sub.w	r3, r3, lr
 8009efe:	4403      	add	r3, r0
 8009f00:	0c12      	lsrs	r2, r2, #16
 8009f02:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009f06:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f10:	45c1      	cmp	r9, r8
 8009f12:	f841 3b04 	str.w	r3, [r1], #4
 8009f16:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009f1a:	d2e6      	bcs.n	8009eea <quorem+0xa4>
 8009f1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f24:	b922      	cbnz	r2, 8009f30 <quorem+0xea>
 8009f26:	3b04      	subs	r3, #4
 8009f28:	429d      	cmp	r5, r3
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	d30b      	bcc.n	8009f46 <quorem+0x100>
 8009f2e:	613c      	str	r4, [r7, #16]
 8009f30:	3601      	adds	r6, #1
 8009f32:	4630      	mov	r0, r6
 8009f34:	b003      	add	sp, #12
 8009f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f3a:	6812      	ldr	r2, [r2, #0]
 8009f3c:	3b04      	subs	r3, #4
 8009f3e:	2a00      	cmp	r2, #0
 8009f40:	d1cb      	bne.n	8009eda <quorem+0x94>
 8009f42:	3c01      	subs	r4, #1
 8009f44:	e7c6      	b.n	8009ed4 <quorem+0x8e>
 8009f46:	6812      	ldr	r2, [r2, #0]
 8009f48:	3b04      	subs	r3, #4
 8009f4a:	2a00      	cmp	r2, #0
 8009f4c:	d1ef      	bne.n	8009f2e <quorem+0xe8>
 8009f4e:	3c01      	subs	r4, #1
 8009f50:	e7ea      	b.n	8009f28 <quorem+0xe2>
 8009f52:	2000      	movs	r0, #0
 8009f54:	e7ee      	b.n	8009f34 <quorem+0xee>
	...

08009f58 <_dtoa_r>:
 8009f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f5c:	ed2d 8b02 	vpush	{d8}
 8009f60:	69c7      	ldr	r7, [r0, #28]
 8009f62:	b091      	sub	sp, #68	@ 0x44
 8009f64:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009f68:	ec55 4b10 	vmov	r4, r5, d0
 8009f6c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8009f6e:	9107      	str	r1, [sp, #28]
 8009f70:	4681      	mov	r9, r0
 8009f72:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f74:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f76:	b97f      	cbnz	r7, 8009f98 <_dtoa_r+0x40>
 8009f78:	2010      	movs	r0, #16
 8009f7a:	f000 fd95 	bl	800aaa8 <malloc>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	f8c9 001c 	str.w	r0, [r9, #28]
 8009f84:	b920      	cbnz	r0, 8009f90 <_dtoa_r+0x38>
 8009f86:	4ba0      	ldr	r3, [pc, #640]	@ (800a208 <_dtoa_r+0x2b0>)
 8009f88:	21ef      	movs	r1, #239	@ 0xef
 8009f8a:	48a0      	ldr	r0, [pc, #640]	@ (800a20c <_dtoa_r+0x2b4>)
 8009f8c:	f001 fc4e 	bl	800b82c <__assert_func>
 8009f90:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009f94:	6007      	str	r7, [r0, #0]
 8009f96:	60c7      	str	r7, [r0, #12]
 8009f98:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f9c:	6819      	ldr	r1, [r3, #0]
 8009f9e:	b159      	cbz	r1, 8009fb8 <_dtoa_r+0x60>
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	604a      	str	r2, [r1, #4]
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	4093      	lsls	r3, r2
 8009fa8:	608b      	str	r3, [r1, #8]
 8009faa:	4648      	mov	r0, r9
 8009fac:	f000 fe72 	bl	800ac94 <_Bfree>
 8009fb0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	601a      	str	r2, [r3, #0]
 8009fb8:	1e2b      	subs	r3, r5, #0
 8009fba:	bfbb      	ittet	lt
 8009fbc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009fc0:	9303      	strlt	r3, [sp, #12]
 8009fc2:	2300      	movge	r3, #0
 8009fc4:	2201      	movlt	r2, #1
 8009fc6:	bfac      	ite	ge
 8009fc8:	6033      	strge	r3, [r6, #0]
 8009fca:	6032      	strlt	r2, [r6, #0]
 8009fcc:	4b90      	ldr	r3, [pc, #576]	@ (800a210 <_dtoa_r+0x2b8>)
 8009fce:	9e03      	ldr	r6, [sp, #12]
 8009fd0:	43b3      	bics	r3, r6
 8009fd2:	d110      	bne.n	8009ff6 <_dtoa_r+0x9e>
 8009fd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009fd6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009fda:	6013      	str	r3, [r2, #0]
 8009fdc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8009fe0:	4323      	orrs	r3, r4
 8009fe2:	f000 84e6 	beq.w	800a9b2 <_dtoa_r+0xa5a>
 8009fe6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009fe8:	4f8a      	ldr	r7, [pc, #552]	@ (800a214 <_dtoa_r+0x2bc>)
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	f000 84e8 	beq.w	800a9c0 <_dtoa_r+0xa68>
 8009ff0:	1cfb      	adds	r3, r7, #3
 8009ff2:	f000 bce3 	b.w	800a9bc <_dtoa_r+0xa64>
 8009ff6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009ffa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a002:	d10a      	bne.n	800a01a <_dtoa_r+0xc2>
 800a004:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a006:	2301      	movs	r3, #1
 800a008:	6013      	str	r3, [r2, #0]
 800a00a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a00c:	b113      	cbz	r3, 800a014 <_dtoa_r+0xbc>
 800a00e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a010:	4b81      	ldr	r3, [pc, #516]	@ (800a218 <_dtoa_r+0x2c0>)
 800a012:	6013      	str	r3, [r2, #0]
 800a014:	4f81      	ldr	r7, [pc, #516]	@ (800a21c <_dtoa_r+0x2c4>)
 800a016:	f000 bcd3 	b.w	800a9c0 <_dtoa_r+0xa68>
 800a01a:	aa0e      	add	r2, sp, #56	@ 0x38
 800a01c:	a90f      	add	r1, sp, #60	@ 0x3c
 800a01e:	4648      	mov	r0, r9
 800a020:	eeb0 0b48 	vmov.f64	d0, d8
 800a024:	f001 f918 	bl	800b258 <__d2b>
 800a028:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a02c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a02e:	9001      	str	r0, [sp, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d045      	beq.n	800a0c0 <_dtoa_r+0x168>
 800a034:	eeb0 7b48 	vmov.f64	d7, d8
 800a038:	ee18 1a90 	vmov	r1, s17
 800a03c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a040:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a044:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a048:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a04c:	2500      	movs	r5, #0
 800a04e:	ee07 1a90 	vmov	s15, r1
 800a052:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a056:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a1f0 <_dtoa_r+0x298>
 800a05a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a05e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800a1f8 <_dtoa_r+0x2a0>
 800a062:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a066:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a200 <_dtoa_r+0x2a8>
 800a06a:	ee07 3a90 	vmov	s15, r3
 800a06e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a072:	eeb0 7b46 	vmov.f64	d7, d6
 800a076:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a07a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a07e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a086:	ee16 8a90 	vmov	r8, s13
 800a08a:	d508      	bpl.n	800a09e <_dtoa_r+0x146>
 800a08c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a090:	eeb4 6b47 	vcmp.f64	d6, d7
 800a094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a098:	bf18      	it	ne
 800a09a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a09e:	f1b8 0f16 	cmp.w	r8, #22
 800a0a2:	d82b      	bhi.n	800a0fc <_dtoa_r+0x1a4>
 800a0a4:	495e      	ldr	r1, [pc, #376]	@ (800a220 <_dtoa_r+0x2c8>)
 800a0a6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a0aa:	ed91 7b00 	vldr	d7, [r1]
 800a0ae:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a0b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0b6:	d501      	bpl.n	800a0bc <_dtoa_r+0x164>
 800a0b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0bc:	2100      	movs	r1, #0
 800a0be:	e01e      	b.n	800a0fe <_dtoa_r+0x1a6>
 800a0c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0c2:	4413      	add	r3, r2
 800a0c4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a0c8:	2920      	cmp	r1, #32
 800a0ca:	bfc1      	itttt	gt
 800a0cc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a0d0:	408e      	lslgt	r6, r1
 800a0d2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a0d6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a0da:	bfd6      	itet	le
 800a0dc:	f1c1 0120 	rsble	r1, r1, #32
 800a0e0:	4331      	orrgt	r1, r6
 800a0e2:	fa04 f101 	lslle.w	r1, r4, r1
 800a0e6:	ee07 1a90 	vmov	s15, r1
 800a0ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	ee17 1a90 	vmov	r1, s15
 800a0f4:	2501      	movs	r5, #1
 800a0f6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a0fa:	e7a8      	b.n	800a04e <_dtoa_r+0xf6>
 800a0fc:	2101      	movs	r1, #1
 800a0fe:	1ad2      	subs	r2, r2, r3
 800a100:	1e53      	subs	r3, r2, #1
 800a102:	9306      	str	r3, [sp, #24]
 800a104:	bf45      	ittet	mi
 800a106:	f1c2 0301 	rsbmi	r3, r2, #1
 800a10a:	9304      	strmi	r3, [sp, #16]
 800a10c:	2300      	movpl	r3, #0
 800a10e:	2300      	movmi	r3, #0
 800a110:	bf4c      	ite	mi
 800a112:	9306      	strmi	r3, [sp, #24]
 800a114:	9304      	strpl	r3, [sp, #16]
 800a116:	f1b8 0f00 	cmp.w	r8, #0
 800a11a:	910c      	str	r1, [sp, #48]	@ 0x30
 800a11c:	db18      	blt.n	800a150 <_dtoa_r+0x1f8>
 800a11e:	9b06      	ldr	r3, [sp, #24]
 800a120:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a124:	4443      	add	r3, r8
 800a126:	9306      	str	r3, [sp, #24]
 800a128:	2300      	movs	r3, #0
 800a12a:	9a07      	ldr	r2, [sp, #28]
 800a12c:	2a09      	cmp	r2, #9
 800a12e:	d845      	bhi.n	800a1bc <_dtoa_r+0x264>
 800a130:	2a05      	cmp	r2, #5
 800a132:	bfc4      	itt	gt
 800a134:	3a04      	subgt	r2, #4
 800a136:	9207      	strgt	r2, [sp, #28]
 800a138:	9a07      	ldr	r2, [sp, #28]
 800a13a:	f1a2 0202 	sub.w	r2, r2, #2
 800a13e:	bfcc      	ite	gt
 800a140:	2400      	movgt	r4, #0
 800a142:	2401      	movle	r4, #1
 800a144:	2a03      	cmp	r2, #3
 800a146:	d844      	bhi.n	800a1d2 <_dtoa_r+0x27a>
 800a148:	e8df f002 	tbb	[pc, r2]
 800a14c:	0b173634 	.word	0x0b173634
 800a150:	9b04      	ldr	r3, [sp, #16]
 800a152:	2200      	movs	r2, #0
 800a154:	eba3 0308 	sub.w	r3, r3, r8
 800a158:	9304      	str	r3, [sp, #16]
 800a15a:	920a      	str	r2, [sp, #40]	@ 0x28
 800a15c:	f1c8 0300 	rsb	r3, r8, #0
 800a160:	e7e3      	b.n	800a12a <_dtoa_r+0x1d2>
 800a162:	2201      	movs	r2, #1
 800a164:	9208      	str	r2, [sp, #32]
 800a166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a168:	eb08 0b02 	add.w	fp, r8, r2
 800a16c:	f10b 0a01 	add.w	sl, fp, #1
 800a170:	4652      	mov	r2, sl
 800a172:	2a01      	cmp	r2, #1
 800a174:	bfb8      	it	lt
 800a176:	2201      	movlt	r2, #1
 800a178:	e006      	b.n	800a188 <_dtoa_r+0x230>
 800a17a:	2201      	movs	r2, #1
 800a17c:	9208      	str	r2, [sp, #32]
 800a17e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a180:	2a00      	cmp	r2, #0
 800a182:	dd29      	ble.n	800a1d8 <_dtoa_r+0x280>
 800a184:	4693      	mov	fp, r2
 800a186:	4692      	mov	sl, r2
 800a188:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a18c:	2100      	movs	r1, #0
 800a18e:	2004      	movs	r0, #4
 800a190:	f100 0614 	add.w	r6, r0, #20
 800a194:	4296      	cmp	r6, r2
 800a196:	d926      	bls.n	800a1e6 <_dtoa_r+0x28e>
 800a198:	6079      	str	r1, [r7, #4]
 800a19a:	4648      	mov	r0, r9
 800a19c:	9305      	str	r3, [sp, #20]
 800a19e:	f000 fd39 	bl	800ac14 <_Balloc>
 800a1a2:	9b05      	ldr	r3, [sp, #20]
 800a1a4:	4607      	mov	r7, r0
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	d13e      	bne.n	800a228 <_dtoa_r+0x2d0>
 800a1aa:	4b1e      	ldr	r3, [pc, #120]	@ (800a224 <_dtoa_r+0x2cc>)
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	f240 11af 	movw	r1, #431	@ 0x1af
 800a1b2:	e6ea      	b.n	8009f8a <_dtoa_r+0x32>
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	e7e1      	b.n	800a17c <_dtoa_r+0x224>
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	e7d3      	b.n	800a164 <_dtoa_r+0x20c>
 800a1bc:	2401      	movs	r4, #1
 800a1be:	2200      	movs	r2, #0
 800a1c0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a1c4:	f04f 3bff 	mov.w	fp, #4294967295
 800a1c8:	2100      	movs	r1, #0
 800a1ca:	46da      	mov	sl, fp
 800a1cc:	2212      	movs	r2, #18
 800a1ce:	9109      	str	r1, [sp, #36]	@ 0x24
 800a1d0:	e7da      	b.n	800a188 <_dtoa_r+0x230>
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	9208      	str	r2, [sp, #32]
 800a1d6:	e7f5      	b.n	800a1c4 <_dtoa_r+0x26c>
 800a1d8:	f04f 0b01 	mov.w	fp, #1
 800a1dc:	46da      	mov	sl, fp
 800a1de:	465a      	mov	r2, fp
 800a1e0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a1e4:	e7d0      	b.n	800a188 <_dtoa_r+0x230>
 800a1e6:	3101      	adds	r1, #1
 800a1e8:	0040      	lsls	r0, r0, #1
 800a1ea:	e7d1      	b.n	800a190 <_dtoa_r+0x238>
 800a1ec:	f3af 8000 	nop.w
 800a1f0:	636f4361 	.word	0x636f4361
 800a1f4:	3fd287a7 	.word	0x3fd287a7
 800a1f8:	8b60c8b3 	.word	0x8b60c8b3
 800a1fc:	3fc68a28 	.word	0x3fc68a28
 800a200:	509f79fb 	.word	0x509f79fb
 800a204:	3fd34413 	.word	0x3fd34413
 800a208:	0800c23d 	.word	0x0800c23d
 800a20c:	0800c254 	.word	0x0800c254
 800a210:	7ff00000 	.word	0x7ff00000
 800a214:	0800c239 	.word	0x0800c239
 800a218:	0800c20d 	.word	0x0800c20d
 800a21c:	0800c20c 	.word	0x0800c20c
 800a220:	0800c3a8 	.word	0x0800c3a8
 800a224:	0800c2ac 	.word	0x0800c2ac
 800a228:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800a22c:	f1ba 0f0e 	cmp.w	sl, #14
 800a230:	6010      	str	r0, [r2, #0]
 800a232:	d86e      	bhi.n	800a312 <_dtoa_r+0x3ba>
 800a234:	2c00      	cmp	r4, #0
 800a236:	d06c      	beq.n	800a312 <_dtoa_r+0x3ba>
 800a238:	f1b8 0f00 	cmp.w	r8, #0
 800a23c:	f340 80b4 	ble.w	800a3a8 <_dtoa_r+0x450>
 800a240:	4ac8      	ldr	r2, [pc, #800]	@ (800a564 <_dtoa_r+0x60c>)
 800a242:	f008 010f 	and.w	r1, r8, #15
 800a246:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a24a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a24e:	ed92 7b00 	vldr	d7, [r2]
 800a252:	ea4f 1128 	mov.w	r1, r8, asr #4
 800a256:	f000 809b 	beq.w	800a390 <_dtoa_r+0x438>
 800a25a:	4ac3      	ldr	r2, [pc, #780]	@ (800a568 <_dtoa_r+0x610>)
 800a25c:	ed92 6b08 	vldr	d6, [r2, #32]
 800a260:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a264:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a268:	f001 010f 	and.w	r1, r1, #15
 800a26c:	2203      	movs	r2, #3
 800a26e:	48be      	ldr	r0, [pc, #760]	@ (800a568 <_dtoa_r+0x610>)
 800a270:	2900      	cmp	r1, #0
 800a272:	f040 808f 	bne.w	800a394 <_dtoa_r+0x43c>
 800a276:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a27a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a27e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a282:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a284:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a288:	2900      	cmp	r1, #0
 800a28a:	f000 80b3 	beq.w	800a3f4 <_dtoa_r+0x49c>
 800a28e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a292:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a29a:	f140 80ab 	bpl.w	800a3f4 <_dtoa_r+0x49c>
 800a29e:	f1ba 0f00 	cmp.w	sl, #0
 800a2a2:	f000 80a7 	beq.w	800a3f4 <_dtoa_r+0x49c>
 800a2a6:	f1bb 0f00 	cmp.w	fp, #0
 800a2aa:	dd30      	ble.n	800a30e <_dtoa_r+0x3b6>
 800a2ac:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800a2b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a2b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a2b8:	f108 31ff 	add.w	r1, r8, #4294967295
 800a2bc:	9105      	str	r1, [sp, #20]
 800a2be:	3201      	adds	r2, #1
 800a2c0:	465c      	mov	r4, fp
 800a2c2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a2c6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800a2ca:	ee07 2a90 	vmov	s15, r2
 800a2ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a2d2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a2d6:	ee15 2a90 	vmov	r2, s11
 800a2da:	ec51 0b15 	vmov	r0, r1, d5
 800a2de:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800a2e2:	2c00      	cmp	r4, #0
 800a2e4:	f040 808a 	bne.w	800a3fc <_dtoa_r+0x4a4>
 800a2e8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a2ec:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a2f0:	ec41 0b17 	vmov	d7, r0, r1
 800a2f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a2f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2fc:	f300 826a 	bgt.w	800a7d4 <_dtoa_r+0x87c>
 800a300:	eeb1 7b47 	vneg.f64	d7, d7
 800a304:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a30c:	d423      	bmi.n	800a356 <_dtoa_r+0x3fe>
 800a30e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a312:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a314:	2a00      	cmp	r2, #0
 800a316:	f2c0 8129 	blt.w	800a56c <_dtoa_r+0x614>
 800a31a:	f1b8 0f0e 	cmp.w	r8, #14
 800a31e:	f300 8125 	bgt.w	800a56c <_dtoa_r+0x614>
 800a322:	4b90      	ldr	r3, [pc, #576]	@ (800a564 <_dtoa_r+0x60c>)
 800a324:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a328:	ed93 6b00 	vldr	d6, [r3]
 800a32c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a32e:	2b00      	cmp	r3, #0
 800a330:	f280 80c8 	bge.w	800a4c4 <_dtoa_r+0x56c>
 800a334:	f1ba 0f00 	cmp.w	sl, #0
 800a338:	f300 80c4 	bgt.w	800a4c4 <_dtoa_r+0x56c>
 800a33c:	d10b      	bne.n	800a356 <_dtoa_r+0x3fe>
 800a33e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a342:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a346:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a34a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a34e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a352:	f2c0 823c 	blt.w	800a7ce <_dtoa_r+0x876>
 800a356:	2400      	movs	r4, #0
 800a358:	4625      	mov	r5, r4
 800a35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a35c:	43db      	mvns	r3, r3
 800a35e:	9305      	str	r3, [sp, #20]
 800a360:	463e      	mov	r6, r7
 800a362:	f04f 0800 	mov.w	r8, #0
 800a366:	4621      	mov	r1, r4
 800a368:	4648      	mov	r0, r9
 800a36a:	f000 fc93 	bl	800ac94 <_Bfree>
 800a36e:	2d00      	cmp	r5, #0
 800a370:	f000 80a2 	beq.w	800a4b8 <_dtoa_r+0x560>
 800a374:	f1b8 0f00 	cmp.w	r8, #0
 800a378:	d005      	beq.n	800a386 <_dtoa_r+0x42e>
 800a37a:	45a8      	cmp	r8, r5
 800a37c:	d003      	beq.n	800a386 <_dtoa_r+0x42e>
 800a37e:	4641      	mov	r1, r8
 800a380:	4648      	mov	r0, r9
 800a382:	f000 fc87 	bl	800ac94 <_Bfree>
 800a386:	4629      	mov	r1, r5
 800a388:	4648      	mov	r0, r9
 800a38a:	f000 fc83 	bl	800ac94 <_Bfree>
 800a38e:	e093      	b.n	800a4b8 <_dtoa_r+0x560>
 800a390:	2202      	movs	r2, #2
 800a392:	e76c      	b.n	800a26e <_dtoa_r+0x316>
 800a394:	07cc      	lsls	r4, r1, #31
 800a396:	d504      	bpl.n	800a3a2 <_dtoa_r+0x44a>
 800a398:	ed90 6b00 	vldr	d6, [r0]
 800a39c:	3201      	adds	r2, #1
 800a39e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a3a2:	1049      	asrs	r1, r1, #1
 800a3a4:	3008      	adds	r0, #8
 800a3a6:	e763      	b.n	800a270 <_dtoa_r+0x318>
 800a3a8:	d022      	beq.n	800a3f0 <_dtoa_r+0x498>
 800a3aa:	f1c8 0100 	rsb	r1, r8, #0
 800a3ae:	4a6d      	ldr	r2, [pc, #436]	@ (800a564 <_dtoa_r+0x60c>)
 800a3b0:	f001 000f 	and.w	r0, r1, #15
 800a3b4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a3b8:	ed92 7b00 	vldr	d7, [r2]
 800a3bc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a3c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a3c4:	4868      	ldr	r0, [pc, #416]	@ (800a568 <_dtoa_r+0x610>)
 800a3c6:	1109      	asrs	r1, r1, #4
 800a3c8:	2400      	movs	r4, #0
 800a3ca:	2202      	movs	r2, #2
 800a3cc:	b929      	cbnz	r1, 800a3da <_dtoa_r+0x482>
 800a3ce:	2c00      	cmp	r4, #0
 800a3d0:	f43f af57 	beq.w	800a282 <_dtoa_r+0x32a>
 800a3d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a3d8:	e753      	b.n	800a282 <_dtoa_r+0x32a>
 800a3da:	07ce      	lsls	r6, r1, #31
 800a3dc:	d505      	bpl.n	800a3ea <_dtoa_r+0x492>
 800a3de:	ed90 6b00 	vldr	d6, [r0]
 800a3e2:	3201      	adds	r2, #1
 800a3e4:	2401      	movs	r4, #1
 800a3e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a3ea:	1049      	asrs	r1, r1, #1
 800a3ec:	3008      	adds	r0, #8
 800a3ee:	e7ed      	b.n	800a3cc <_dtoa_r+0x474>
 800a3f0:	2202      	movs	r2, #2
 800a3f2:	e746      	b.n	800a282 <_dtoa_r+0x32a>
 800a3f4:	f8cd 8014 	str.w	r8, [sp, #20]
 800a3f8:	4654      	mov	r4, sl
 800a3fa:	e762      	b.n	800a2c2 <_dtoa_r+0x36a>
 800a3fc:	4a59      	ldr	r2, [pc, #356]	@ (800a564 <_dtoa_r+0x60c>)
 800a3fe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800a402:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a406:	9a08      	ldr	r2, [sp, #32]
 800a408:	ec41 0b17 	vmov	d7, r0, r1
 800a40c:	443c      	add	r4, r7
 800a40e:	b34a      	cbz	r2, 800a464 <_dtoa_r+0x50c>
 800a410:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800a414:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800a418:	463e      	mov	r6, r7
 800a41a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a41e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a422:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a426:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a42a:	ee14 2a90 	vmov	r2, s9
 800a42e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a432:	3230      	adds	r2, #48	@ 0x30
 800a434:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a438:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a440:	f806 2b01 	strb.w	r2, [r6], #1
 800a444:	d438      	bmi.n	800a4b8 <_dtoa_r+0x560>
 800a446:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a44a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a452:	d46e      	bmi.n	800a532 <_dtoa_r+0x5da>
 800a454:	42a6      	cmp	r6, r4
 800a456:	f43f af5a 	beq.w	800a30e <_dtoa_r+0x3b6>
 800a45a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a45e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a462:	e7e0      	b.n	800a426 <_dtoa_r+0x4ce>
 800a464:	4621      	mov	r1, r4
 800a466:	463e      	mov	r6, r7
 800a468:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a46c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a470:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a474:	ee14 2a90 	vmov	r2, s9
 800a478:	3230      	adds	r2, #48	@ 0x30
 800a47a:	f806 2b01 	strb.w	r2, [r6], #1
 800a47e:	42a6      	cmp	r6, r4
 800a480:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a484:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a488:	d119      	bne.n	800a4be <_dtoa_r+0x566>
 800a48a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800a48e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a492:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a49a:	dc4a      	bgt.n	800a532 <_dtoa_r+0x5da>
 800a49c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a4a0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a8:	f57f af31 	bpl.w	800a30e <_dtoa_r+0x3b6>
 800a4ac:	460e      	mov	r6, r1
 800a4ae:	3901      	subs	r1, #1
 800a4b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4b4:	2b30      	cmp	r3, #48	@ 0x30
 800a4b6:	d0f9      	beq.n	800a4ac <_dtoa_r+0x554>
 800a4b8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a4bc:	e027      	b.n	800a50e <_dtoa_r+0x5b6>
 800a4be:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a4c2:	e7d5      	b.n	800a470 <_dtoa_r+0x518>
 800a4c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a4c8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a4cc:	463e      	mov	r6, r7
 800a4ce:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a4d2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a4d6:	ee15 3a10 	vmov	r3, s10
 800a4da:	3330      	adds	r3, #48	@ 0x30
 800a4dc:	f806 3b01 	strb.w	r3, [r6], #1
 800a4e0:	1bf3      	subs	r3, r6, r7
 800a4e2:	459a      	cmp	sl, r3
 800a4e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a4e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a4ec:	d132      	bne.n	800a554 <_dtoa_r+0x5fc>
 800a4ee:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a4f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4fa:	dc18      	bgt.n	800a52e <_dtoa_r+0x5d6>
 800a4fc:	eeb4 7b46 	vcmp.f64	d7, d6
 800a500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a504:	d103      	bne.n	800a50e <_dtoa_r+0x5b6>
 800a506:	ee15 3a10 	vmov	r3, s10
 800a50a:	07db      	lsls	r3, r3, #31
 800a50c:	d40f      	bmi.n	800a52e <_dtoa_r+0x5d6>
 800a50e:	9901      	ldr	r1, [sp, #4]
 800a510:	4648      	mov	r0, r9
 800a512:	f000 fbbf 	bl	800ac94 <_Bfree>
 800a516:	2300      	movs	r3, #0
 800a518:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a51a:	7033      	strb	r3, [r6, #0]
 800a51c:	f108 0301 	add.w	r3, r8, #1
 800a520:	6013      	str	r3, [r2, #0]
 800a522:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a524:	2b00      	cmp	r3, #0
 800a526:	f000 824b 	beq.w	800a9c0 <_dtoa_r+0xa68>
 800a52a:	601e      	str	r6, [r3, #0]
 800a52c:	e248      	b.n	800a9c0 <_dtoa_r+0xa68>
 800a52e:	f8cd 8014 	str.w	r8, [sp, #20]
 800a532:	4633      	mov	r3, r6
 800a534:	461e      	mov	r6, r3
 800a536:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a53a:	2a39      	cmp	r2, #57	@ 0x39
 800a53c:	d106      	bne.n	800a54c <_dtoa_r+0x5f4>
 800a53e:	429f      	cmp	r7, r3
 800a540:	d1f8      	bne.n	800a534 <_dtoa_r+0x5dc>
 800a542:	9a05      	ldr	r2, [sp, #20]
 800a544:	3201      	adds	r2, #1
 800a546:	9205      	str	r2, [sp, #20]
 800a548:	2230      	movs	r2, #48	@ 0x30
 800a54a:	703a      	strb	r2, [r7, #0]
 800a54c:	781a      	ldrb	r2, [r3, #0]
 800a54e:	3201      	adds	r2, #1
 800a550:	701a      	strb	r2, [r3, #0]
 800a552:	e7b1      	b.n	800a4b8 <_dtoa_r+0x560>
 800a554:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a558:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a55c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a560:	d1b5      	bne.n	800a4ce <_dtoa_r+0x576>
 800a562:	e7d4      	b.n	800a50e <_dtoa_r+0x5b6>
 800a564:	0800c3a8 	.word	0x0800c3a8
 800a568:	0800c380 	.word	0x0800c380
 800a56c:	9908      	ldr	r1, [sp, #32]
 800a56e:	2900      	cmp	r1, #0
 800a570:	f000 80e9 	beq.w	800a746 <_dtoa_r+0x7ee>
 800a574:	9907      	ldr	r1, [sp, #28]
 800a576:	2901      	cmp	r1, #1
 800a578:	f300 80cb 	bgt.w	800a712 <_dtoa_r+0x7ba>
 800a57c:	2d00      	cmp	r5, #0
 800a57e:	f000 80c4 	beq.w	800a70a <_dtoa_r+0x7b2>
 800a582:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a586:	9e04      	ldr	r6, [sp, #16]
 800a588:	461c      	mov	r4, r3
 800a58a:	9305      	str	r3, [sp, #20]
 800a58c:	9b04      	ldr	r3, [sp, #16]
 800a58e:	4413      	add	r3, r2
 800a590:	9304      	str	r3, [sp, #16]
 800a592:	9b06      	ldr	r3, [sp, #24]
 800a594:	2101      	movs	r1, #1
 800a596:	4413      	add	r3, r2
 800a598:	4648      	mov	r0, r9
 800a59a:	9306      	str	r3, [sp, #24]
 800a59c:	f000 fc2e 	bl	800adfc <__i2b>
 800a5a0:	9b05      	ldr	r3, [sp, #20]
 800a5a2:	4605      	mov	r5, r0
 800a5a4:	b166      	cbz	r6, 800a5c0 <_dtoa_r+0x668>
 800a5a6:	9a06      	ldr	r2, [sp, #24]
 800a5a8:	2a00      	cmp	r2, #0
 800a5aa:	dd09      	ble.n	800a5c0 <_dtoa_r+0x668>
 800a5ac:	42b2      	cmp	r2, r6
 800a5ae:	9904      	ldr	r1, [sp, #16]
 800a5b0:	bfa8      	it	ge
 800a5b2:	4632      	movge	r2, r6
 800a5b4:	1a89      	subs	r1, r1, r2
 800a5b6:	9104      	str	r1, [sp, #16]
 800a5b8:	9906      	ldr	r1, [sp, #24]
 800a5ba:	1ab6      	subs	r6, r6, r2
 800a5bc:	1a8a      	subs	r2, r1, r2
 800a5be:	9206      	str	r2, [sp, #24]
 800a5c0:	b30b      	cbz	r3, 800a606 <_dtoa_r+0x6ae>
 800a5c2:	9a08      	ldr	r2, [sp, #32]
 800a5c4:	2a00      	cmp	r2, #0
 800a5c6:	f000 80c5 	beq.w	800a754 <_dtoa_r+0x7fc>
 800a5ca:	2c00      	cmp	r4, #0
 800a5cc:	f000 80bf 	beq.w	800a74e <_dtoa_r+0x7f6>
 800a5d0:	4629      	mov	r1, r5
 800a5d2:	4622      	mov	r2, r4
 800a5d4:	4648      	mov	r0, r9
 800a5d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5d8:	f000 fcc8 	bl	800af6c <__pow5mult>
 800a5dc:	9a01      	ldr	r2, [sp, #4]
 800a5de:	4601      	mov	r1, r0
 800a5e0:	4605      	mov	r5, r0
 800a5e2:	4648      	mov	r0, r9
 800a5e4:	f000 fc20 	bl	800ae28 <__multiply>
 800a5e8:	9901      	ldr	r1, [sp, #4]
 800a5ea:	9005      	str	r0, [sp, #20]
 800a5ec:	4648      	mov	r0, r9
 800a5ee:	f000 fb51 	bl	800ac94 <_Bfree>
 800a5f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5f4:	1b1b      	subs	r3, r3, r4
 800a5f6:	f000 80b0 	beq.w	800a75a <_dtoa_r+0x802>
 800a5fa:	9905      	ldr	r1, [sp, #20]
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	4648      	mov	r0, r9
 800a600:	f000 fcb4 	bl	800af6c <__pow5mult>
 800a604:	9001      	str	r0, [sp, #4]
 800a606:	2101      	movs	r1, #1
 800a608:	4648      	mov	r0, r9
 800a60a:	f000 fbf7 	bl	800adfc <__i2b>
 800a60e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a610:	4604      	mov	r4, r0
 800a612:	2b00      	cmp	r3, #0
 800a614:	f000 81da 	beq.w	800a9cc <_dtoa_r+0xa74>
 800a618:	461a      	mov	r2, r3
 800a61a:	4601      	mov	r1, r0
 800a61c:	4648      	mov	r0, r9
 800a61e:	f000 fca5 	bl	800af6c <__pow5mult>
 800a622:	9b07      	ldr	r3, [sp, #28]
 800a624:	2b01      	cmp	r3, #1
 800a626:	4604      	mov	r4, r0
 800a628:	f300 80a0 	bgt.w	800a76c <_dtoa_r+0x814>
 800a62c:	9b02      	ldr	r3, [sp, #8]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	f040 8096 	bne.w	800a760 <_dtoa_r+0x808>
 800a634:	9b03      	ldr	r3, [sp, #12]
 800a636:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a63a:	2a00      	cmp	r2, #0
 800a63c:	f040 8092 	bne.w	800a764 <_dtoa_r+0x80c>
 800a640:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a644:	0d12      	lsrs	r2, r2, #20
 800a646:	0512      	lsls	r2, r2, #20
 800a648:	2a00      	cmp	r2, #0
 800a64a:	f000 808d 	beq.w	800a768 <_dtoa_r+0x810>
 800a64e:	9b04      	ldr	r3, [sp, #16]
 800a650:	3301      	adds	r3, #1
 800a652:	9304      	str	r3, [sp, #16]
 800a654:	9b06      	ldr	r3, [sp, #24]
 800a656:	3301      	adds	r3, #1
 800a658:	9306      	str	r3, [sp, #24]
 800a65a:	2301      	movs	r3, #1
 800a65c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a65e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a660:	2b00      	cmp	r3, #0
 800a662:	f000 81b9 	beq.w	800a9d8 <_dtoa_r+0xa80>
 800a666:	6922      	ldr	r2, [r4, #16]
 800a668:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a66c:	6910      	ldr	r0, [r2, #16]
 800a66e:	f000 fb79 	bl	800ad64 <__hi0bits>
 800a672:	f1c0 0020 	rsb	r0, r0, #32
 800a676:	9b06      	ldr	r3, [sp, #24]
 800a678:	4418      	add	r0, r3
 800a67a:	f010 001f 	ands.w	r0, r0, #31
 800a67e:	f000 8081 	beq.w	800a784 <_dtoa_r+0x82c>
 800a682:	f1c0 0220 	rsb	r2, r0, #32
 800a686:	2a04      	cmp	r2, #4
 800a688:	dd73      	ble.n	800a772 <_dtoa_r+0x81a>
 800a68a:	9b04      	ldr	r3, [sp, #16]
 800a68c:	f1c0 001c 	rsb	r0, r0, #28
 800a690:	4403      	add	r3, r0
 800a692:	9304      	str	r3, [sp, #16]
 800a694:	9b06      	ldr	r3, [sp, #24]
 800a696:	4406      	add	r6, r0
 800a698:	4403      	add	r3, r0
 800a69a:	9306      	str	r3, [sp, #24]
 800a69c:	9b04      	ldr	r3, [sp, #16]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	dd05      	ble.n	800a6ae <_dtoa_r+0x756>
 800a6a2:	9901      	ldr	r1, [sp, #4]
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	4648      	mov	r0, r9
 800a6a8:	f000 fcba 	bl	800b020 <__lshift>
 800a6ac:	9001      	str	r0, [sp, #4]
 800a6ae:	9b06      	ldr	r3, [sp, #24]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	dd05      	ble.n	800a6c0 <_dtoa_r+0x768>
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	4648      	mov	r0, r9
 800a6ba:	f000 fcb1 	bl	800b020 <__lshift>
 800a6be:	4604      	mov	r4, r0
 800a6c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d060      	beq.n	800a788 <_dtoa_r+0x830>
 800a6c6:	9801      	ldr	r0, [sp, #4]
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	f000 fd15 	bl	800b0f8 <__mcmp>
 800a6ce:	2800      	cmp	r0, #0
 800a6d0:	da5a      	bge.n	800a788 <_dtoa_r+0x830>
 800a6d2:	f108 33ff 	add.w	r3, r8, #4294967295
 800a6d6:	9305      	str	r3, [sp, #20]
 800a6d8:	9901      	ldr	r1, [sp, #4]
 800a6da:	2300      	movs	r3, #0
 800a6dc:	220a      	movs	r2, #10
 800a6de:	4648      	mov	r0, r9
 800a6e0:	f000 fafa 	bl	800acd8 <__multadd>
 800a6e4:	9b08      	ldr	r3, [sp, #32]
 800a6e6:	9001      	str	r0, [sp, #4]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f000 8177 	beq.w	800a9dc <_dtoa_r+0xa84>
 800a6ee:	4629      	mov	r1, r5
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	220a      	movs	r2, #10
 800a6f4:	4648      	mov	r0, r9
 800a6f6:	f000 faef 	bl	800acd8 <__multadd>
 800a6fa:	f1bb 0f00 	cmp.w	fp, #0
 800a6fe:	4605      	mov	r5, r0
 800a700:	dc6e      	bgt.n	800a7e0 <_dtoa_r+0x888>
 800a702:	9b07      	ldr	r3, [sp, #28]
 800a704:	2b02      	cmp	r3, #2
 800a706:	dc48      	bgt.n	800a79a <_dtoa_r+0x842>
 800a708:	e06a      	b.n	800a7e0 <_dtoa_r+0x888>
 800a70a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a70c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a710:	e739      	b.n	800a586 <_dtoa_r+0x62e>
 800a712:	f10a 34ff 	add.w	r4, sl, #4294967295
 800a716:	42a3      	cmp	r3, r4
 800a718:	db07      	blt.n	800a72a <_dtoa_r+0x7d2>
 800a71a:	f1ba 0f00 	cmp.w	sl, #0
 800a71e:	eba3 0404 	sub.w	r4, r3, r4
 800a722:	db0b      	blt.n	800a73c <_dtoa_r+0x7e4>
 800a724:	9e04      	ldr	r6, [sp, #16]
 800a726:	4652      	mov	r2, sl
 800a728:	e72f      	b.n	800a58a <_dtoa_r+0x632>
 800a72a:	1ae2      	subs	r2, r4, r3
 800a72c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a72e:	9e04      	ldr	r6, [sp, #16]
 800a730:	4413      	add	r3, r2
 800a732:	930a      	str	r3, [sp, #40]	@ 0x28
 800a734:	4652      	mov	r2, sl
 800a736:	4623      	mov	r3, r4
 800a738:	2400      	movs	r4, #0
 800a73a:	e726      	b.n	800a58a <_dtoa_r+0x632>
 800a73c:	9a04      	ldr	r2, [sp, #16]
 800a73e:	eba2 060a 	sub.w	r6, r2, sl
 800a742:	2200      	movs	r2, #0
 800a744:	e721      	b.n	800a58a <_dtoa_r+0x632>
 800a746:	9e04      	ldr	r6, [sp, #16]
 800a748:	9d08      	ldr	r5, [sp, #32]
 800a74a:	461c      	mov	r4, r3
 800a74c:	e72a      	b.n	800a5a4 <_dtoa_r+0x64c>
 800a74e:	9a01      	ldr	r2, [sp, #4]
 800a750:	9205      	str	r2, [sp, #20]
 800a752:	e752      	b.n	800a5fa <_dtoa_r+0x6a2>
 800a754:	9901      	ldr	r1, [sp, #4]
 800a756:	461a      	mov	r2, r3
 800a758:	e751      	b.n	800a5fe <_dtoa_r+0x6a6>
 800a75a:	9b05      	ldr	r3, [sp, #20]
 800a75c:	9301      	str	r3, [sp, #4]
 800a75e:	e752      	b.n	800a606 <_dtoa_r+0x6ae>
 800a760:	2300      	movs	r3, #0
 800a762:	e77b      	b.n	800a65c <_dtoa_r+0x704>
 800a764:	9b02      	ldr	r3, [sp, #8]
 800a766:	e779      	b.n	800a65c <_dtoa_r+0x704>
 800a768:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a76a:	e778      	b.n	800a65e <_dtoa_r+0x706>
 800a76c:	2300      	movs	r3, #0
 800a76e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a770:	e779      	b.n	800a666 <_dtoa_r+0x70e>
 800a772:	d093      	beq.n	800a69c <_dtoa_r+0x744>
 800a774:	9b04      	ldr	r3, [sp, #16]
 800a776:	321c      	adds	r2, #28
 800a778:	4413      	add	r3, r2
 800a77a:	9304      	str	r3, [sp, #16]
 800a77c:	9b06      	ldr	r3, [sp, #24]
 800a77e:	4416      	add	r6, r2
 800a780:	4413      	add	r3, r2
 800a782:	e78a      	b.n	800a69a <_dtoa_r+0x742>
 800a784:	4602      	mov	r2, r0
 800a786:	e7f5      	b.n	800a774 <_dtoa_r+0x81c>
 800a788:	f1ba 0f00 	cmp.w	sl, #0
 800a78c:	f8cd 8014 	str.w	r8, [sp, #20]
 800a790:	46d3      	mov	fp, sl
 800a792:	dc21      	bgt.n	800a7d8 <_dtoa_r+0x880>
 800a794:	9b07      	ldr	r3, [sp, #28]
 800a796:	2b02      	cmp	r3, #2
 800a798:	dd1e      	ble.n	800a7d8 <_dtoa_r+0x880>
 800a79a:	f1bb 0f00 	cmp.w	fp, #0
 800a79e:	f47f addc 	bne.w	800a35a <_dtoa_r+0x402>
 800a7a2:	4621      	mov	r1, r4
 800a7a4:	465b      	mov	r3, fp
 800a7a6:	2205      	movs	r2, #5
 800a7a8:	4648      	mov	r0, r9
 800a7aa:	f000 fa95 	bl	800acd8 <__multadd>
 800a7ae:	4601      	mov	r1, r0
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	9801      	ldr	r0, [sp, #4]
 800a7b4:	f000 fca0 	bl	800b0f8 <__mcmp>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	f77f adce 	ble.w	800a35a <_dtoa_r+0x402>
 800a7be:	463e      	mov	r6, r7
 800a7c0:	2331      	movs	r3, #49	@ 0x31
 800a7c2:	f806 3b01 	strb.w	r3, [r6], #1
 800a7c6:	9b05      	ldr	r3, [sp, #20]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	9305      	str	r3, [sp, #20]
 800a7cc:	e5c9      	b.n	800a362 <_dtoa_r+0x40a>
 800a7ce:	f8cd 8014 	str.w	r8, [sp, #20]
 800a7d2:	4654      	mov	r4, sl
 800a7d4:	4625      	mov	r5, r4
 800a7d6:	e7f2      	b.n	800a7be <_dtoa_r+0x866>
 800a7d8:	9b08      	ldr	r3, [sp, #32]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 8102 	beq.w	800a9e4 <_dtoa_r+0xa8c>
 800a7e0:	2e00      	cmp	r6, #0
 800a7e2:	dd05      	ble.n	800a7f0 <_dtoa_r+0x898>
 800a7e4:	4629      	mov	r1, r5
 800a7e6:	4632      	mov	r2, r6
 800a7e8:	4648      	mov	r0, r9
 800a7ea:	f000 fc19 	bl	800b020 <__lshift>
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d058      	beq.n	800a8a8 <_dtoa_r+0x950>
 800a7f6:	6869      	ldr	r1, [r5, #4]
 800a7f8:	4648      	mov	r0, r9
 800a7fa:	f000 fa0b 	bl	800ac14 <_Balloc>
 800a7fe:	4606      	mov	r6, r0
 800a800:	b928      	cbnz	r0, 800a80e <_dtoa_r+0x8b6>
 800a802:	4b82      	ldr	r3, [pc, #520]	@ (800aa0c <_dtoa_r+0xab4>)
 800a804:	4602      	mov	r2, r0
 800a806:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a80a:	f7ff bbbe 	b.w	8009f8a <_dtoa_r+0x32>
 800a80e:	692a      	ldr	r2, [r5, #16]
 800a810:	3202      	adds	r2, #2
 800a812:	0092      	lsls	r2, r2, #2
 800a814:	f105 010c 	add.w	r1, r5, #12
 800a818:	300c      	adds	r0, #12
 800a81a:	f7ff fb06 	bl	8009e2a <memcpy>
 800a81e:	2201      	movs	r2, #1
 800a820:	4631      	mov	r1, r6
 800a822:	4648      	mov	r0, r9
 800a824:	f000 fbfc 	bl	800b020 <__lshift>
 800a828:	1c7b      	adds	r3, r7, #1
 800a82a:	9304      	str	r3, [sp, #16]
 800a82c:	eb07 030b 	add.w	r3, r7, fp
 800a830:	9309      	str	r3, [sp, #36]	@ 0x24
 800a832:	9b02      	ldr	r3, [sp, #8]
 800a834:	f003 0301 	and.w	r3, r3, #1
 800a838:	46a8      	mov	r8, r5
 800a83a:	9308      	str	r3, [sp, #32]
 800a83c:	4605      	mov	r5, r0
 800a83e:	9b04      	ldr	r3, [sp, #16]
 800a840:	9801      	ldr	r0, [sp, #4]
 800a842:	4621      	mov	r1, r4
 800a844:	f103 3bff 	add.w	fp, r3, #4294967295
 800a848:	f7ff fafd 	bl	8009e46 <quorem>
 800a84c:	4641      	mov	r1, r8
 800a84e:	9002      	str	r0, [sp, #8]
 800a850:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a854:	9801      	ldr	r0, [sp, #4]
 800a856:	f000 fc4f 	bl	800b0f8 <__mcmp>
 800a85a:	462a      	mov	r2, r5
 800a85c:	9006      	str	r0, [sp, #24]
 800a85e:	4621      	mov	r1, r4
 800a860:	4648      	mov	r0, r9
 800a862:	f000 fc65 	bl	800b130 <__mdiff>
 800a866:	68c2      	ldr	r2, [r0, #12]
 800a868:	4606      	mov	r6, r0
 800a86a:	b9fa      	cbnz	r2, 800a8ac <_dtoa_r+0x954>
 800a86c:	4601      	mov	r1, r0
 800a86e:	9801      	ldr	r0, [sp, #4]
 800a870:	f000 fc42 	bl	800b0f8 <__mcmp>
 800a874:	4602      	mov	r2, r0
 800a876:	4631      	mov	r1, r6
 800a878:	4648      	mov	r0, r9
 800a87a:	920a      	str	r2, [sp, #40]	@ 0x28
 800a87c:	f000 fa0a 	bl	800ac94 <_Bfree>
 800a880:	9b07      	ldr	r3, [sp, #28]
 800a882:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a884:	9e04      	ldr	r6, [sp, #16]
 800a886:	ea42 0103 	orr.w	r1, r2, r3
 800a88a:	9b08      	ldr	r3, [sp, #32]
 800a88c:	4319      	orrs	r1, r3
 800a88e:	d10f      	bne.n	800a8b0 <_dtoa_r+0x958>
 800a890:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a894:	d028      	beq.n	800a8e8 <_dtoa_r+0x990>
 800a896:	9b06      	ldr	r3, [sp, #24]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	dd02      	ble.n	800a8a2 <_dtoa_r+0x94a>
 800a89c:	9b02      	ldr	r3, [sp, #8]
 800a89e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800a8a2:	f88b a000 	strb.w	sl, [fp]
 800a8a6:	e55e      	b.n	800a366 <_dtoa_r+0x40e>
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	e7bd      	b.n	800a828 <_dtoa_r+0x8d0>
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	e7e2      	b.n	800a876 <_dtoa_r+0x91e>
 800a8b0:	9b06      	ldr	r3, [sp, #24]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	db04      	blt.n	800a8c0 <_dtoa_r+0x968>
 800a8b6:	9907      	ldr	r1, [sp, #28]
 800a8b8:	430b      	orrs	r3, r1
 800a8ba:	9908      	ldr	r1, [sp, #32]
 800a8bc:	430b      	orrs	r3, r1
 800a8be:	d120      	bne.n	800a902 <_dtoa_r+0x9aa>
 800a8c0:	2a00      	cmp	r2, #0
 800a8c2:	ddee      	ble.n	800a8a2 <_dtoa_r+0x94a>
 800a8c4:	9901      	ldr	r1, [sp, #4]
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	4648      	mov	r0, r9
 800a8ca:	f000 fba9 	bl	800b020 <__lshift>
 800a8ce:	4621      	mov	r1, r4
 800a8d0:	9001      	str	r0, [sp, #4]
 800a8d2:	f000 fc11 	bl	800b0f8 <__mcmp>
 800a8d6:	2800      	cmp	r0, #0
 800a8d8:	dc03      	bgt.n	800a8e2 <_dtoa_r+0x98a>
 800a8da:	d1e2      	bne.n	800a8a2 <_dtoa_r+0x94a>
 800a8dc:	f01a 0f01 	tst.w	sl, #1
 800a8e0:	d0df      	beq.n	800a8a2 <_dtoa_r+0x94a>
 800a8e2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a8e6:	d1d9      	bne.n	800a89c <_dtoa_r+0x944>
 800a8e8:	2339      	movs	r3, #57	@ 0x39
 800a8ea:	f88b 3000 	strb.w	r3, [fp]
 800a8ee:	4633      	mov	r3, r6
 800a8f0:	461e      	mov	r6, r3
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a8f8:	2a39      	cmp	r2, #57	@ 0x39
 800a8fa:	d052      	beq.n	800a9a2 <_dtoa_r+0xa4a>
 800a8fc:	3201      	adds	r2, #1
 800a8fe:	701a      	strb	r2, [r3, #0]
 800a900:	e531      	b.n	800a366 <_dtoa_r+0x40e>
 800a902:	2a00      	cmp	r2, #0
 800a904:	dd07      	ble.n	800a916 <_dtoa_r+0x9be>
 800a906:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a90a:	d0ed      	beq.n	800a8e8 <_dtoa_r+0x990>
 800a90c:	f10a 0301 	add.w	r3, sl, #1
 800a910:	f88b 3000 	strb.w	r3, [fp]
 800a914:	e527      	b.n	800a366 <_dtoa_r+0x40e>
 800a916:	9b04      	ldr	r3, [sp, #16]
 800a918:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a91a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a91e:	4293      	cmp	r3, r2
 800a920:	d029      	beq.n	800a976 <_dtoa_r+0xa1e>
 800a922:	9901      	ldr	r1, [sp, #4]
 800a924:	2300      	movs	r3, #0
 800a926:	220a      	movs	r2, #10
 800a928:	4648      	mov	r0, r9
 800a92a:	f000 f9d5 	bl	800acd8 <__multadd>
 800a92e:	45a8      	cmp	r8, r5
 800a930:	9001      	str	r0, [sp, #4]
 800a932:	f04f 0300 	mov.w	r3, #0
 800a936:	f04f 020a 	mov.w	r2, #10
 800a93a:	4641      	mov	r1, r8
 800a93c:	4648      	mov	r0, r9
 800a93e:	d107      	bne.n	800a950 <_dtoa_r+0x9f8>
 800a940:	f000 f9ca 	bl	800acd8 <__multadd>
 800a944:	4680      	mov	r8, r0
 800a946:	4605      	mov	r5, r0
 800a948:	9b04      	ldr	r3, [sp, #16]
 800a94a:	3301      	adds	r3, #1
 800a94c:	9304      	str	r3, [sp, #16]
 800a94e:	e776      	b.n	800a83e <_dtoa_r+0x8e6>
 800a950:	f000 f9c2 	bl	800acd8 <__multadd>
 800a954:	4629      	mov	r1, r5
 800a956:	4680      	mov	r8, r0
 800a958:	2300      	movs	r3, #0
 800a95a:	220a      	movs	r2, #10
 800a95c:	4648      	mov	r0, r9
 800a95e:	f000 f9bb 	bl	800acd8 <__multadd>
 800a962:	4605      	mov	r5, r0
 800a964:	e7f0      	b.n	800a948 <_dtoa_r+0x9f0>
 800a966:	f1bb 0f00 	cmp.w	fp, #0
 800a96a:	bfcc      	ite	gt
 800a96c:	465e      	movgt	r6, fp
 800a96e:	2601      	movle	r6, #1
 800a970:	443e      	add	r6, r7
 800a972:	f04f 0800 	mov.w	r8, #0
 800a976:	9901      	ldr	r1, [sp, #4]
 800a978:	2201      	movs	r2, #1
 800a97a:	4648      	mov	r0, r9
 800a97c:	f000 fb50 	bl	800b020 <__lshift>
 800a980:	4621      	mov	r1, r4
 800a982:	9001      	str	r0, [sp, #4]
 800a984:	f000 fbb8 	bl	800b0f8 <__mcmp>
 800a988:	2800      	cmp	r0, #0
 800a98a:	dcb0      	bgt.n	800a8ee <_dtoa_r+0x996>
 800a98c:	d102      	bne.n	800a994 <_dtoa_r+0xa3c>
 800a98e:	f01a 0f01 	tst.w	sl, #1
 800a992:	d1ac      	bne.n	800a8ee <_dtoa_r+0x996>
 800a994:	4633      	mov	r3, r6
 800a996:	461e      	mov	r6, r3
 800a998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a99c:	2a30      	cmp	r2, #48	@ 0x30
 800a99e:	d0fa      	beq.n	800a996 <_dtoa_r+0xa3e>
 800a9a0:	e4e1      	b.n	800a366 <_dtoa_r+0x40e>
 800a9a2:	429f      	cmp	r7, r3
 800a9a4:	d1a4      	bne.n	800a8f0 <_dtoa_r+0x998>
 800a9a6:	9b05      	ldr	r3, [sp, #20]
 800a9a8:	3301      	adds	r3, #1
 800a9aa:	9305      	str	r3, [sp, #20]
 800a9ac:	2331      	movs	r3, #49	@ 0x31
 800a9ae:	703b      	strb	r3, [r7, #0]
 800a9b0:	e4d9      	b.n	800a366 <_dtoa_r+0x40e>
 800a9b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a9b4:	4f16      	ldr	r7, [pc, #88]	@ (800aa10 <_dtoa_r+0xab8>)
 800a9b6:	b11b      	cbz	r3, 800a9c0 <_dtoa_r+0xa68>
 800a9b8:	f107 0308 	add.w	r3, r7, #8
 800a9bc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a9be:	6013      	str	r3, [r2, #0]
 800a9c0:	4638      	mov	r0, r7
 800a9c2:	b011      	add	sp, #68	@ 0x44
 800a9c4:	ecbd 8b02 	vpop	{d8}
 800a9c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9cc:	9b07      	ldr	r3, [sp, #28]
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	f77f ae2c 	ble.w	800a62c <_dtoa_r+0x6d4>
 800a9d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9d8:	2001      	movs	r0, #1
 800a9da:	e64c      	b.n	800a676 <_dtoa_r+0x71e>
 800a9dc:	f1bb 0f00 	cmp.w	fp, #0
 800a9e0:	f77f aed8 	ble.w	800a794 <_dtoa_r+0x83c>
 800a9e4:	463e      	mov	r6, r7
 800a9e6:	9801      	ldr	r0, [sp, #4]
 800a9e8:	4621      	mov	r1, r4
 800a9ea:	f7ff fa2c 	bl	8009e46 <quorem>
 800a9ee:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a9f2:	f806 ab01 	strb.w	sl, [r6], #1
 800a9f6:	1bf2      	subs	r2, r6, r7
 800a9f8:	4593      	cmp	fp, r2
 800a9fa:	ddb4      	ble.n	800a966 <_dtoa_r+0xa0e>
 800a9fc:	9901      	ldr	r1, [sp, #4]
 800a9fe:	2300      	movs	r3, #0
 800aa00:	220a      	movs	r2, #10
 800aa02:	4648      	mov	r0, r9
 800aa04:	f000 f968 	bl	800acd8 <__multadd>
 800aa08:	9001      	str	r0, [sp, #4]
 800aa0a:	e7ec      	b.n	800a9e6 <_dtoa_r+0xa8e>
 800aa0c:	0800c2ac 	.word	0x0800c2ac
 800aa10:	0800c230 	.word	0x0800c230

0800aa14 <_free_r>:
 800aa14:	b538      	push	{r3, r4, r5, lr}
 800aa16:	4605      	mov	r5, r0
 800aa18:	2900      	cmp	r1, #0
 800aa1a:	d041      	beq.n	800aaa0 <_free_r+0x8c>
 800aa1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa20:	1f0c      	subs	r4, r1, #4
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	bfb8      	it	lt
 800aa26:	18e4      	addlt	r4, r4, r3
 800aa28:	f000 f8e8 	bl	800abfc <__malloc_lock>
 800aa2c:	4a1d      	ldr	r2, [pc, #116]	@ (800aaa4 <_free_r+0x90>)
 800aa2e:	6813      	ldr	r3, [r2, #0]
 800aa30:	b933      	cbnz	r3, 800aa40 <_free_r+0x2c>
 800aa32:	6063      	str	r3, [r4, #4]
 800aa34:	6014      	str	r4, [r2, #0]
 800aa36:	4628      	mov	r0, r5
 800aa38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa3c:	f000 b8e4 	b.w	800ac08 <__malloc_unlock>
 800aa40:	42a3      	cmp	r3, r4
 800aa42:	d908      	bls.n	800aa56 <_free_r+0x42>
 800aa44:	6820      	ldr	r0, [r4, #0]
 800aa46:	1821      	adds	r1, r4, r0
 800aa48:	428b      	cmp	r3, r1
 800aa4a:	bf01      	itttt	eq
 800aa4c:	6819      	ldreq	r1, [r3, #0]
 800aa4e:	685b      	ldreq	r3, [r3, #4]
 800aa50:	1809      	addeq	r1, r1, r0
 800aa52:	6021      	streq	r1, [r4, #0]
 800aa54:	e7ed      	b.n	800aa32 <_free_r+0x1e>
 800aa56:	461a      	mov	r2, r3
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	b10b      	cbz	r3, 800aa60 <_free_r+0x4c>
 800aa5c:	42a3      	cmp	r3, r4
 800aa5e:	d9fa      	bls.n	800aa56 <_free_r+0x42>
 800aa60:	6811      	ldr	r1, [r2, #0]
 800aa62:	1850      	adds	r0, r2, r1
 800aa64:	42a0      	cmp	r0, r4
 800aa66:	d10b      	bne.n	800aa80 <_free_r+0x6c>
 800aa68:	6820      	ldr	r0, [r4, #0]
 800aa6a:	4401      	add	r1, r0
 800aa6c:	1850      	adds	r0, r2, r1
 800aa6e:	4283      	cmp	r3, r0
 800aa70:	6011      	str	r1, [r2, #0]
 800aa72:	d1e0      	bne.n	800aa36 <_free_r+0x22>
 800aa74:	6818      	ldr	r0, [r3, #0]
 800aa76:	685b      	ldr	r3, [r3, #4]
 800aa78:	6053      	str	r3, [r2, #4]
 800aa7a:	4408      	add	r0, r1
 800aa7c:	6010      	str	r0, [r2, #0]
 800aa7e:	e7da      	b.n	800aa36 <_free_r+0x22>
 800aa80:	d902      	bls.n	800aa88 <_free_r+0x74>
 800aa82:	230c      	movs	r3, #12
 800aa84:	602b      	str	r3, [r5, #0]
 800aa86:	e7d6      	b.n	800aa36 <_free_r+0x22>
 800aa88:	6820      	ldr	r0, [r4, #0]
 800aa8a:	1821      	adds	r1, r4, r0
 800aa8c:	428b      	cmp	r3, r1
 800aa8e:	bf04      	itt	eq
 800aa90:	6819      	ldreq	r1, [r3, #0]
 800aa92:	685b      	ldreq	r3, [r3, #4]
 800aa94:	6063      	str	r3, [r4, #4]
 800aa96:	bf04      	itt	eq
 800aa98:	1809      	addeq	r1, r1, r0
 800aa9a:	6021      	streq	r1, [r4, #0]
 800aa9c:	6054      	str	r4, [r2, #4]
 800aa9e:	e7ca      	b.n	800aa36 <_free_r+0x22>
 800aaa0:	bd38      	pop	{r3, r4, r5, pc}
 800aaa2:	bf00      	nop
 800aaa4:	240007cc 	.word	0x240007cc

0800aaa8 <malloc>:
 800aaa8:	4b02      	ldr	r3, [pc, #8]	@ (800aab4 <malloc+0xc>)
 800aaaa:	4601      	mov	r1, r0
 800aaac:	6818      	ldr	r0, [r3, #0]
 800aaae:	f000 b825 	b.w	800aafc <_malloc_r>
 800aab2:	bf00      	nop
 800aab4:	240001fc 	.word	0x240001fc

0800aab8 <sbrk_aligned>:
 800aab8:	b570      	push	{r4, r5, r6, lr}
 800aaba:	4e0f      	ldr	r6, [pc, #60]	@ (800aaf8 <sbrk_aligned+0x40>)
 800aabc:	460c      	mov	r4, r1
 800aabe:	6831      	ldr	r1, [r6, #0]
 800aac0:	4605      	mov	r5, r0
 800aac2:	b911      	cbnz	r1, 800aaca <sbrk_aligned+0x12>
 800aac4:	f000 fea2 	bl	800b80c <_sbrk_r>
 800aac8:	6030      	str	r0, [r6, #0]
 800aaca:	4621      	mov	r1, r4
 800aacc:	4628      	mov	r0, r5
 800aace:	f000 fe9d 	bl	800b80c <_sbrk_r>
 800aad2:	1c43      	adds	r3, r0, #1
 800aad4:	d103      	bne.n	800aade <sbrk_aligned+0x26>
 800aad6:	f04f 34ff 	mov.w	r4, #4294967295
 800aada:	4620      	mov	r0, r4
 800aadc:	bd70      	pop	{r4, r5, r6, pc}
 800aade:	1cc4      	adds	r4, r0, #3
 800aae0:	f024 0403 	bic.w	r4, r4, #3
 800aae4:	42a0      	cmp	r0, r4
 800aae6:	d0f8      	beq.n	800aada <sbrk_aligned+0x22>
 800aae8:	1a21      	subs	r1, r4, r0
 800aaea:	4628      	mov	r0, r5
 800aaec:	f000 fe8e 	bl	800b80c <_sbrk_r>
 800aaf0:	3001      	adds	r0, #1
 800aaf2:	d1f2      	bne.n	800aada <sbrk_aligned+0x22>
 800aaf4:	e7ef      	b.n	800aad6 <sbrk_aligned+0x1e>
 800aaf6:	bf00      	nop
 800aaf8:	240007c8 	.word	0x240007c8

0800aafc <_malloc_r>:
 800aafc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab00:	1ccd      	adds	r5, r1, #3
 800ab02:	f025 0503 	bic.w	r5, r5, #3
 800ab06:	3508      	adds	r5, #8
 800ab08:	2d0c      	cmp	r5, #12
 800ab0a:	bf38      	it	cc
 800ab0c:	250c      	movcc	r5, #12
 800ab0e:	2d00      	cmp	r5, #0
 800ab10:	4606      	mov	r6, r0
 800ab12:	db01      	blt.n	800ab18 <_malloc_r+0x1c>
 800ab14:	42a9      	cmp	r1, r5
 800ab16:	d904      	bls.n	800ab22 <_malloc_r+0x26>
 800ab18:	230c      	movs	r3, #12
 800ab1a:	6033      	str	r3, [r6, #0]
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800abf8 <_malloc_r+0xfc>
 800ab26:	f000 f869 	bl	800abfc <__malloc_lock>
 800ab2a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab2e:	461c      	mov	r4, r3
 800ab30:	bb44      	cbnz	r4, 800ab84 <_malloc_r+0x88>
 800ab32:	4629      	mov	r1, r5
 800ab34:	4630      	mov	r0, r6
 800ab36:	f7ff ffbf 	bl	800aab8 <sbrk_aligned>
 800ab3a:	1c43      	adds	r3, r0, #1
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	d158      	bne.n	800abf2 <_malloc_r+0xf6>
 800ab40:	f8d8 4000 	ldr.w	r4, [r8]
 800ab44:	4627      	mov	r7, r4
 800ab46:	2f00      	cmp	r7, #0
 800ab48:	d143      	bne.n	800abd2 <_malloc_r+0xd6>
 800ab4a:	2c00      	cmp	r4, #0
 800ab4c:	d04b      	beq.n	800abe6 <_malloc_r+0xea>
 800ab4e:	6823      	ldr	r3, [r4, #0]
 800ab50:	4639      	mov	r1, r7
 800ab52:	4630      	mov	r0, r6
 800ab54:	eb04 0903 	add.w	r9, r4, r3
 800ab58:	f000 fe58 	bl	800b80c <_sbrk_r>
 800ab5c:	4581      	cmp	r9, r0
 800ab5e:	d142      	bne.n	800abe6 <_malloc_r+0xea>
 800ab60:	6821      	ldr	r1, [r4, #0]
 800ab62:	1a6d      	subs	r5, r5, r1
 800ab64:	4629      	mov	r1, r5
 800ab66:	4630      	mov	r0, r6
 800ab68:	f7ff ffa6 	bl	800aab8 <sbrk_aligned>
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	d03a      	beq.n	800abe6 <_malloc_r+0xea>
 800ab70:	6823      	ldr	r3, [r4, #0]
 800ab72:	442b      	add	r3, r5
 800ab74:	6023      	str	r3, [r4, #0]
 800ab76:	f8d8 3000 	ldr.w	r3, [r8]
 800ab7a:	685a      	ldr	r2, [r3, #4]
 800ab7c:	bb62      	cbnz	r2, 800abd8 <_malloc_r+0xdc>
 800ab7e:	f8c8 7000 	str.w	r7, [r8]
 800ab82:	e00f      	b.n	800aba4 <_malloc_r+0xa8>
 800ab84:	6822      	ldr	r2, [r4, #0]
 800ab86:	1b52      	subs	r2, r2, r5
 800ab88:	d420      	bmi.n	800abcc <_malloc_r+0xd0>
 800ab8a:	2a0b      	cmp	r2, #11
 800ab8c:	d917      	bls.n	800abbe <_malloc_r+0xc2>
 800ab8e:	1961      	adds	r1, r4, r5
 800ab90:	42a3      	cmp	r3, r4
 800ab92:	6025      	str	r5, [r4, #0]
 800ab94:	bf18      	it	ne
 800ab96:	6059      	strne	r1, [r3, #4]
 800ab98:	6863      	ldr	r3, [r4, #4]
 800ab9a:	bf08      	it	eq
 800ab9c:	f8c8 1000 	streq.w	r1, [r8]
 800aba0:	5162      	str	r2, [r4, r5]
 800aba2:	604b      	str	r3, [r1, #4]
 800aba4:	4630      	mov	r0, r6
 800aba6:	f000 f82f 	bl	800ac08 <__malloc_unlock>
 800abaa:	f104 000b 	add.w	r0, r4, #11
 800abae:	1d23      	adds	r3, r4, #4
 800abb0:	f020 0007 	bic.w	r0, r0, #7
 800abb4:	1ac2      	subs	r2, r0, r3
 800abb6:	bf1c      	itt	ne
 800abb8:	1a1b      	subne	r3, r3, r0
 800abba:	50a3      	strne	r3, [r4, r2]
 800abbc:	e7af      	b.n	800ab1e <_malloc_r+0x22>
 800abbe:	6862      	ldr	r2, [r4, #4]
 800abc0:	42a3      	cmp	r3, r4
 800abc2:	bf0c      	ite	eq
 800abc4:	f8c8 2000 	streq.w	r2, [r8]
 800abc8:	605a      	strne	r2, [r3, #4]
 800abca:	e7eb      	b.n	800aba4 <_malloc_r+0xa8>
 800abcc:	4623      	mov	r3, r4
 800abce:	6864      	ldr	r4, [r4, #4]
 800abd0:	e7ae      	b.n	800ab30 <_malloc_r+0x34>
 800abd2:	463c      	mov	r4, r7
 800abd4:	687f      	ldr	r7, [r7, #4]
 800abd6:	e7b6      	b.n	800ab46 <_malloc_r+0x4a>
 800abd8:	461a      	mov	r2, r3
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	42a3      	cmp	r3, r4
 800abde:	d1fb      	bne.n	800abd8 <_malloc_r+0xdc>
 800abe0:	2300      	movs	r3, #0
 800abe2:	6053      	str	r3, [r2, #4]
 800abe4:	e7de      	b.n	800aba4 <_malloc_r+0xa8>
 800abe6:	230c      	movs	r3, #12
 800abe8:	6033      	str	r3, [r6, #0]
 800abea:	4630      	mov	r0, r6
 800abec:	f000 f80c 	bl	800ac08 <__malloc_unlock>
 800abf0:	e794      	b.n	800ab1c <_malloc_r+0x20>
 800abf2:	6005      	str	r5, [r0, #0]
 800abf4:	e7d6      	b.n	800aba4 <_malloc_r+0xa8>
 800abf6:	bf00      	nop
 800abf8:	240007cc 	.word	0x240007cc

0800abfc <__malloc_lock>:
 800abfc:	4801      	ldr	r0, [pc, #4]	@ (800ac04 <__malloc_lock+0x8>)
 800abfe:	f7ff b912 	b.w	8009e26 <__retarget_lock_acquire_recursive>
 800ac02:	bf00      	nop
 800ac04:	240007c4 	.word	0x240007c4

0800ac08 <__malloc_unlock>:
 800ac08:	4801      	ldr	r0, [pc, #4]	@ (800ac10 <__malloc_unlock+0x8>)
 800ac0a:	f7ff b90d 	b.w	8009e28 <__retarget_lock_release_recursive>
 800ac0e:	bf00      	nop
 800ac10:	240007c4 	.word	0x240007c4

0800ac14 <_Balloc>:
 800ac14:	b570      	push	{r4, r5, r6, lr}
 800ac16:	69c6      	ldr	r6, [r0, #28]
 800ac18:	4604      	mov	r4, r0
 800ac1a:	460d      	mov	r5, r1
 800ac1c:	b976      	cbnz	r6, 800ac3c <_Balloc+0x28>
 800ac1e:	2010      	movs	r0, #16
 800ac20:	f7ff ff42 	bl	800aaa8 <malloc>
 800ac24:	4602      	mov	r2, r0
 800ac26:	61e0      	str	r0, [r4, #28]
 800ac28:	b920      	cbnz	r0, 800ac34 <_Balloc+0x20>
 800ac2a:	4b18      	ldr	r3, [pc, #96]	@ (800ac8c <_Balloc+0x78>)
 800ac2c:	4818      	ldr	r0, [pc, #96]	@ (800ac90 <_Balloc+0x7c>)
 800ac2e:	216b      	movs	r1, #107	@ 0x6b
 800ac30:	f000 fdfc 	bl	800b82c <__assert_func>
 800ac34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac38:	6006      	str	r6, [r0, #0]
 800ac3a:	60c6      	str	r6, [r0, #12]
 800ac3c:	69e6      	ldr	r6, [r4, #28]
 800ac3e:	68f3      	ldr	r3, [r6, #12]
 800ac40:	b183      	cbz	r3, 800ac64 <_Balloc+0x50>
 800ac42:	69e3      	ldr	r3, [r4, #28]
 800ac44:	68db      	ldr	r3, [r3, #12]
 800ac46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac4a:	b9b8      	cbnz	r0, 800ac7c <_Balloc+0x68>
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	fa01 f605 	lsl.w	r6, r1, r5
 800ac52:	1d72      	adds	r2, r6, #5
 800ac54:	0092      	lsls	r2, r2, #2
 800ac56:	4620      	mov	r0, r4
 800ac58:	f000 fe06 	bl	800b868 <_calloc_r>
 800ac5c:	b160      	cbz	r0, 800ac78 <_Balloc+0x64>
 800ac5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac62:	e00e      	b.n	800ac82 <_Balloc+0x6e>
 800ac64:	2221      	movs	r2, #33	@ 0x21
 800ac66:	2104      	movs	r1, #4
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f000 fdfd 	bl	800b868 <_calloc_r>
 800ac6e:	69e3      	ldr	r3, [r4, #28]
 800ac70:	60f0      	str	r0, [r6, #12]
 800ac72:	68db      	ldr	r3, [r3, #12]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1e4      	bne.n	800ac42 <_Balloc+0x2e>
 800ac78:	2000      	movs	r0, #0
 800ac7a:	bd70      	pop	{r4, r5, r6, pc}
 800ac7c:	6802      	ldr	r2, [r0, #0]
 800ac7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac82:	2300      	movs	r3, #0
 800ac84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac88:	e7f7      	b.n	800ac7a <_Balloc+0x66>
 800ac8a:	bf00      	nop
 800ac8c:	0800c23d 	.word	0x0800c23d
 800ac90:	0800c2bd 	.word	0x0800c2bd

0800ac94 <_Bfree>:
 800ac94:	b570      	push	{r4, r5, r6, lr}
 800ac96:	69c6      	ldr	r6, [r0, #28]
 800ac98:	4605      	mov	r5, r0
 800ac9a:	460c      	mov	r4, r1
 800ac9c:	b976      	cbnz	r6, 800acbc <_Bfree+0x28>
 800ac9e:	2010      	movs	r0, #16
 800aca0:	f7ff ff02 	bl	800aaa8 <malloc>
 800aca4:	4602      	mov	r2, r0
 800aca6:	61e8      	str	r0, [r5, #28]
 800aca8:	b920      	cbnz	r0, 800acb4 <_Bfree+0x20>
 800acaa:	4b09      	ldr	r3, [pc, #36]	@ (800acd0 <_Bfree+0x3c>)
 800acac:	4809      	ldr	r0, [pc, #36]	@ (800acd4 <_Bfree+0x40>)
 800acae:	218f      	movs	r1, #143	@ 0x8f
 800acb0:	f000 fdbc 	bl	800b82c <__assert_func>
 800acb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acb8:	6006      	str	r6, [r0, #0]
 800acba:	60c6      	str	r6, [r0, #12]
 800acbc:	b13c      	cbz	r4, 800acce <_Bfree+0x3a>
 800acbe:	69eb      	ldr	r3, [r5, #28]
 800acc0:	6862      	ldr	r2, [r4, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acc8:	6021      	str	r1, [r4, #0]
 800acca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800acce:	bd70      	pop	{r4, r5, r6, pc}
 800acd0:	0800c23d 	.word	0x0800c23d
 800acd4:	0800c2bd 	.word	0x0800c2bd

0800acd8 <__multadd>:
 800acd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acdc:	690d      	ldr	r5, [r1, #16]
 800acde:	4607      	mov	r7, r0
 800ace0:	460c      	mov	r4, r1
 800ace2:	461e      	mov	r6, r3
 800ace4:	f101 0c14 	add.w	ip, r1, #20
 800ace8:	2000      	movs	r0, #0
 800acea:	f8dc 3000 	ldr.w	r3, [ip]
 800acee:	b299      	uxth	r1, r3
 800acf0:	fb02 6101 	mla	r1, r2, r1, r6
 800acf4:	0c1e      	lsrs	r6, r3, #16
 800acf6:	0c0b      	lsrs	r3, r1, #16
 800acf8:	fb02 3306 	mla	r3, r2, r6, r3
 800acfc:	b289      	uxth	r1, r1
 800acfe:	3001      	adds	r0, #1
 800ad00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad04:	4285      	cmp	r5, r0
 800ad06:	f84c 1b04 	str.w	r1, [ip], #4
 800ad0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad0e:	dcec      	bgt.n	800acea <__multadd+0x12>
 800ad10:	b30e      	cbz	r6, 800ad56 <__multadd+0x7e>
 800ad12:	68a3      	ldr	r3, [r4, #8]
 800ad14:	42ab      	cmp	r3, r5
 800ad16:	dc19      	bgt.n	800ad4c <__multadd+0x74>
 800ad18:	6861      	ldr	r1, [r4, #4]
 800ad1a:	4638      	mov	r0, r7
 800ad1c:	3101      	adds	r1, #1
 800ad1e:	f7ff ff79 	bl	800ac14 <_Balloc>
 800ad22:	4680      	mov	r8, r0
 800ad24:	b928      	cbnz	r0, 800ad32 <__multadd+0x5a>
 800ad26:	4602      	mov	r2, r0
 800ad28:	4b0c      	ldr	r3, [pc, #48]	@ (800ad5c <__multadd+0x84>)
 800ad2a:	480d      	ldr	r0, [pc, #52]	@ (800ad60 <__multadd+0x88>)
 800ad2c:	21ba      	movs	r1, #186	@ 0xba
 800ad2e:	f000 fd7d 	bl	800b82c <__assert_func>
 800ad32:	6922      	ldr	r2, [r4, #16]
 800ad34:	3202      	adds	r2, #2
 800ad36:	f104 010c 	add.w	r1, r4, #12
 800ad3a:	0092      	lsls	r2, r2, #2
 800ad3c:	300c      	adds	r0, #12
 800ad3e:	f7ff f874 	bl	8009e2a <memcpy>
 800ad42:	4621      	mov	r1, r4
 800ad44:	4638      	mov	r0, r7
 800ad46:	f7ff ffa5 	bl	800ac94 <_Bfree>
 800ad4a:	4644      	mov	r4, r8
 800ad4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad50:	3501      	adds	r5, #1
 800ad52:	615e      	str	r6, [r3, #20]
 800ad54:	6125      	str	r5, [r4, #16]
 800ad56:	4620      	mov	r0, r4
 800ad58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad5c:	0800c2ac 	.word	0x0800c2ac
 800ad60:	0800c2bd 	.word	0x0800c2bd

0800ad64 <__hi0bits>:
 800ad64:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ad68:	4603      	mov	r3, r0
 800ad6a:	bf36      	itet	cc
 800ad6c:	0403      	lslcc	r3, r0, #16
 800ad6e:	2000      	movcs	r0, #0
 800ad70:	2010      	movcc	r0, #16
 800ad72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad76:	bf3c      	itt	cc
 800ad78:	021b      	lslcc	r3, r3, #8
 800ad7a:	3008      	addcc	r0, #8
 800ad7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad80:	bf3c      	itt	cc
 800ad82:	011b      	lslcc	r3, r3, #4
 800ad84:	3004      	addcc	r0, #4
 800ad86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad8a:	bf3c      	itt	cc
 800ad8c:	009b      	lslcc	r3, r3, #2
 800ad8e:	3002      	addcc	r0, #2
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	db05      	blt.n	800ada0 <__hi0bits+0x3c>
 800ad94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ad98:	f100 0001 	add.w	r0, r0, #1
 800ad9c:	bf08      	it	eq
 800ad9e:	2020      	moveq	r0, #32
 800ada0:	4770      	bx	lr

0800ada2 <__lo0bits>:
 800ada2:	6803      	ldr	r3, [r0, #0]
 800ada4:	4602      	mov	r2, r0
 800ada6:	f013 0007 	ands.w	r0, r3, #7
 800adaa:	d00b      	beq.n	800adc4 <__lo0bits+0x22>
 800adac:	07d9      	lsls	r1, r3, #31
 800adae:	d421      	bmi.n	800adf4 <__lo0bits+0x52>
 800adb0:	0798      	lsls	r0, r3, #30
 800adb2:	bf49      	itett	mi
 800adb4:	085b      	lsrmi	r3, r3, #1
 800adb6:	089b      	lsrpl	r3, r3, #2
 800adb8:	2001      	movmi	r0, #1
 800adba:	6013      	strmi	r3, [r2, #0]
 800adbc:	bf5c      	itt	pl
 800adbe:	6013      	strpl	r3, [r2, #0]
 800adc0:	2002      	movpl	r0, #2
 800adc2:	4770      	bx	lr
 800adc4:	b299      	uxth	r1, r3
 800adc6:	b909      	cbnz	r1, 800adcc <__lo0bits+0x2a>
 800adc8:	0c1b      	lsrs	r3, r3, #16
 800adca:	2010      	movs	r0, #16
 800adcc:	b2d9      	uxtb	r1, r3
 800adce:	b909      	cbnz	r1, 800add4 <__lo0bits+0x32>
 800add0:	3008      	adds	r0, #8
 800add2:	0a1b      	lsrs	r3, r3, #8
 800add4:	0719      	lsls	r1, r3, #28
 800add6:	bf04      	itt	eq
 800add8:	091b      	lsreq	r3, r3, #4
 800adda:	3004      	addeq	r0, #4
 800addc:	0799      	lsls	r1, r3, #30
 800adde:	bf04      	itt	eq
 800ade0:	089b      	lsreq	r3, r3, #2
 800ade2:	3002      	addeq	r0, #2
 800ade4:	07d9      	lsls	r1, r3, #31
 800ade6:	d403      	bmi.n	800adf0 <__lo0bits+0x4e>
 800ade8:	085b      	lsrs	r3, r3, #1
 800adea:	f100 0001 	add.w	r0, r0, #1
 800adee:	d003      	beq.n	800adf8 <__lo0bits+0x56>
 800adf0:	6013      	str	r3, [r2, #0]
 800adf2:	4770      	bx	lr
 800adf4:	2000      	movs	r0, #0
 800adf6:	4770      	bx	lr
 800adf8:	2020      	movs	r0, #32
 800adfa:	4770      	bx	lr

0800adfc <__i2b>:
 800adfc:	b510      	push	{r4, lr}
 800adfe:	460c      	mov	r4, r1
 800ae00:	2101      	movs	r1, #1
 800ae02:	f7ff ff07 	bl	800ac14 <_Balloc>
 800ae06:	4602      	mov	r2, r0
 800ae08:	b928      	cbnz	r0, 800ae16 <__i2b+0x1a>
 800ae0a:	4b05      	ldr	r3, [pc, #20]	@ (800ae20 <__i2b+0x24>)
 800ae0c:	4805      	ldr	r0, [pc, #20]	@ (800ae24 <__i2b+0x28>)
 800ae0e:	f240 1145 	movw	r1, #325	@ 0x145
 800ae12:	f000 fd0b 	bl	800b82c <__assert_func>
 800ae16:	2301      	movs	r3, #1
 800ae18:	6144      	str	r4, [r0, #20]
 800ae1a:	6103      	str	r3, [r0, #16]
 800ae1c:	bd10      	pop	{r4, pc}
 800ae1e:	bf00      	nop
 800ae20:	0800c2ac 	.word	0x0800c2ac
 800ae24:	0800c2bd 	.word	0x0800c2bd

0800ae28 <__multiply>:
 800ae28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae2c:	4617      	mov	r7, r2
 800ae2e:	690a      	ldr	r2, [r1, #16]
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	429a      	cmp	r2, r3
 800ae34:	bfa8      	it	ge
 800ae36:	463b      	movge	r3, r7
 800ae38:	4689      	mov	r9, r1
 800ae3a:	bfa4      	itt	ge
 800ae3c:	460f      	movge	r7, r1
 800ae3e:	4699      	movge	r9, r3
 800ae40:	693d      	ldr	r5, [r7, #16]
 800ae42:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	6879      	ldr	r1, [r7, #4]
 800ae4a:	eb05 060a 	add.w	r6, r5, sl
 800ae4e:	42b3      	cmp	r3, r6
 800ae50:	b085      	sub	sp, #20
 800ae52:	bfb8      	it	lt
 800ae54:	3101      	addlt	r1, #1
 800ae56:	f7ff fedd 	bl	800ac14 <_Balloc>
 800ae5a:	b930      	cbnz	r0, 800ae6a <__multiply+0x42>
 800ae5c:	4602      	mov	r2, r0
 800ae5e:	4b41      	ldr	r3, [pc, #260]	@ (800af64 <__multiply+0x13c>)
 800ae60:	4841      	ldr	r0, [pc, #260]	@ (800af68 <__multiply+0x140>)
 800ae62:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ae66:	f000 fce1 	bl	800b82c <__assert_func>
 800ae6a:	f100 0414 	add.w	r4, r0, #20
 800ae6e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ae72:	4623      	mov	r3, r4
 800ae74:	2200      	movs	r2, #0
 800ae76:	4573      	cmp	r3, lr
 800ae78:	d320      	bcc.n	800aebc <__multiply+0x94>
 800ae7a:	f107 0814 	add.w	r8, r7, #20
 800ae7e:	f109 0114 	add.w	r1, r9, #20
 800ae82:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ae86:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ae8a:	9302      	str	r3, [sp, #8]
 800ae8c:	1beb      	subs	r3, r5, r7
 800ae8e:	3b15      	subs	r3, #21
 800ae90:	f023 0303 	bic.w	r3, r3, #3
 800ae94:	3304      	adds	r3, #4
 800ae96:	3715      	adds	r7, #21
 800ae98:	42bd      	cmp	r5, r7
 800ae9a:	bf38      	it	cc
 800ae9c:	2304      	movcc	r3, #4
 800ae9e:	9301      	str	r3, [sp, #4]
 800aea0:	9b02      	ldr	r3, [sp, #8]
 800aea2:	9103      	str	r1, [sp, #12]
 800aea4:	428b      	cmp	r3, r1
 800aea6:	d80c      	bhi.n	800aec2 <__multiply+0x9a>
 800aea8:	2e00      	cmp	r6, #0
 800aeaa:	dd03      	ble.n	800aeb4 <__multiply+0x8c>
 800aeac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d055      	beq.n	800af60 <__multiply+0x138>
 800aeb4:	6106      	str	r6, [r0, #16]
 800aeb6:	b005      	add	sp, #20
 800aeb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aebc:	f843 2b04 	str.w	r2, [r3], #4
 800aec0:	e7d9      	b.n	800ae76 <__multiply+0x4e>
 800aec2:	f8b1 a000 	ldrh.w	sl, [r1]
 800aec6:	f1ba 0f00 	cmp.w	sl, #0
 800aeca:	d01f      	beq.n	800af0c <__multiply+0xe4>
 800aecc:	46c4      	mov	ip, r8
 800aece:	46a1      	mov	r9, r4
 800aed0:	2700      	movs	r7, #0
 800aed2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aed6:	f8d9 3000 	ldr.w	r3, [r9]
 800aeda:	fa1f fb82 	uxth.w	fp, r2
 800aede:	b29b      	uxth	r3, r3
 800aee0:	fb0a 330b 	mla	r3, sl, fp, r3
 800aee4:	443b      	add	r3, r7
 800aee6:	f8d9 7000 	ldr.w	r7, [r9]
 800aeea:	0c12      	lsrs	r2, r2, #16
 800aeec:	0c3f      	lsrs	r7, r7, #16
 800aeee:	fb0a 7202 	mla	r2, sl, r2, r7
 800aef2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800aef6:	b29b      	uxth	r3, r3
 800aef8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aefc:	4565      	cmp	r5, ip
 800aefe:	f849 3b04 	str.w	r3, [r9], #4
 800af02:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800af06:	d8e4      	bhi.n	800aed2 <__multiply+0xaa>
 800af08:	9b01      	ldr	r3, [sp, #4]
 800af0a:	50e7      	str	r7, [r4, r3]
 800af0c:	9b03      	ldr	r3, [sp, #12]
 800af0e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af12:	3104      	adds	r1, #4
 800af14:	f1b9 0f00 	cmp.w	r9, #0
 800af18:	d020      	beq.n	800af5c <__multiply+0x134>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	4647      	mov	r7, r8
 800af1e:	46a4      	mov	ip, r4
 800af20:	f04f 0a00 	mov.w	sl, #0
 800af24:	f8b7 b000 	ldrh.w	fp, [r7]
 800af28:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800af2c:	fb09 220b 	mla	r2, r9, fp, r2
 800af30:	4452      	add	r2, sl
 800af32:	b29b      	uxth	r3, r3
 800af34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af38:	f84c 3b04 	str.w	r3, [ip], #4
 800af3c:	f857 3b04 	ldr.w	r3, [r7], #4
 800af40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af44:	f8bc 3000 	ldrh.w	r3, [ip]
 800af48:	fb09 330a 	mla	r3, r9, sl, r3
 800af4c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800af50:	42bd      	cmp	r5, r7
 800af52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af56:	d8e5      	bhi.n	800af24 <__multiply+0xfc>
 800af58:	9a01      	ldr	r2, [sp, #4]
 800af5a:	50a3      	str	r3, [r4, r2]
 800af5c:	3404      	adds	r4, #4
 800af5e:	e79f      	b.n	800aea0 <__multiply+0x78>
 800af60:	3e01      	subs	r6, #1
 800af62:	e7a1      	b.n	800aea8 <__multiply+0x80>
 800af64:	0800c2ac 	.word	0x0800c2ac
 800af68:	0800c2bd 	.word	0x0800c2bd

0800af6c <__pow5mult>:
 800af6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af70:	4615      	mov	r5, r2
 800af72:	f012 0203 	ands.w	r2, r2, #3
 800af76:	4607      	mov	r7, r0
 800af78:	460e      	mov	r6, r1
 800af7a:	d007      	beq.n	800af8c <__pow5mult+0x20>
 800af7c:	4c25      	ldr	r4, [pc, #148]	@ (800b014 <__pow5mult+0xa8>)
 800af7e:	3a01      	subs	r2, #1
 800af80:	2300      	movs	r3, #0
 800af82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af86:	f7ff fea7 	bl	800acd8 <__multadd>
 800af8a:	4606      	mov	r6, r0
 800af8c:	10ad      	asrs	r5, r5, #2
 800af8e:	d03d      	beq.n	800b00c <__pow5mult+0xa0>
 800af90:	69fc      	ldr	r4, [r7, #28]
 800af92:	b97c      	cbnz	r4, 800afb4 <__pow5mult+0x48>
 800af94:	2010      	movs	r0, #16
 800af96:	f7ff fd87 	bl	800aaa8 <malloc>
 800af9a:	4602      	mov	r2, r0
 800af9c:	61f8      	str	r0, [r7, #28]
 800af9e:	b928      	cbnz	r0, 800afac <__pow5mult+0x40>
 800afa0:	4b1d      	ldr	r3, [pc, #116]	@ (800b018 <__pow5mult+0xac>)
 800afa2:	481e      	ldr	r0, [pc, #120]	@ (800b01c <__pow5mult+0xb0>)
 800afa4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800afa8:	f000 fc40 	bl	800b82c <__assert_func>
 800afac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afb0:	6004      	str	r4, [r0, #0]
 800afb2:	60c4      	str	r4, [r0, #12]
 800afb4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800afb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800afbc:	b94c      	cbnz	r4, 800afd2 <__pow5mult+0x66>
 800afbe:	f240 2171 	movw	r1, #625	@ 0x271
 800afc2:	4638      	mov	r0, r7
 800afc4:	f7ff ff1a 	bl	800adfc <__i2b>
 800afc8:	2300      	movs	r3, #0
 800afca:	f8c8 0008 	str.w	r0, [r8, #8]
 800afce:	4604      	mov	r4, r0
 800afd0:	6003      	str	r3, [r0, #0]
 800afd2:	f04f 0900 	mov.w	r9, #0
 800afd6:	07eb      	lsls	r3, r5, #31
 800afd8:	d50a      	bpl.n	800aff0 <__pow5mult+0x84>
 800afda:	4631      	mov	r1, r6
 800afdc:	4622      	mov	r2, r4
 800afde:	4638      	mov	r0, r7
 800afe0:	f7ff ff22 	bl	800ae28 <__multiply>
 800afe4:	4631      	mov	r1, r6
 800afe6:	4680      	mov	r8, r0
 800afe8:	4638      	mov	r0, r7
 800afea:	f7ff fe53 	bl	800ac94 <_Bfree>
 800afee:	4646      	mov	r6, r8
 800aff0:	106d      	asrs	r5, r5, #1
 800aff2:	d00b      	beq.n	800b00c <__pow5mult+0xa0>
 800aff4:	6820      	ldr	r0, [r4, #0]
 800aff6:	b938      	cbnz	r0, 800b008 <__pow5mult+0x9c>
 800aff8:	4622      	mov	r2, r4
 800affa:	4621      	mov	r1, r4
 800affc:	4638      	mov	r0, r7
 800affe:	f7ff ff13 	bl	800ae28 <__multiply>
 800b002:	6020      	str	r0, [r4, #0]
 800b004:	f8c0 9000 	str.w	r9, [r0]
 800b008:	4604      	mov	r4, r0
 800b00a:	e7e4      	b.n	800afd6 <__pow5mult+0x6a>
 800b00c:	4630      	mov	r0, r6
 800b00e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b012:	bf00      	nop
 800b014:	0800c370 	.word	0x0800c370
 800b018:	0800c23d 	.word	0x0800c23d
 800b01c:	0800c2bd 	.word	0x0800c2bd

0800b020 <__lshift>:
 800b020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b024:	460c      	mov	r4, r1
 800b026:	6849      	ldr	r1, [r1, #4]
 800b028:	6923      	ldr	r3, [r4, #16]
 800b02a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b02e:	68a3      	ldr	r3, [r4, #8]
 800b030:	4607      	mov	r7, r0
 800b032:	4691      	mov	r9, r2
 800b034:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b038:	f108 0601 	add.w	r6, r8, #1
 800b03c:	42b3      	cmp	r3, r6
 800b03e:	db0b      	blt.n	800b058 <__lshift+0x38>
 800b040:	4638      	mov	r0, r7
 800b042:	f7ff fde7 	bl	800ac14 <_Balloc>
 800b046:	4605      	mov	r5, r0
 800b048:	b948      	cbnz	r0, 800b05e <__lshift+0x3e>
 800b04a:	4602      	mov	r2, r0
 800b04c:	4b28      	ldr	r3, [pc, #160]	@ (800b0f0 <__lshift+0xd0>)
 800b04e:	4829      	ldr	r0, [pc, #164]	@ (800b0f4 <__lshift+0xd4>)
 800b050:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b054:	f000 fbea 	bl	800b82c <__assert_func>
 800b058:	3101      	adds	r1, #1
 800b05a:	005b      	lsls	r3, r3, #1
 800b05c:	e7ee      	b.n	800b03c <__lshift+0x1c>
 800b05e:	2300      	movs	r3, #0
 800b060:	f100 0114 	add.w	r1, r0, #20
 800b064:	f100 0210 	add.w	r2, r0, #16
 800b068:	4618      	mov	r0, r3
 800b06a:	4553      	cmp	r3, sl
 800b06c:	db33      	blt.n	800b0d6 <__lshift+0xb6>
 800b06e:	6920      	ldr	r0, [r4, #16]
 800b070:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b074:	f104 0314 	add.w	r3, r4, #20
 800b078:	f019 091f 	ands.w	r9, r9, #31
 800b07c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b080:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b084:	d02b      	beq.n	800b0de <__lshift+0xbe>
 800b086:	f1c9 0e20 	rsb	lr, r9, #32
 800b08a:	468a      	mov	sl, r1
 800b08c:	2200      	movs	r2, #0
 800b08e:	6818      	ldr	r0, [r3, #0]
 800b090:	fa00 f009 	lsl.w	r0, r0, r9
 800b094:	4310      	orrs	r0, r2
 800b096:	f84a 0b04 	str.w	r0, [sl], #4
 800b09a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b09e:	459c      	cmp	ip, r3
 800b0a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b0a4:	d8f3      	bhi.n	800b08e <__lshift+0x6e>
 800b0a6:	ebac 0304 	sub.w	r3, ip, r4
 800b0aa:	3b15      	subs	r3, #21
 800b0ac:	f023 0303 	bic.w	r3, r3, #3
 800b0b0:	3304      	adds	r3, #4
 800b0b2:	f104 0015 	add.w	r0, r4, #21
 800b0b6:	4560      	cmp	r0, ip
 800b0b8:	bf88      	it	hi
 800b0ba:	2304      	movhi	r3, #4
 800b0bc:	50ca      	str	r2, [r1, r3]
 800b0be:	b10a      	cbz	r2, 800b0c4 <__lshift+0xa4>
 800b0c0:	f108 0602 	add.w	r6, r8, #2
 800b0c4:	3e01      	subs	r6, #1
 800b0c6:	4638      	mov	r0, r7
 800b0c8:	612e      	str	r6, [r5, #16]
 800b0ca:	4621      	mov	r1, r4
 800b0cc:	f7ff fde2 	bl	800ac94 <_Bfree>
 800b0d0:	4628      	mov	r0, r5
 800b0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b0da:	3301      	adds	r3, #1
 800b0dc:	e7c5      	b.n	800b06a <__lshift+0x4a>
 800b0de:	3904      	subs	r1, #4
 800b0e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b0e8:	459c      	cmp	ip, r3
 800b0ea:	d8f9      	bhi.n	800b0e0 <__lshift+0xc0>
 800b0ec:	e7ea      	b.n	800b0c4 <__lshift+0xa4>
 800b0ee:	bf00      	nop
 800b0f0:	0800c2ac 	.word	0x0800c2ac
 800b0f4:	0800c2bd 	.word	0x0800c2bd

0800b0f8 <__mcmp>:
 800b0f8:	690a      	ldr	r2, [r1, #16]
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	6900      	ldr	r0, [r0, #16]
 800b0fe:	1a80      	subs	r0, r0, r2
 800b100:	b530      	push	{r4, r5, lr}
 800b102:	d10e      	bne.n	800b122 <__mcmp+0x2a>
 800b104:	3314      	adds	r3, #20
 800b106:	3114      	adds	r1, #20
 800b108:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b10c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b110:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b114:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b118:	4295      	cmp	r5, r2
 800b11a:	d003      	beq.n	800b124 <__mcmp+0x2c>
 800b11c:	d205      	bcs.n	800b12a <__mcmp+0x32>
 800b11e:	f04f 30ff 	mov.w	r0, #4294967295
 800b122:	bd30      	pop	{r4, r5, pc}
 800b124:	42a3      	cmp	r3, r4
 800b126:	d3f3      	bcc.n	800b110 <__mcmp+0x18>
 800b128:	e7fb      	b.n	800b122 <__mcmp+0x2a>
 800b12a:	2001      	movs	r0, #1
 800b12c:	e7f9      	b.n	800b122 <__mcmp+0x2a>
	...

0800b130 <__mdiff>:
 800b130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b134:	4689      	mov	r9, r1
 800b136:	4606      	mov	r6, r0
 800b138:	4611      	mov	r1, r2
 800b13a:	4648      	mov	r0, r9
 800b13c:	4614      	mov	r4, r2
 800b13e:	f7ff ffdb 	bl	800b0f8 <__mcmp>
 800b142:	1e05      	subs	r5, r0, #0
 800b144:	d112      	bne.n	800b16c <__mdiff+0x3c>
 800b146:	4629      	mov	r1, r5
 800b148:	4630      	mov	r0, r6
 800b14a:	f7ff fd63 	bl	800ac14 <_Balloc>
 800b14e:	4602      	mov	r2, r0
 800b150:	b928      	cbnz	r0, 800b15e <__mdiff+0x2e>
 800b152:	4b3f      	ldr	r3, [pc, #252]	@ (800b250 <__mdiff+0x120>)
 800b154:	f240 2137 	movw	r1, #567	@ 0x237
 800b158:	483e      	ldr	r0, [pc, #248]	@ (800b254 <__mdiff+0x124>)
 800b15a:	f000 fb67 	bl	800b82c <__assert_func>
 800b15e:	2301      	movs	r3, #1
 800b160:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b164:	4610      	mov	r0, r2
 800b166:	b003      	add	sp, #12
 800b168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b16c:	bfbc      	itt	lt
 800b16e:	464b      	movlt	r3, r9
 800b170:	46a1      	movlt	r9, r4
 800b172:	4630      	mov	r0, r6
 800b174:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b178:	bfba      	itte	lt
 800b17a:	461c      	movlt	r4, r3
 800b17c:	2501      	movlt	r5, #1
 800b17e:	2500      	movge	r5, #0
 800b180:	f7ff fd48 	bl	800ac14 <_Balloc>
 800b184:	4602      	mov	r2, r0
 800b186:	b918      	cbnz	r0, 800b190 <__mdiff+0x60>
 800b188:	4b31      	ldr	r3, [pc, #196]	@ (800b250 <__mdiff+0x120>)
 800b18a:	f240 2145 	movw	r1, #581	@ 0x245
 800b18e:	e7e3      	b.n	800b158 <__mdiff+0x28>
 800b190:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b194:	6926      	ldr	r6, [r4, #16]
 800b196:	60c5      	str	r5, [r0, #12]
 800b198:	f109 0310 	add.w	r3, r9, #16
 800b19c:	f109 0514 	add.w	r5, r9, #20
 800b1a0:	f104 0e14 	add.w	lr, r4, #20
 800b1a4:	f100 0b14 	add.w	fp, r0, #20
 800b1a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b1ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b1b0:	9301      	str	r3, [sp, #4]
 800b1b2:	46d9      	mov	r9, fp
 800b1b4:	f04f 0c00 	mov.w	ip, #0
 800b1b8:	9b01      	ldr	r3, [sp, #4]
 800b1ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b1be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b1c2:	9301      	str	r3, [sp, #4]
 800b1c4:	fa1f f38a 	uxth.w	r3, sl
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	b283      	uxth	r3, r0
 800b1cc:	1acb      	subs	r3, r1, r3
 800b1ce:	0c00      	lsrs	r0, r0, #16
 800b1d0:	4463      	add	r3, ip
 800b1d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b1d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b1da:	b29b      	uxth	r3, r3
 800b1dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b1e0:	4576      	cmp	r6, lr
 800b1e2:	f849 3b04 	str.w	r3, [r9], #4
 800b1e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b1ea:	d8e5      	bhi.n	800b1b8 <__mdiff+0x88>
 800b1ec:	1b33      	subs	r3, r6, r4
 800b1ee:	3b15      	subs	r3, #21
 800b1f0:	f023 0303 	bic.w	r3, r3, #3
 800b1f4:	3415      	adds	r4, #21
 800b1f6:	3304      	adds	r3, #4
 800b1f8:	42a6      	cmp	r6, r4
 800b1fa:	bf38      	it	cc
 800b1fc:	2304      	movcc	r3, #4
 800b1fe:	441d      	add	r5, r3
 800b200:	445b      	add	r3, fp
 800b202:	461e      	mov	r6, r3
 800b204:	462c      	mov	r4, r5
 800b206:	4544      	cmp	r4, r8
 800b208:	d30e      	bcc.n	800b228 <__mdiff+0xf8>
 800b20a:	f108 0103 	add.w	r1, r8, #3
 800b20e:	1b49      	subs	r1, r1, r5
 800b210:	f021 0103 	bic.w	r1, r1, #3
 800b214:	3d03      	subs	r5, #3
 800b216:	45a8      	cmp	r8, r5
 800b218:	bf38      	it	cc
 800b21a:	2100      	movcc	r1, #0
 800b21c:	440b      	add	r3, r1
 800b21e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b222:	b191      	cbz	r1, 800b24a <__mdiff+0x11a>
 800b224:	6117      	str	r7, [r2, #16]
 800b226:	e79d      	b.n	800b164 <__mdiff+0x34>
 800b228:	f854 1b04 	ldr.w	r1, [r4], #4
 800b22c:	46e6      	mov	lr, ip
 800b22e:	0c08      	lsrs	r0, r1, #16
 800b230:	fa1c fc81 	uxtah	ip, ip, r1
 800b234:	4471      	add	r1, lr
 800b236:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b23a:	b289      	uxth	r1, r1
 800b23c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b240:	f846 1b04 	str.w	r1, [r6], #4
 800b244:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b248:	e7dd      	b.n	800b206 <__mdiff+0xd6>
 800b24a:	3f01      	subs	r7, #1
 800b24c:	e7e7      	b.n	800b21e <__mdiff+0xee>
 800b24e:	bf00      	nop
 800b250:	0800c2ac 	.word	0x0800c2ac
 800b254:	0800c2bd 	.word	0x0800c2bd

0800b258 <__d2b>:
 800b258:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b25c:	460f      	mov	r7, r1
 800b25e:	2101      	movs	r1, #1
 800b260:	ec59 8b10 	vmov	r8, r9, d0
 800b264:	4616      	mov	r6, r2
 800b266:	f7ff fcd5 	bl	800ac14 <_Balloc>
 800b26a:	4604      	mov	r4, r0
 800b26c:	b930      	cbnz	r0, 800b27c <__d2b+0x24>
 800b26e:	4602      	mov	r2, r0
 800b270:	4b23      	ldr	r3, [pc, #140]	@ (800b300 <__d2b+0xa8>)
 800b272:	4824      	ldr	r0, [pc, #144]	@ (800b304 <__d2b+0xac>)
 800b274:	f240 310f 	movw	r1, #783	@ 0x30f
 800b278:	f000 fad8 	bl	800b82c <__assert_func>
 800b27c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b280:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b284:	b10d      	cbz	r5, 800b28a <__d2b+0x32>
 800b286:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b28a:	9301      	str	r3, [sp, #4]
 800b28c:	f1b8 0300 	subs.w	r3, r8, #0
 800b290:	d023      	beq.n	800b2da <__d2b+0x82>
 800b292:	4668      	mov	r0, sp
 800b294:	9300      	str	r3, [sp, #0]
 800b296:	f7ff fd84 	bl	800ada2 <__lo0bits>
 800b29a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b29e:	b1d0      	cbz	r0, 800b2d6 <__d2b+0x7e>
 800b2a0:	f1c0 0320 	rsb	r3, r0, #32
 800b2a4:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a8:	430b      	orrs	r3, r1
 800b2aa:	40c2      	lsrs	r2, r0
 800b2ac:	6163      	str	r3, [r4, #20]
 800b2ae:	9201      	str	r2, [sp, #4]
 800b2b0:	9b01      	ldr	r3, [sp, #4]
 800b2b2:	61a3      	str	r3, [r4, #24]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	bf0c      	ite	eq
 800b2b8:	2201      	moveq	r2, #1
 800b2ba:	2202      	movne	r2, #2
 800b2bc:	6122      	str	r2, [r4, #16]
 800b2be:	b1a5      	cbz	r5, 800b2ea <__d2b+0x92>
 800b2c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b2c4:	4405      	add	r5, r0
 800b2c6:	603d      	str	r5, [r7, #0]
 800b2c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b2cc:	6030      	str	r0, [r6, #0]
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	b003      	add	sp, #12
 800b2d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2d6:	6161      	str	r1, [r4, #20]
 800b2d8:	e7ea      	b.n	800b2b0 <__d2b+0x58>
 800b2da:	a801      	add	r0, sp, #4
 800b2dc:	f7ff fd61 	bl	800ada2 <__lo0bits>
 800b2e0:	9b01      	ldr	r3, [sp, #4]
 800b2e2:	6163      	str	r3, [r4, #20]
 800b2e4:	3020      	adds	r0, #32
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	e7e8      	b.n	800b2bc <__d2b+0x64>
 800b2ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b2f2:	6038      	str	r0, [r7, #0]
 800b2f4:	6918      	ldr	r0, [r3, #16]
 800b2f6:	f7ff fd35 	bl	800ad64 <__hi0bits>
 800b2fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2fe:	e7e5      	b.n	800b2cc <__d2b+0x74>
 800b300:	0800c2ac 	.word	0x0800c2ac
 800b304:	0800c2bd 	.word	0x0800c2bd

0800b308 <__sfputc_r>:
 800b308:	6893      	ldr	r3, [r2, #8]
 800b30a:	3b01      	subs	r3, #1
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	b410      	push	{r4}
 800b310:	6093      	str	r3, [r2, #8]
 800b312:	da08      	bge.n	800b326 <__sfputc_r+0x1e>
 800b314:	6994      	ldr	r4, [r2, #24]
 800b316:	42a3      	cmp	r3, r4
 800b318:	db01      	blt.n	800b31e <__sfputc_r+0x16>
 800b31a:	290a      	cmp	r1, #10
 800b31c:	d103      	bne.n	800b326 <__sfputc_r+0x1e>
 800b31e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b322:	f000 b9df 	b.w	800b6e4 <__swbuf_r>
 800b326:	6813      	ldr	r3, [r2, #0]
 800b328:	1c58      	adds	r0, r3, #1
 800b32a:	6010      	str	r0, [r2, #0]
 800b32c:	7019      	strb	r1, [r3, #0]
 800b32e:	4608      	mov	r0, r1
 800b330:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b334:	4770      	bx	lr

0800b336 <__sfputs_r>:
 800b336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b338:	4606      	mov	r6, r0
 800b33a:	460f      	mov	r7, r1
 800b33c:	4614      	mov	r4, r2
 800b33e:	18d5      	adds	r5, r2, r3
 800b340:	42ac      	cmp	r4, r5
 800b342:	d101      	bne.n	800b348 <__sfputs_r+0x12>
 800b344:	2000      	movs	r0, #0
 800b346:	e007      	b.n	800b358 <__sfputs_r+0x22>
 800b348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b34c:	463a      	mov	r2, r7
 800b34e:	4630      	mov	r0, r6
 800b350:	f7ff ffda 	bl	800b308 <__sfputc_r>
 800b354:	1c43      	adds	r3, r0, #1
 800b356:	d1f3      	bne.n	800b340 <__sfputs_r+0xa>
 800b358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b35c <_vfiprintf_r>:
 800b35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b360:	460d      	mov	r5, r1
 800b362:	b09d      	sub	sp, #116	@ 0x74
 800b364:	4614      	mov	r4, r2
 800b366:	4698      	mov	r8, r3
 800b368:	4606      	mov	r6, r0
 800b36a:	b118      	cbz	r0, 800b374 <_vfiprintf_r+0x18>
 800b36c:	6a03      	ldr	r3, [r0, #32]
 800b36e:	b90b      	cbnz	r3, 800b374 <_vfiprintf_r+0x18>
 800b370:	f7fe fc50 	bl	8009c14 <__sinit>
 800b374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b376:	07d9      	lsls	r1, r3, #31
 800b378:	d405      	bmi.n	800b386 <_vfiprintf_r+0x2a>
 800b37a:	89ab      	ldrh	r3, [r5, #12]
 800b37c:	059a      	lsls	r2, r3, #22
 800b37e:	d402      	bmi.n	800b386 <_vfiprintf_r+0x2a>
 800b380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b382:	f7fe fd50 	bl	8009e26 <__retarget_lock_acquire_recursive>
 800b386:	89ab      	ldrh	r3, [r5, #12]
 800b388:	071b      	lsls	r3, r3, #28
 800b38a:	d501      	bpl.n	800b390 <_vfiprintf_r+0x34>
 800b38c:	692b      	ldr	r3, [r5, #16]
 800b38e:	b99b      	cbnz	r3, 800b3b8 <_vfiprintf_r+0x5c>
 800b390:	4629      	mov	r1, r5
 800b392:	4630      	mov	r0, r6
 800b394:	f000 f9e4 	bl	800b760 <__swsetup_r>
 800b398:	b170      	cbz	r0, 800b3b8 <_vfiprintf_r+0x5c>
 800b39a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b39c:	07dc      	lsls	r4, r3, #31
 800b39e:	d504      	bpl.n	800b3aa <_vfiprintf_r+0x4e>
 800b3a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3a4:	b01d      	add	sp, #116	@ 0x74
 800b3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3aa:	89ab      	ldrh	r3, [r5, #12]
 800b3ac:	0598      	lsls	r0, r3, #22
 800b3ae:	d4f7      	bmi.n	800b3a0 <_vfiprintf_r+0x44>
 800b3b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3b2:	f7fe fd39 	bl	8009e28 <__retarget_lock_release_recursive>
 800b3b6:	e7f3      	b.n	800b3a0 <_vfiprintf_r+0x44>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3bc:	2320      	movs	r3, #32
 800b3be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3c6:	2330      	movs	r3, #48	@ 0x30
 800b3c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b578 <_vfiprintf_r+0x21c>
 800b3cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3d0:	f04f 0901 	mov.w	r9, #1
 800b3d4:	4623      	mov	r3, r4
 800b3d6:	469a      	mov	sl, r3
 800b3d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3dc:	b10a      	cbz	r2, 800b3e2 <_vfiprintf_r+0x86>
 800b3de:	2a25      	cmp	r2, #37	@ 0x25
 800b3e0:	d1f9      	bne.n	800b3d6 <_vfiprintf_r+0x7a>
 800b3e2:	ebba 0b04 	subs.w	fp, sl, r4
 800b3e6:	d00b      	beq.n	800b400 <_vfiprintf_r+0xa4>
 800b3e8:	465b      	mov	r3, fp
 800b3ea:	4622      	mov	r2, r4
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	4630      	mov	r0, r6
 800b3f0:	f7ff ffa1 	bl	800b336 <__sfputs_r>
 800b3f4:	3001      	adds	r0, #1
 800b3f6:	f000 80a7 	beq.w	800b548 <_vfiprintf_r+0x1ec>
 800b3fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3fc:	445a      	add	r2, fp
 800b3fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800b400:	f89a 3000 	ldrb.w	r3, [sl]
 800b404:	2b00      	cmp	r3, #0
 800b406:	f000 809f 	beq.w	800b548 <_vfiprintf_r+0x1ec>
 800b40a:	2300      	movs	r3, #0
 800b40c:	f04f 32ff 	mov.w	r2, #4294967295
 800b410:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b414:	f10a 0a01 	add.w	sl, sl, #1
 800b418:	9304      	str	r3, [sp, #16]
 800b41a:	9307      	str	r3, [sp, #28]
 800b41c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b420:	931a      	str	r3, [sp, #104]	@ 0x68
 800b422:	4654      	mov	r4, sl
 800b424:	2205      	movs	r2, #5
 800b426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b42a:	4853      	ldr	r0, [pc, #332]	@ (800b578 <_vfiprintf_r+0x21c>)
 800b42c:	f7f4 ff58 	bl	80002e0 <memchr>
 800b430:	9a04      	ldr	r2, [sp, #16]
 800b432:	b9d8      	cbnz	r0, 800b46c <_vfiprintf_r+0x110>
 800b434:	06d1      	lsls	r1, r2, #27
 800b436:	bf44      	itt	mi
 800b438:	2320      	movmi	r3, #32
 800b43a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b43e:	0713      	lsls	r3, r2, #28
 800b440:	bf44      	itt	mi
 800b442:	232b      	movmi	r3, #43	@ 0x2b
 800b444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b448:	f89a 3000 	ldrb.w	r3, [sl]
 800b44c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b44e:	d015      	beq.n	800b47c <_vfiprintf_r+0x120>
 800b450:	9a07      	ldr	r2, [sp, #28]
 800b452:	4654      	mov	r4, sl
 800b454:	2000      	movs	r0, #0
 800b456:	f04f 0c0a 	mov.w	ip, #10
 800b45a:	4621      	mov	r1, r4
 800b45c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b460:	3b30      	subs	r3, #48	@ 0x30
 800b462:	2b09      	cmp	r3, #9
 800b464:	d94b      	bls.n	800b4fe <_vfiprintf_r+0x1a2>
 800b466:	b1b0      	cbz	r0, 800b496 <_vfiprintf_r+0x13a>
 800b468:	9207      	str	r2, [sp, #28]
 800b46a:	e014      	b.n	800b496 <_vfiprintf_r+0x13a>
 800b46c:	eba0 0308 	sub.w	r3, r0, r8
 800b470:	fa09 f303 	lsl.w	r3, r9, r3
 800b474:	4313      	orrs	r3, r2
 800b476:	9304      	str	r3, [sp, #16]
 800b478:	46a2      	mov	sl, r4
 800b47a:	e7d2      	b.n	800b422 <_vfiprintf_r+0xc6>
 800b47c:	9b03      	ldr	r3, [sp, #12]
 800b47e:	1d19      	adds	r1, r3, #4
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	9103      	str	r1, [sp, #12]
 800b484:	2b00      	cmp	r3, #0
 800b486:	bfbb      	ittet	lt
 800b488:	425b      	neglt	r3, r3
 800b48a:	f042 0202 	orrlt.w	r2, r2, #2
 800b48e:	9307      	strge	r3, [sp, #28]
 800b490:	9307      	strlt	r3, [sp, #28]
 800b492:	bfb8      	it	lt
 800b494:	9204      	strlt	r2, [sp, #16]
 800b496:	7823      	ldrb	r3, [r4, #0]
 800b498:	2b2e      	cmp	r3, #46	@ 0x2e
 800b49a:	d10a      	bne.n	800b4b2 <_vfiprintf_r+0x156>
 800b49c:	7863      	ldrb	r3, [r4, #1]
 800b49e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4a0:	d132      	bne.n	800b508 <_vfiprintf_r+0x1ac>
 800b4a2:	9b03      	ldr	r3, [sp, #12]
 800b4a4:	1d1a      	adds	r2, r3, #4
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	9203      	str	r2, [sp, #12]
 800b4aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4ae:	3402      	adds	r4, #2
 800b4b0:	9305      	str	r3, [sp, #20]
 800b4b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b588 <_vfiprintf_r+0x22c>
 800b4b6:	7821      	ldrb	r1, [r4, #0]
 800b4b8:	2203      	movs	r2, #3
 800b4ba:	4650      	mov	r0, sl
 800b4bc:	f7f4 ff10 	bl	80002e0 <memchr>
 800b4c0:	b138      	cbz	r0, 800b4d2 <_vfiprintf_r+0x176>
 800b4c2:	9b04      	ldr	r3, [sp, #16]
 800b4c4:	eba0 000a 	sub.w	r0, r0, sl
 800b4c8:	2240      	movs	r2, #64	@ 0x40
 800b4ca:	4082      	lsls	r2, r0
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	3401      	adds	r4, #1
 800b4d0:	9304      	str	r3, [sp, #16]
 800b4d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4d6:	4829      	ldr	r0, [pc, #164]	@ (800b57c <_vfiprintf_r+0x220>)
 800b4d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4dc:	2206      	movs	r2, #6
 800b4de:	f7f4 feff 	bl	80002e0 <memchr>
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	d03f      	beq.n	800b566 <_vfiprintf_r+0x20a>
 800b4e6:	4b26      	ldr	r3, [pc, #152]	@ (800b580 <_vfiprintf_r+0x224>)
 800b4e8:	bb1b      	cbnz	r3, 800b532 <_vfiprintf_r+0x1d6>
 800b4ea:	9b03      	ldr	r3, [sp, #12]
 800b4ec:	3307      	adds	r3, #7
 800b4ee:	f023 0307 	bic.w	r3, r3, #7
 800b4f2:	3308      	adds	r3, #8
 800b4f4:	9303      	str	r3, [sp, #12]
 800b4f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f8:	443b      	add	r3, r7
 800b4fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4fc:	e76a      	b.n	800b3d4 <_vfiprintf_r+0x78>
 800b4fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800b502:	460c      	mov	r4, r1
 800b504:	2001      	movs	r0, #1
 800b506:	e7a8      	b.n	800b45a <_vfiprintf_r+0xfe>
 800b508:	2300      	movs	r3, #0
 800b50a:	3401      	adds	r4, #1
 800b50c:	9305      	str	r3, [sp, #20]
 800b50e:	4619      	mov	r1, r3
 800b510:	f04f 0c0a 	mov.w	ip, #10
 800b514:	4620      	mov	r0, r4
 800b516:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b51a:	3a30      	subs	r2, #48	@ 0x30
 800b51c:	2a09      	cmp	r2, #9
 800b51e:	d903      	bls.n	800b528 <_vfiprintf_r+0x1cc>
 800b520:	2b00      	cmp	r3, #0
 800b522:	d0c6      	beq.n	800b4b2 <_vfiprintf_r+0x156>
 800b524:	9105      	str	r1, [sp, #20]
 800b526:	e7c4      	b.n	800b4b2 <_vfiprintf_r+0x156>
 800b528:	fb0c 2101 	mla	r1, ip, r1, r2
 800b52c:	4604      	mov	r4, r0
 800b52e:	2301      	movs	r3, #1
 800b530:	e7f0      	b.n	800b514 <_vfiprintf_r+0x1b8>
 800b532:	ab03      	add	r3, sp, #12
 800b534:	9300      	str	r3, [sp, #0]
 800b536:	462a      	mov	r2, r5
 800b538:	4b12      	ldr	r3, [pc, #72]	@ (800b584 <_vfiprintf_r+0x228>)
 800b53a:	a904      	add	r1, sp, #16
 800b53c:	4630      	mov	r0, r6
 800b53e:	f7fd ff37 	bl	80093b0 <_printf_float>
 800b542:	4607      	mov	r7, r0
 800b544:	1c78      	adds	r0, r7, #1
 800b546:	d1d6      	bne.n	800b4f6 <_vfiprintf_r+0x19a>
 800b548:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b54a:	07d9      	lsls	r1, r3, #31
 800b54c:	d405      	bmi.n	800b55a <_vfiprintf_r+0x1fe>
 800b54e:	89ab      	ldrh	r3, [r5, #12]
 800b550:	059a      	lsls	r2, r3, #22
 800b552:	d402      	bmi.n	800b55a <_vfiprintf_r+0x1fe>
 800b554:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b556:	f7fe fc67 	bl	8009e28 <__retarget_lock_release_recursive>
 800b55a:	89ab      	ldrh	r3, [r5, #12]
 800b55c:	065b      	lsls	r3, r3, #25
 800b55e:	f53f af1f 	bmi.w	800b3a0 <_vfiprintf_r+0x44>
 800b562:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b564:	e71e      	b.n	800b3a4 <_vfiprintf_r+0x48>
 800b566:	ab03      	add	r3, sp, #12
 800b568:	9300      	str	r3, [sp, #0]
 800b56a:	462a      	mov	r2, r5
 800b56c:	4b05      	ldr	r3, [pc, #20]	@ (800b584 <_vfiprintf_r+0x228>)
 800b56e:	a904      	add	r1, sp, #16
 800b570:	4630      	mov	r0, r6
 800b572:	f7fe f9a5 	bl	80098c0 <_printf_i>
 800b576:	e7e4      	b.n	800b542 <_vfiprintf_r+0x1e6>
 800b578:	0800c316 	.word	0x0800c316
 800b57c:	0800c320 	.word	0x0800c320
 800b580:	080093b1 	.word	0x080093b1
 800b584:	0800b337 	.word	0x0800b337
 800b588:	0800c31c 	.word	0x0800c31c

0800b58c <__sflush_r>:
 800b58c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b594:	0716      	lsls	r6, r2, #28
 800b596:	4605      	mov	r5, r0
 800b598:	460c      	mov	r4, r1
 800b59a:	d454      	bmi.n	800b646 <__sflush_r+0xba>
 800b59c:	684b      	ldr	r3, [r1, #4]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	dc02      	bgt.n	800b5a8 <__sflush_r+0x1c>
 800b5a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	dd48      	ble.n	800b63a <__sflush_r+0xae>
 800b5a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5aa:	2e00      	cmp	r6, #0
 800b5ac:	d045      	beq.n	800b63a <__sflush_r+0xae>
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b5b4:	682f      	ldr	r7, [r5, #0]
 800b5b6:	6a21      	ldr	r1, [r4, #32]
 800b5b8:	602b      	str	r3, [r5, #0]
 800b5ba:	d030      	beq.n	800b61e <__sflush_r+0x92>
 800b5bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b5be:	89a3      	ldrh	r3, [r4, #12]
 800b5c0:	0759      	lsls	r1, r3, #29
 800b5c2:	d505      	bpl.n	800b5d0 <__sflush_r+0x44>
 800b5c4:	6863      	ldr	r3, [r4, #4]
 800b5c6:	1ad2      	subs	r2, r2, r3
 800b5c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5ca:	b10b      	cbz	r3, 800b5d0 <__sflush_r+0x44>
 800b5cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b5ce:	1ad2      	subs	r2, r2, r3
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5d4:	6a21      	ldr	r1, [r4, #32]
 800b5d6:	4628      	mov	r0, r5
 800b5d8:	47b0      	blx	r6
 800b5da:	1c43      	adds	r3, r0, #1
 800b5dc:	89a3      	ldrh	r3, [r4, #12]
 800b5de:	d106      	bne.n	800b5ee <__sflush_r+0x62>
 800b5e0:	6829      	ldr	r1, [r5, #0]
 800b5e2:	291d      	cmp	r1, #29
 800b5e4:	d82b      	bhi.n	800b63e <__sflush_r+0xb2>
 800b5e6:	4a2a      	ldr	r2, [pc, #168]	@ (800b690 <__sflush_r+0x104>)
 800b5e8:	40ca      	lsrs	r2, r1
 800b5ea:	07d6      	lsls	r6, r2, #31
 800b5ec:	d527      	bpl.n	800b63e <__sflush_r+0xb2>
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	6062      	str	r2, [r4, #4]
 800b5f2:	04d9      	lsls	r1, r3, #19
 800b5f4:	6922      	ldr	r2, [r4, #16]
 800b5f6:	6022      	str	r2, [r4, #0]
 800b5f8:	d504      	bpl.n	800b604 <__sflush_r+0x78>
 800b5fa:	1c42      	adds	r2, r0, #1
 800b5fc:	d101      	bne.n	800b602 <__sflush_r+0x76>
 800b5fe:	682b      	ldr	r3, [r5, #0]
 800b600:	b903      	cbnz	r3, 800b604 <__sflush_r+0x78>
 800b602:	6560      	str	r0, [r4, #84]	@ 0x54
 800b604:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b606:	602f      	str	r7, [r5, #0]
 800b608:	b1b9      	cbz	r1, 800b63a <__sflush_r+0xae>
 800b60a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b60e:	4299      	cmp	r1, r3
 800b610:	d002      	beq.n	800b618 <__sflush_r+0x8c>
 800b612:	4628      	mov	r0, r5
 800b614:	f7ff f9fe 	bl	800aa14 <_free_r>
 800b618:	2300      	movs	r3, #0
 800b61a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b61c:	e00d      	b.n	800b63a <__sflush_r+0xae>
 800b61e:	2301      	movs	r3, #1
 800b620:	4628      	mov	r0, r5
 800b622:	47b0      	blx	r6
 800b624:	4602      	mov	r2, r0
 800b626:	1c50      	adds	r0, r2, #1
 800b628:	d1c9      	bne.n	800b5be <__sflush_r+0x32>
 800b62a:	682b      	ldr	r3, [r5, #0]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d0c6      	beq.n	800b5be <__sflush_r+0x32>
 800b630:	2b1d      	cmp	r3, #29
 800b632:	d001      	beq.n	800b638 <__sflush_r+0xac>
 800b634:	2b16      	cmp	r3, #22
 800b636:	d11e      	bne.n	800b676 <__sflush_r+0xea>
 800b638:	602f      	str	r7, [r5, #0]
 800b63a:	2000      	movs	r0, #0
 800b63c:	e022      	b.n	800b684 <__sflush_r+0xf8>
 800b63e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b642:	b21b      	sxth	r3, r3
 800b644:	e01b      	b.n	800b67e <__sflush_r+0xf2>
 800b646:	690f      	ldr	r7, [r1, #16]
 800b648:	2f00      	cmp	r7, #0
 800b64a:	d0f6      	beq.n	800b63a <__sflush_r+0xae>
 800b64c:	0793      	lsls	r3, r2, #30
 800b64e:	680e      	ldr	r6, [r1, #0]
 800b650:	bf08      	it	eq
 800b652:	694b      	ldreq	r3, [r1, #20]
 800b654:	600f      	str	r7, [r1, #0]
 800b656:	bf18      	it	ne
 800b658:	2300      	movne	r3, #0
 800b65a:	eba6 0807 	sub.w	r8, r6, r7
 800b65e:	608b      	str	r3, [r1, #8]
 800b660:	f1b8 0f00 	cmp.w	r8, #0
 800b664:	dde9      	ble.n	800b63a <__sflush_r+0xae>
 800b666:	6a21      	ldr	r1, [r4, #32]
 800b668:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b66a:	4643      	mov	r3, r8
 800b66c:	463a      	mov	r2, r7
 800b66e:	4628      	mov	r0, r5
 800b670:	47b0      	blx	r6
 800b672:	2800      	cmp	r0, #0
 800b674:	dc08      	bgt.n	800b688 <__sflush_r+0xfc>
 800b676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b67a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	f04f 30ff 	mov.w	r0, #4294967295
 800b684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b688:	4407      	add	r7, r0
 800b68a:	eba8 0800 	sub.w	r8, r8, r0
 800b68e:	e7e7      	b.n	800b660 <__sflush_r+0xd4>
 800b690:	20400001 	.word	0x20400001

0800b694 <_fflush_r>:
 800b694:	b538      	push	{r3, r4, r5, lr}
 800b696:	690b      	ldr	r3, [r1, #16]
 800b698:	4605      	mov	r5, r0
 800b69a:	460c      	mov	r4, r1
 800b69c:	b913      	cbnz	r3, 800b6a4 <_fflush_r+0x10>
 800b69e:	2500      	movs	r5, #0
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	bd38      	pop	{r3, r4, r5, pc}
 800b6a4:	b118      	cbz	r0, 800b6ae <_fflush_r+0x1a>
 800b6a6:	6a03      	ldr	r3, [r0, #32]
 800b6a8:	b90b      	cbnz	r3, 800b6ae <_fflush_r+0x1a>
 800b6aa:	f7fe fab3 	bl	8009c14 <__sinit>
 800b6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d0f3      	beq.n	800b69e <_fflush_r+0xa>
 800b6b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b6b8:	07d0      	lsls	r0, r2, #31
 800b6ba:	d404      	bmi.n	800b6c6 <_fflush_r+0x32>
 800b6bc:	0599      	lsls	r1, r3, #22
 800b6be:	d402      	bmi.n	800b6c6 <_fflush_r+0x32>
 800b6c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6c2:	f7fe fbb0 	bl	8009e26 <__retarget_lock_acquire_recursive>
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	4621      	mov	r1, r4
 800b6ca:	f7ff ff5f 	bl	800b58c <__sflush_r>
 800b6ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6d0:	07da      	lsls	r2, r3, #31
 800b6d2:	4605      	mov	r5, r0
 800b6d4:	d4e4      	bmi.n	800b6a0 <_fflush_r+0xc>
 800b6d6:	89a3      	ldrh	r3, [r4, #12]
 800b6d8:	059b      	lsls	r3, r3, #22
 800b6da:	d4e1      	bmi.n	800b6a0 <_fflush_r+0xc>
 800b6dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6de:	f7fe fba3 	bl	8009e28 <__retarget_lock_release_recursive>
 800b6e2:	e7dd      	b.n	800b6a0 <_fflush_r+0xc>

0800b6e4 <__swbuf_r>:
 800b6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e6:	460e      	mov	r6, r1
 800b6e8:	4614      	mov	r4, r2
 800b6ea:	4605      	mov	r5, r0
 800b6ec:	b118      	cbz	r0, 800b6f6 <__swbuf_r+0x12>
 800b6ee:	6a03      	ldr	r3, [r0, #32]
 800b6f0:	b90b      	cbnz	r3, 800b6f6 <__swbuf_r+0x12>
 800b6f2:	f7fe fa8f 	bl	8009c14 <__sinit>
 800b6f6:	69a3      	ldr	r3, [r4, #24]
 800b6f8:	60a3      	str	r3, [r4, #8]
 800b6fa:	89a3      	ldrh	r3, [r4, #12]
 800b6fc:	071a      	lsls	r2, r3, #28
 800b6fe:	d501      	bpl.n	800b704 <__swbuf_r+0x20>
 800b700:	6923      	ldr	r3, [r4, #16]
 800b702:	b943      	cbnz	r3, 800b716 <__swbuf_r+0x32>
 800b704:	4621      	mov	r1, r4
 800b706:	4628      	mov	r0, r5
 800b708:	f000 f82a 	bl	800b760 <__swsetup_r>
 800b70c:	b118      	cbz	r0, 800b716 <__swbuf_r+0x32>
 800b70e:	f04f 37ff 	mov.w	r7, #4294967295
 800b712:	4638      	mov	r0, r7
 800b714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	6922      	ldr	r2, [r4, #16]
 800b71a:	1a98      	subs	r0, r3, r2
 800b71c:	6963      	ldr	r3, [r4, #20]
 800b71e:	b2f6      	uxtb	r6, r6
 800b720:	4283      	cmp	r3, r0
 800b722:	4637      	mov	r7, r6
 800b724:	dc05      	bgt.n	800b732 <__swbuf_r+0x4e>
 800b726:	4621      	mov	r1, r4
 800b728:	4628      	mov	r0, r5
 800b72a:	f7ff ffb3 	bl	800b694 <_fflush_r>
 800b72e:	2800      	cmp	r0, #0
 800b730:	d1ed      	bne.n	800b70e <__swbuf_r+0x2a>
 800b732:	68a3      	ldr	r3, [r4, #8]
 800b734:	3b01      	subs	r3, #1
 800b736:	60a3      	str	r3, [r4, #8]
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	1c5a      	adds	r2, r3, #1
 800b73c:	6022      	str	r2, [r4, #0]
 800b73e:	701e      	strb	r6, [r3, #0]
 800b740:	6962      	ldr	r2, [r4, #20]
 800b742:	1c43      	adds	r3, r0, #1
 800b744:	429a      	cmp	r2, r3
 800b746:	d004      	beq.n	800b752 <__swbuf_r+0x6e>
 800b748:	89a3      	ldrh	r3, [r4, #12]
 800b74a:	07db      	lsls	r3, r3, #31
 800b74c:	d5e1      	bpl.n	800b712 <__swbuf_r+0x2e>
 800b74e:	2e0a      	cmp	r6, #10
 800b750:	d1df      	bne.n	800b712 <__swbuf_r+0x2e>
 800b752:	4621      	mov	r1, r4
 800b754:	4628      	mov	r0, r5
 800b756:	f7ff ff9d 	bl	800b694 <_fflush_r>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d0d9      	beq.n	800b712 <__swbuf_r+0x2e>
 800b75e:	e7d6      	b.n	800b70e <__swbuf_r+0x2a>

0800b760 <__swsetup_r>:
 800b760:	b538      	push	{r3, r4, r5, lr}
 800b762:	4b29      	ldr	r3, [pc, #164]	@ (800b808 <__swsetup_r+0xa8>)
 800b764:	4605      	mov	r5, r0
 800b766:	6818      	ldr	r0, [r3, #0]
 800b768:	460c      	mov	r4, r1
 800b76a:	b118      	cbz	r0, 800b774 <__swsetup_r+0x14>
 800b76c:	6a03      	ldr	r3, [r0, #32]
 800b76e:	b90b      	cbnz	r3, 800b774 <__swsetup_r+0x14>
 800b770:	f7fe fa50 	bl	8009c14 <__sinit>
 800b774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b778:	0719      	lsls	r1, r3, #28
 800b77a:	d422      	bmi.n	800b7c2 <__swsetup_r+0x62>
 800b77c:	06da      	lsls	r2, r3, #27
 800b77e:	d407      	bmi.n	800b790 <__swsetup_r+0x30>
 800b780:	2209      	movs	r2, #9
 800b782:	602a      	str	r2, [r5, #0]
 800b784:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b788:	81a3      	strh	r3, [r4, #12]
 800b78a:	f04f 30ff 	mov.w	r0, #4294967295
 800b78e:	e033      	b.n	800b7f8 <__swsetup_r+0x98>
 800b790:	0758      	lsls	r0, r3, #29
 800b792:	d512      	bpl.n	800b7ba <__swsetup_r+0x5a>
 800b794:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b796:	b141      	cbz	r1, 800b7aa <__swsetup_r+0x4a>
 800b798:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b79c:	4299      	cmp	r1, r3
 800b79e:	d002      	beq.n	800b7a6 <__swsetup_r+0x46>
 800b7a0:	4628      	mov	r0, r5
 800b7a2:	f7ff f937 	bl	800aa14 <_free_r>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7aa:	89a3      	ldrh	r3, [r4, #12]
 800b7ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b7b0:	81a3      	strh	r3, [r4, #12]
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	6063      	str	r3, [r4, #4]
 800b7b6:	6923      	ldr	r3, [r4, #16]
 800b7b8:	6023      	str	r3, [r4, #0]
 800b7ba:	89a3      	ldrh	r3, [r4, #12]
 800b7bc:	f043 0308 	orr.w	r3, r3, #8
 800b7c0:	81a3      	strh	r3, [r4, #12]
 800b7c2:	6923      	ldr	r3, [r4, #16]
 800b7c4:	b94b      	cbnz	r3, 800b7da <__swsetup_r+0x7a>
 800b7c6:	89a3      	ldrh	r3, [r4, #12]
 800b7c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b7cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7d0:	d003      	beq.n	800b7da <__swsetup_r+0x7a>
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	4628      	mov	r0, r5
 800b7d6:	f000 f8b3 	bl	800b940 <__smakebuf_r>
 800b7da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7de:	f013 0201 	ands.w	r2, r3, #1
 800b7e2:	d00a      	beq.n	800b7fa <__swsetup_r+0x9a>
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	60a2      	str	r2, [r4, #8]
 800b7e8:	6962      	ldr	r2, [r4, #20]
 800b7ea:	4252      	negs	r2, r2
 800b7ec:	61a2      	str	r2, [r4, #24]
 800b7ee:	6922      	ldr	r2, [r4, #16]
 800b7f0:	b942      	cbnz	r2, 800b804 <__swsetup_r+0xa4>
 800b7f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b7f6:	d1c5      	bne.n	800b784 <__swsetup_r+0x24>
 800b7f8:	bd38      	pop	{r3, r4, r5, pc}
 800b7fa:	0799      	lsls	r1, r3, #30
 800b7fc:	bf58      	it	pl
 800b7fe:	6962      	ldrpl	r2, [r4, #20]
 800b800:	60a2      	str	r2, [r4, #8]
 800b802:	e7f4      	b.n	800b7ee <__swsetup_r+0x8e>
 800b804:	2000      	movs	r0, #0
 800b806:	e7f7      	b.n	800b7f8 <__swsetup_r+0x98>
 800b808:	240001fc 	.word	0x240001fc

0800b80c <_sbrk_r>:
 800b80c:	b538      	push	{r3, r4, r5, lr}
 800b80e:	4d06      	ldr	r5, [pc, #24]	@ (800b828 <_sbrk_r+0x1c>)
 800b810:	2300      	movs	r3, #0
 800b812:	4604      	mov	r4, r0
 800b814:	4608      	mov	r0, r1
 800b816:	602b      	str	r3, [r5, #0]
 800b818:	f7f6 faf8 	bl	8001e0c <_sbrk>
 800b81c:	1c43      	adds	r3, r0, #1
 800b81e:	d102      	bne.n	800b826 <_sbrk_r+0x1a>
 800b820:	682b      	ldr	r3, [r5, #0]
 800b822:	b103      	cbz	r3, 800b826 <_sbrk_r+0x1a>
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	bd38      	pop	{r3, r4, r5, pc}
 800b828:	240007c0 	.word	0x240007c0

0800b82c <__assert_func>:
 800b82c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b82e:	4614      	mov	r4, r2
 800b830:	461a      	mov	r2, r3
 800b832:	4b09      	ldr	r3, [pc, #36]	@ (800b858 <__assert_func+0x2c>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	4605      	mov	r5, r0
 800b838:	68d8      	ldr	r0, [r3, #12]
 800b83a:	b14c      	cbz	r4, 800b850 <__assert_func+0x24>
 800b83c:	4b07      	ldr	r3, [pc, #28]	@ (800b85c <__assert_func+0x30>)
 800b83e:	9100      	str	r1, [sp, #0]
 800b840:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b844:	4906      	ldr	r1, [pc, #24]	@ (800b860 <__assert_func+0x34>)
 800b846:	462b      	mov	r3, r5
 800b848:	f000 f842 	bl	800b8d0 <fiprintf>
 800b84c:	f000 f8d6 	bl	800b9fc <abort>
 800b850:	4b04      	ldr	r3, [pc, #16]	@ (800b864 <__assert_func+0x38>)
 800b852:	461c      	mov	r4, r3
 800b854:	e7f3      	b.n	800b83e <__assert_func+0x12>
 800b856:	bf00      	nop
 800b858:	240001fc 	.word	0x240001fc
 800b85c:	0800c331 	.word	0x0800c331
 800b860:	0800c33e 	.word	0x0800c33e
 800b864:	0800c36c 	.word	0x0800c36c

0800b868 <_calloc_r>:
 800b868:	b570      	push	{r4, r5, r6, lr}
 800b86a:	fba1 5402 	umull	r5, r4, r1, r2
 800b86e:	b934      	cbnz	r4, 800b87e <_calloc_r+0x16>
 800b870:	4629      	mov	r1, r5
 800b872:	f7ff f943 	bl	800aafc <_malloc_r>
 800b876:	4606      	mov	r6, r0
 800b878:	b928      	cbnz	r0, 800b886 <_calloc_r+0x1e>
 800b87a:	4630      	mov	r0, r6
 800b87c:	bd70      	pop	{r4, r5, r6, pc}
 800b87e:	220c      	movs	r2, #12
 800b880:	6002      	str	r2, [r0, #0]
 800b882:	2600      	movs	r6, #0
 800b884:	e7f9      	b.n	800b87a <_calloc_r+0x12>
 800b886:	462a      	mov	r2, r5
 800b888:	4621      	mov	r1, r4
 800b88a:	f7fe fa4e 	bl	8009d2a <memset>
 800b88e:	e7f4      	b.n	800b87a <_calloc_r+0x12>

0800b890 <__ascii_mbtowc>:
 800b890:	b082      	sub	sp, #8
 800b892:	b901      	cbnz	r1, 800b896 <__ascii_mbtowc+0x6>
 800b894:	a901      	add	r1, sp, #4
 800b896:	b142      	cbz	r2, 800b8aa <__ascii_mbtowc+0x1a>
 800b898:	b14b      	cbz	r3, 800b8ae <__ascii_mbtowc+0x1e>
 800b89a:	7813      	ldrb	r3, [r2, #0]
 800b89c:	600b      	str	r3, [r1, #0]
 800b89e:	7812      	ldrb	r2, [r2, #0]
 800b8a0:	1e10      	subs	r0, r2, #0
 800b8a2:	bf18      	it	ne
 800b8a4:	2001      	movne	r0, #1
 800b8a6:	b002      	add	sp, #8
 800b8a8:	4770      	bx	lr
 800b8aa:	4610      	mov	r0, r2
 800b8ac:	e7fb      	b.n	800b8a6 <__ascii_mbtowc+0x16>
 800b8ae:	f06f 0001 	mvn.w	r0, #1
 800b8b2:	e7f8      	b.n	800b8a6 <__ascii_mbtowc+0x16>

0800b8b4 <__ascii_wctomb>:
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	4608      	mov	r0, r1
 800b8b8:	b141      	cbz	r1, 800b8cc <__ascii_wctomb+0x18>
 800b8ba:	2aff      	cmp	r2, #255	@ 0xff
 800b8bc:	d904      	bls.n	800b8c8 <__ascii_wctomb+0x14>
 800b8be:	228a      	movs	r2, #138	@ 0x8a
 800b8c0:	601a      	str	r2, [r3, #0]
 800b8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c6:	4770      	bx	lr
 800b8c8:	700a      	strb	r2, [r1, #0]
 800b8ca:	2001      	movs	r0, #1
 800b8cc:	4770      	bx	lr
	...

0800b8d0 <fiprintf>:
 800b8d0:	b40e      	push	{r1, r2, r3}
 800b8d2:	b503      	push	{r0, r1, lr}
 800b8d4:	4601      	mov	r1, r0
 800b8d6:	ab03      	add	r3, sp, #12
 800b8d8:	4805      	ldr	r0, [pc, #20]	@ (800b8f0 <fiprintf+0x20>)
 800b8da:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8de:	6800      	ldr	r0, [r0, #0]
 800b8e0:	9301      	str	r3, [sp, #4]
 800b8e2:	f7ff fd3b 	bl	800b35c <_vfiprintf_r>
 800b8e6:	b002      	add	sp, #8
 800b8e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8ec:	b003      	add	sp, #12
 800b8ee:	4770      	bx	lr
 800b8f0:	240001fc 	.word	0x240001fc

0800b8f4 <__swhatbuf_r>:
 800b8f4:	b570      	push	{r4, r5, r6, lr}
 800b8f6:	460c      	mov	r4, r1
 800b8f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8fc:	2900      	cmp	r1, #0
 800b8fe:	b096      	sub	sp, #88	@ 0x58
 800b900:	4615      	mov	r5, r2
 800b902:	461e      	mov	r6, r3
 800b904:	da0d      	bge.n	800b922 <__swhatbuf_r+0x2e>
 800b906:	89a3      	ldrh	r3, [r4, #12]
 800b908:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b90c:	f04f 0100 	mov.w	r1, #0
 800b910:	bf14      	ite	ne
 800b912:	2340      	movne	r3, #64	@ 0x40
 800b914:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b918:	2000      	movs	r0, #0
 800b91a:	6031      	str	r1, [r6, #0]
 800b91c:	602b      	str	r3, [r5, #0]
 800b91e:	b016      	add	sp, #88	@ 0x58
 800b920:	bd70      	pop	{r4, r5, r6, pc}
 800b922:	466a      	mov	r2, sp
 800b924:	f000 f848 	bl	800b9b8 <_fstat_r>
 800b928:	2800      	cmp	r0, #0
 800b92a:	dbec      	blt.n	800b906 <__swhatbuf_r+0x12>
 800b92c:	9901      	ldr	r1, [sp, #4]
 800b92e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b932:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b936:	4259      	negs	r1, r3
 800b938:	4159      	adcs	r1, r3
 800b93a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b93e:	e7eb      	b.n	800b918 <__swhatbuf_r+0x24>

0800b940 <__smakebuf_r>:
 800b940:	898b      	ldrh	r3, [r1, #12]
 800b942:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b944:	079d      	lsls	r5, r3, #30
 800b946:	4606      	mov	r6, r0
 800b948:	460c      	mov	r4, r1
 800b94a:	d507      	bpl.n	800b95c <__smakebuf_r+0x1c>
 800b94c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	6123      	str	r3, [r4, #16]
 800b954:	2301      	movs	r3, #1
 800b956:	6163      	str	r3, [r4, #20]
 800b958:	b003      	add	sp, #12
 800b95a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b95c:	ab01      	add	r3, sp, #4
 800b95e:	466a      	mov	r2, sp
 800b960:	f7ff ffc8 	bl	800b8f4 <__swhatbuf_r>
 800b964:	9f00      	ldr	r7, [sp, #0]
 800b966:	4605      	mov	r5, r0
 800b968:	4639      	mov	r1, r7
 800b96a:	4630      	mov	r0, r6
 800b96c:	f7ff f8c6 	bl	800aafc <_malloc_r>
 800b970:	b948      	cbnz	r0, 800b986 <__smakebuf_r+0x46>
 800b972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b976:	059a      	lsls	r2, r3, #22
 800b978:	d4ee      	bmi.n	800b958 <__smakebuf_r+0x18>
 800b97a:	f023 0303 	bic.w	r3, r3, #3
 800b97e:	f043 0302 	orr.w	r3, r3, #2
 800b982:	81a3      	strh	r3, [r4, #12]
 800b984:	e7e2      	b.n	800b94c <__smakebuf_r+0xc>
 800b986:	89a3      	ldrh	r3, [r4, #12]
 800b988:	6020      	str	r0, [r4, #0]
 800b98a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b98e:	81a3      	strh	r3, [r4, #12]
 800b990:	9b01      	ldr	r3, [sp, #4]
 800b992:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b996:	b15b      	cbz	r3, 800b9b0 <__smakebuf_r+0x70>
 800b998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b99c:	4630      	mov	r0, r6
 800b99e:	f000 f81d 	bl	800b9dc <_isatty_r>
 800b9a2:	b128      	cbz	r0, 800b9b0 <__smakebuf_r+0x70>
 800b9a4:	89a3      	ldrh	r3, [r4, #12]
 800b9a6:	f023 0303 	bic.w	r3, r3, #3
 800b9aa:	f043 0301 	orr.w	r3, r3, #1
 800b9ae:	81a3      	strh	r3, [r4, #12]
 800b9b0:	89a3      	ldrh	r3, [r4, #12]
 800b9b2:	431d      	orrs	r5, r3
 800b9b4:	81a5      	strh	r5, [r4, #12]
 800b9b6:	e7cf      	b.n	800b958 <__smakebuf_r+0x18>

0800b9b8 <_fstat_r>:
 800b9b8:	b538      	push	{r3, r4, r5, lr}
 800b9ba:	4d07      	ldr	r5, [pc, #28]	@ (800b9d8 <_fstat_r+0x20>)
 800b9bc:	2300      	movs	r3, #0
 800b9be:	4604      	mov	r4, r0
 800b9c0:	4608      	mov	r0, r1
 800b9c2:	4611      	mov	r1, r2
 800b9c4:	602b      	str	r3, [r5, #0]
 800b9c6:	f7f6 f9f9 	bl	8001dbc <_fstat>
 800b9ca:	1c43      	adds	r3, r0, #1
 800b9cc:	d102      	bne.n	800b9d4 <_fstat_r+0x1c>
 800b9ce:	682b      	ldr	r3, [r5, #0]
 800b9d0:	b103      	cbz	r3, 800b9d4 <_fstat_r+0x1c>
 800b9d2:	6023      	str	r3, [r4, #0]
 800b9d4:	bd38      	pop	{r3, r4, r5, pc}
 800b9d6:	bf00      	nop
 800b9d8:	240007c0 	.word	0x240007c0

0800b9dc <_isatty_r>:
 800b9dc:	b538      	push	{r3, r4, r5, lr}
 800b9de:	4d06      	ldr	r5, [pc, #24]	@ (800b9f8 <_isatty_r+0x1c>)
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	4604      	mov	r4, r0
 800b9e4:	4608      	mov	r0, r1
 800b9e6:	602b      	str	r3, [r5, #0]
 800b9e8:	f7f6 f9f8 	bl	8001ddc <_isatty>
 800b9ec:	1c43      	adds	r3, r0, #1
 800b9ee:	d102      	bne.n	800b9f6 <_isatty_r+0x1a>
 800b9f0:	682b      	ldr	r3, [r5, #0]
 800b9f2:	b103      	cbz	r3, 800b9f6 <_isatty_r+0x1a>
 800b9f4:	6023      	str	r3, [r4, #0]
 800b9f6:	bd38      	pop	{r3, r4, r5, pc}
 800b9f8:	240007c0 	.word	0x240007c0

0800b9fc <abort>:
 800b9fc:	b508      	push	{r3, lr}
 800b9fe:	2006      	movs	r0, #6
 800ba00:	f000 f82c 	bl	800ba5c <raise>
 800ba04:	2001      	movs	r0, #1
 800ba06:	f7f6 f989 	bl	8001d1c <_exit>

0800ba0a <_raise_r>:
 800ba0a:	291f      	cmp	r1, #31
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	4605      	mov	r5, r0
 800ba10:	460c      	mov	r4, r1
 800ba12:	d904      	bls.n	800ba1e <_raise_r+0x14>
 800ba14:	2316      	movs	r3, #22
 800ba16:	6003      	str	r3, [r0, #0]
 800ba18:	f04f 30ff 	mov.w	r0, #4294967295
 800ba1c:	bd38      	pop	{r3, r4, r5, pc}
 800ba1e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba20:	b112      	cbz	r2, 800ba28 <_raise_r+0x1e>
 800ba22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba26:	b94b      	cbnz	r3, 800ba3c <_raise_r+0x32>
 800ba28:	4628      	mov	r0, r5
 800ba2a:	f000 f831 	bl	800ba90 <_getpid_r>
 800ba2e:	4622      	mov	r2, r4
 800ba30:	4601      	mov	r1, r0
 800ba32:	4628      	mov	r0, r5
 800ba34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba38:	f000 b818 	b.w	800ba6c <_kill_r>
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	d00a      	beq.n	800ba56 <_raise_r+0x4c>
 800ba40:	1c59      	adds	r1, r3, #1
 800ba42:	d103      	bne.n	800ba4c <_raise_r+0x42>
 800ba44:	2316      	movs	r3, #22
 800ba46:	6003      	str	r3, [r0, #0]
 800ba48:	2001      	movs	r0, #1
 800ba4a:	e7e7      	b.n	800ba1c <_raise_r+0x12>
 800ba4c:	2100      	movs	r1, #0
 800ba4e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba52:	4620      	mov	r0, r4
 800ba54:	4798      	blx	r3
 800ba56:	2000      	movs	r0, #0
 800ba58:	e7e0      	b.n	800ba1c <_raise_r+0x12>
	...

0800ba5c <raise>:
 800ba5c:	4b02      	ldr	r3, [pc, #8]	@ (800ba68 <raise+0xc>)
 800ba5e:	4601      	mov	r1, r0
 800ba60:	6818      	ldr	r0, [r3, #0]
 800ba62:	f7ff bfd2 	b.w	800ba0a <_raise_r>
 800ba66:	bf00      	nop
 800ba68:	240001fc 	.word	0x240001fc

0800ba6c <_kill_r>:
 800ba6c:	b538      	push	{r3, r4, r5, lr}
 800ba6e:	4d07      	ldr	r5, [pc, #28]	@ (800ba8c <_kill_r+0x20>)
 800ba70:	2300      	movs	r3, #0
 800ba72:	4604      	mov	r4, r0
 800ba74:	4608      	mov	r0, r1
 800ba76:	4611      	mov	r1, r2
 800ba78:	602b      	str	r3, [r5, #0]
 800ba7a:	f7f6 f93f 	bl	8001cfc <_kill>
 800ba7e:	1c43      	adds	r3, r0, #1
 800ba80:	d102      	bne.n	800ba88 <_kill_r+0x1c>
 800ba82:	682b      	ldr	r3, [r5, #0]
 800ba84:	b103      	cbz	r3, 800ba88 <_kill_r+0x1c>
 800ba86:	6023      	str	r3, [r4, #0]
 800ba88:	bd38      	pop	{r3, r4, r5, pc}
 800ba8a:	bf00      	nop
 800ba8c:	240007c0 	.word	0x240007c0

0800ba90 <_getpid_r>:
 800ba90:	f7f6 b92c 	b.w	8001cec <_getpid>

0800ba94 <lroundf>:
 800ba94:	ee10 1a10 	vmov	r1, s0
 800ba98:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800ba9c:	2900      	cmp	r1, #0
 800ba9e:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800baa2:	bfac      	ite	ge
 800baa4:	2001      	movge	r0, #1
 800baa6:	f04f 30ff 	movlt.w	r0, #4294967295
 800baaa:	2a1e      	cmp	r2, #30
 800baac:	dc1a      	bgt.n	800bae4 <lroundf+0x50>
 800baae:	2a00      	cmp	r2, #0
 800bab0:	da03      	bge.n	800baba <lroundf+0x26>
 800bab2:	3201      	adds	r2, #1
 800bab4:	bf18      	it	ne
 800bab6:	2000      	movne	r0, #0
 800bab8:	4770      	bx	lr
 800baba:	2a16      	cmp	r2, #22
 800babc:	bfd8      	it	le
 800babe:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800bac2:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800bac6:	bfd8      	it	le
 800bac8:	4113      	asrle	r3, r2
 800baca:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800bace:	bfcd      	iteet	gt
 800bad0:	3b96      	subgt	r3, #150	@ 0x96
 800bad2:	185b      	addle	r3, r3, r1
 800bad4:	f1c2 0217 	rsble	r2, r2, #23
 800bad8:	fa01 f303 	lslgt.w	r3, r1, r3
 800badc:	bfd8      	it	le
 800bade:	40d3      	lsrle	r3, r2
 800bae0:	4358      	muls	r0, r3
 800bae2:	4770      	bx	lr
 800bae4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bae8:	ee17 0a90 	vmov	r0, s15
 800baec:	4770      	bx	lr
	...

0800baf0 <_init>:
 800baf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baf2:	bf00      	nop
 800baf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baf6:	bc08      	pop	{r3}
 800baf8:	469e      	mov	lr, r3
 800bafa:	4770      	bx	lr

0800bafc <_fini>:
 800bafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bafe:	bf00      	nop
 800bb00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb02:	bc08      	pop	{r3}
 800bb04:	469e      	mov	lr, r3
 800bb06:	4770      	bx	lr
