{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 19:58:56 2010 " "Info: Processing started: Wed Jun 02 19:58:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab№4 -c Lab№4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab№4 -c Lab№4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shema.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shema " "Info: Found entity 1: Shema" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrig.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dtrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dtrig " "Info: Found entity 1: dtrig" {  } { { "dtrig.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/dtrig.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shema " "Info: Elaborating entity \"Shema\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { -16 -8 168 -16 "" "" } { -16 168 352 -16 "" "" } { -16 352 544 -16 "" "" } { 144 -8 -8 160 "" "" } { 128 -8 -8 144 "" "" } { 112 -8 -8 128 "" "" } { 96 -8 -8 112 "" "" } { 80 -8 -8 96 "" "" } { -16 168 168 32 "" "" } { 32 168 168 48 "" "" } { 48 168 168 64 "" "" } { 64 168 168 80 "" "" } { 80 168 168 96 "" "" } { 96 168 168 112 "" "" } { 112 168 168 128 "" "" } { 128 168 168 144 "" "" } { 144 168 168 160 "" "" } { 160 168 168 176 "" "" } { 176 168 168 192 "" "" } { -16 352 352 32 "" "" } { 32 352 352 48 "" "" } { 48 352 352 64 "" "" } { 64 352 352 80 "" "" } { 80 352 352 96 "" "" } { 96 352 352 112 "" "" } { 112 352 352 128 "" "" } { 128 352 352 144 "" "" } { 144 352 352 160 "" "" } { 160 352 352 176 "" "" } { 176 352 352 192 "" "" } { -8 -8 -8 8 "" "" } { 8 -8 -8 24 "" "" } { 24 -8 -8 32 "" "" } { 40 -8 -8 48 "" "" } { 32 -8 -8 40 "" "" } { 56 -8 -8 64 "" "" } { 48 -8 -8 56 "" "" } { 64 -8 -8 72 "" "" } { 72 -8 -8 80 "" "" } { -24 -96 -8 -8 "13" "" } { -8 -96 -8 8 "7" "" } { 8 -96 -8 24 "8" "" } { 24 -96 -8 40 "9" "" } { 40 -96 -8 56 "10" "" } { 56 -96 -8 72 "11" "" } { 176 -8 24 192 "12" "" } { 160 -8 24 176 "5" "" } { 176 -8 -8 192 "" "" } { 160 -8 -8 176 "" "" } { 144 -8 24 160 "6" "" } { 128 -8 24 144 "5" "" } { 112 -8 24 128 "6" "" } { 96 -8 24 112 "6" "" } { 80 -8 24 96 "13" "" } { 64 -8 24 80 "13" "" } { 48 -8 24 64 "11" "" } { 32 -8 24 48 "10" "" } { 16 -8 24 32 "9" "" } { 176 168 208 192 "12" "" } { 160 168 208 176 "3" "" } { 144 168 208 160 "4" "" } { 128 168 208 144 "3" "" } { 112 168 208 128 "4" "" } { 96 168 208 112 "4" "" } { 80 168 208 96 "5" "" } { 64 168 208 80 "5" "" } { 48 168 208 64 "11" "" } { 32 168 208 48 "10" "" } { 16 168 208 32 "8" "" } { 176 352 384 192 "12" "" } { 160 352 384 176 "1" "" } { 144 352 384 160 "2" "" } { 128 352 384 144 "1" "" } { 112 352 384 128 "2" "" } { 96 352 384 112 "2" "" } { 80 352 384 96 "3" "" } { 64 352 384 80 "3" "" } { 48 352 384 64 "11" "" } { 32 352 384 48 "10" "" } { 16 352 384 32 "7" "" } { 296 320 368 296 "" "" } { 296 368 368 376 "" "" } { 312 544 544 376 "" "" } { 312 320 360 312 "" "" } { 312 360 360 384 "" "" } { 376 544 544 384 "" "" } { 296 152 192 296 "" "" } { 296 192 192 400 "" "" } { 384 544 544 400 "" "" } { 312 152 184 312 "" "" } { 312 184 184 408 "" "" } { 400 544 544 408 "" "" } { 280 496 544 296 "1" "" } { 296 496 544 312 "2" "" } { 360 368 544 376 "3" "" } { 368 360 544 384 "4" "" } { 384 192 544 400 "5" "" } { 392 184 544 408 "6" "" } { 424 464 544 440 "12" "" } { 408 544 544 440 "" "" } { 128 544 576 128 "" "" } { 296 544 544 312 "" "" } { 216 544 552 216 "" "" } { -16 544 544 128 "" "" } { 216 544 544 296 "" "" } { 144 544 576 144 "" "" } { 128 544 544 144 "" "" } { 160 544 576 160 "" "" } { 144 544 544 160 "" "" } { 160 544 544 216 "" "" } { -16 -8 -8 -8 "<<__\$DEF_ALIAS477>>" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "q1 " "Warning: Pin \"q1\" is missing source" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 120 576 752 136 "q1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "q2 " "Warning: Pin \"q2\" is missing source" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 136 576 752 152 "q2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "q3 " "Warning: Pin \"q3\" is missing source" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 152 576 752 168 "q3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"74151:inst\"" {  } { { "Shema.bdf" "inst" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 8 24 144 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst " "Info: Elaborated megafunction instantiation \"74151:inst\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 8 24 144 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst\|f74151:sub 74151:inst " "Info: Elaborated megafunction instantiation \"74151:inst\|f74151:sub\", which is child of megafunction instantiation \"74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 8 24 144 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dtrig dtrig:inst13 " "Info: Elaborating entity \"dtrig\" for hierarchy \"dtrig:inst13\"" {  } { { "Shema.bdf" "inst13" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 264 56 152 360 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "q1 GND " "Warning (13410): Pin \"q1\" is stuck at GND" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 120 576 752 136 "q1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q2 GND " "Warning (13410): Pin \"q2\" is stuck at GND" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 136 576 752 152 "q2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "q3 GND " "Warning (13410): Pin \"q3\" is stuck at GND" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 152 576 752 168 "q3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2 " "Warning (15610): No output dependent on input pin \"y2\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 64 -264 -96 80 "y2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1 " "Warning (15610): No output dependent on input pin \"y1\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 48 -264 -96 64 "y1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "Warning (15610): No output dependent on input pin \"b3\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 32 -264 -96 48 "b3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "Warning (15610): No output dependent on input pin \"c\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 360 -176 -8 376 "c" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dr " "Warning (15610): No output dependent on input pin \"Dr\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { -16 -264 -96 0 "Dr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b2 " "Warning (15610): No output dependent on input pin \"b2\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 16 -264 -96 32 "b2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b1 " "Warning (15610): No output dependent on input pin \"b1\"" {  } { { "Shema.bdf" "" { Schematic "D:/Учёба=)/3 курс 6 семестр/Схемотехника ЭВМ/ЛабРаботы на Quartus II/1 семестр/Лабораторна работа №4/Shema.bdf" { { 0 -264 -96 16 "b1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 19:59:07 2010 " "Info: Processing ended: Wed Jun 02 19:59:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
