# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Task1.srcs/sources_1/imports/uni_comp.sv" \
"../../../../Task1.srcs/sources_1/imports/Task1/uni_comp_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
