#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe53640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe537d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe4bc80 .functor NOT 1, L_0xe83dd0, C4<0>, C4<0>, C4<0>;
L_0xe83b30 .functor XOR 1, L_0xe839d0, L_0xe83a90, C4<0>, C4<0>;
L_0xe83cc0 .functor XOR 1, L_0xe83b30, L_0xe83bf0, C4<0>, C4<0>;
v0xe80e90_0 .net *"_ivl_10", 0 0, L_0xe83bf0;  1 drivers
v0xe80f90_0 .net *"_ivl_12", 0 0, L_0xe83cc0;  1 drivers
v0xe81070_0 .net *"_ivl_2", 0 0, L_0xe83930;  1 drivers
v0xe81130_0 .net *"_ivl_4", 0 0, L_0xe839d0;  1 drivers
v0xe81210_0 .net *"_ivl_6", 0 0, L_0xe83a90;  1 drivers
v0xe81340_0 .net *"_ivl_8", 0 0, L_0xe83b30;  1 drivers
v0xe81420_0 .var "clk", 0 0;
v0xe814c0_0 .net "f_dut", 0 0, L_0xe83620;  1 drivers
v0xe81560_0 .net "f_ref", 0 0, L_0xe82640;  1 drivers
v0xe81600_0 .var/2u "stats1", 159 0;
v0xe816a0_0 .var/2u "strobe", 0 0;
v0xe81740_0 .net "tb_match", 0 0, L_0xe83dd0;  1 drivers
v0xe81800_0 .net "tb_mismatch", 0 0, L_0xe4bc80;  1 drivers
v0xe818c0_0 .net "wavedrom_enable", 0 0, v0xe7f450_0;  1 drivers
v0xe81960_0 .net "wavedrom_title", 511 0, v0xe7f510_0;  1 drivers
v0xe81a30_0 .net "x1", 0 0, v0xe7f5d0_0;  1 drivers
v0xe81ad0_0 .net "x2", 0 0, v0xe7f670_0;  1 drivers
v0xe81c80_0 .net "x3", 0 0, v0xe7f760_0;  1 drivers
L_0xe83930 .concat [ 1 0 0 0], L_0xe82640;
L_0xe839d0 .concat [ 1 0 0 0], L_0xe82640;
L_0xe83a90 .concat [ 1 0 0 0], L_0xe83620;
L_0xe83bf0 .concat [ 1 0 0 0], L_0xe82640;
L_0xe83dd0 .cmp/eeq 1, L_0xe83930, L_0xe83cc0;
S_0xe53960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xe537d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe3fe70 .functor NOT 1, v0xe7f760_0, C4<0>, C4<0>, C4<0>;
L_0xe54080 .functor AND 1, L_0xe3fe70, v0xe7f670_0, C4<1>, C4<1>;
L_0xe4bcf0 .functor NOT 1, v0xe7f5d0_0, C4<0>, C4<0>, C4<0>;
L_0xe81f20 .functor AND 1, L_0xe54080, L_0xe4bcf0, C4<1>, C4<1>;
L_0xe81ff0 .functor NOT 1, v0xe7f760_0, C4<0>, C4<0>, C4<0>;
L_0xe82060 .functor AND 1, L_0xe81ff0, v0xe7f670_0, C4<1>, C4<1>;
L_0xe82110 .functor AND 1, L_0xe82060, v0xe7f5d0_0, C4<1>, C4<1>;
L_0xe821d0 .functor OR 1, L_0xe81f20, L_0xe82110, C4<0>, C4<0>;
L_0xe82330 .functor NOT 1, v0xe7f670_0, C4<0>, C4<0>, C4<0>;
L_0xe823a0 .functor AND 1, v0xe7f760_0, L_0xe82330, C4<1>, C4<1>;
L_0xe824c0 .functor AND 1, L_0xe823a0, v0xe7f5d0_0, C4<1>, C4<1>;
L_0xe82530 .functor OR 1, L_0xe821d0, L_0xe824c0, C4<0>, C4<0>;
L_0xe826b0 .functor AND 1, v0xe7f760_0, v0xe7f670_0, C4<1>, C4<1>;
L_0xe82720 .functor AND 1, L_0xe826b0, v0xe7f5d0_0, C4<1>, C4<1>;
L_0xe82640 .functor OR 1, L_0xe82530, L_0xe82720, C4<0>, C4<0>;
v0xe4bef0_0 .net *"_ivl_0", 0 0, L_0xe3fe70;  1 drivers
v0xe4bf90_0 .net *"_ivl_10", 0 0, L_0xe82060;  1 drivers
v0xe3fee0_0 .net *"_ivl_12", 0 0, L_0xe82110;  1 drivers
v0xe7ddb0_0 .net *"_ivl_14", 0 0, L_0xe821d0;  1 drivers
v0xe7de90_0 .net *"_ivl_16", 0 0, L_0xe82330;  1 drivers
v0xe7dfc0_0 .net *"_ivl_18", 0 0, L_0xe823a0;  1 drivers
v0xe7e0a0_0 .net *"_ivl_2", 0 0, L_0xe54080;  1 drivers
v0xe7e180_0 .net *"_ivl_20", 0 0, L_0xe824c0;  1 drivers
v0xe7e260_0 .net *"_ivl_22", 0 0, L_0xe82530;  1 drivers
v0xe7e3d0_0 .net *"_ivl_24", 0 0, L_0xe826b0;  1 drivers
v0xe7e4b0_0 .net *"_ivl_26", 0 0, L_0xe82720;  1 drivers
v0xe7e590_0 .net *"_ivl_4", 0 0, L_0xe4bcf0;  1 drivers
v0xe7e670_0 .net *"_ivl_6", 0 0, L_0xe81f20;  1 drivers
v0xe7e750_0 .net *"_ivl_8", 0 0, L_0xe81ff0;  1 drivers
v0xe7e830_0 .net "f", 0 0, L_0xe82640;  alias, 1 drivers
v0xe7e8f0_0 .net "x1", 0 0, v0xe7f5d0_0;  alias, 1 drivers
v0xe7e9b0_0 .net "x2", 0 0, v0xe7f670_0;  alias, 1 drivers
v0xe7ea70_0 .net "x3", 0 0, v0xe7f760_0;  alias, 1 drivers
S_0xe7ebb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xe537d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xe7f390_0 .net "clk", 0 0, v0xe81420_0;  1 drivers
v0xe7f450_0 .var "wavedrom_enable", 0 0;
v0xe7f510_0 .var "wavedrom_title", 511 0;
v0xe7f5d0_0 .var "x1", 0 0;
v0xe7f670_0 .var "x2", 0 0;
v0xe7f760_0 .var "x3", 0 0;
E_0xe4e520/0 .event negedge, v0xe7f390_0;
E_0xe4e520/1 .event posedge, v0xe7f390_0;
E_0xe4e520 .event/or E_0xe4e520/0, E_0xe4e520/1;
E_0xe4e2b0 .event negedge, v0xe7f390_0;
E_0xe399f0 .event posedge, v0xe7f390_0;
S_0xe7ee90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xe7ebb0;
 .timescale -12 -12;
v0xe7f090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe7f190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xe7ebb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe7f860 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xe537d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe82950 .functor NOT 1, v0xe7f760_0, C4<0>, C4<0>, C4<0>;
L_0xe82ad0 .functor AND 1, L_0xe82950, v0xe7f670_0, C4<1>, C4<1>;
L_0xe82cc0 .functor NOT 1, v0xe7f5d0_0, C4<0>, C4<0>, C4<0>;
L_0xe82e40 .functor AND 1, L_0xe82ad0, L_0xe82cc0, C4<1>, C4<1>;
L_0xe82f80 .functor NOT 1, v0xe7f760_0, C4<0>, C4<0>, C4<0>;
L_0xe82ff0 .functor AND 1, L_0xe82f80, v0xe7f670_0, C4<1>, C4<1>;
L_0xe830f0 .functor AND 1, L_0xe82ff0, v0xe7f5d0_0, C4<1>, C4<1>;
L_0xe831b0 .functor OR 1, L_0xe82e40, L_0xe830f0, C4<0>, C4<0>;
L_0xe83310 .functor NOT 1, v0xe7f670_0, C4<0>, C4<0>, C4<0>;
L_0xe83380 .functor AND 1, v0xe7f760_0, L_0xe83310, C4<1>, C4<1>;
L_0xe834a0 .functor AND 1, L_0xe83380, v0xe7f5d0_0, C4<1>, C4<1>;
L_0xe83510 .functor OR 1, L_0xe831b0, L_0xe834a0, C4<0>, C4<0>;
L_0xe83690 .functor AND 1, v0xe7f760_0, v0xe7f670_0, C4<1>, C4<1>;
L_0xe83700 .functor AND 1, L_0xe83690, v0xe7f5d0_0, C4<1>, C4<1>;
L_0xe83620 .functor OR 1, L_0xe83510, L_0xe83700, C4<0>, C4<0>;
v0xe7fa70_0 .net *"_ivl_0", 0 0, L_0xe82950;  1 drivers
v0xe7fb50_0 .net *"_ivl_10", 0 0, L_0xe82ff0;  1 drivers
v0xe7fc30_0 .net *"_ivl_12", 0 0, L_0xe830f0;  1 drivers
v0xe7fd20_0 .net *"_ivl_14", 0 0, L_0xe831b0;  1 drivers
v0xe7fe00_0 .net *"_ivl_16", 0 0, L_0xe83310;  1 drivers
v0xe7ff30_0 .net *"_ivl_18", 0 0, L_0xe83380;  1 drivers
v0xe80010_0 .net *"_ivl_2", 0 0, L_0xe82ad0;  1 drivers
v0xe800f0_0 .net *"_ivl_20", 0 0, L_0xe834a0;  1 drivers
v0xe801d0_0 .net *"_ivl_22", 0 0, L_0xe83510;  1 drivers
v0xe80340_0 .net *"_ivl_24", 0 0, L_0xe83690;  1 drivers
v0xe80420_0 .net *"_ivl_26", 0 0, L_0xe83700;  1 drivers
v0xe80500_0 .net *"_ivl_4", 0 0, L_0xe82cc0;  1 drivers
v0xe805e0_0 .net *"_ivl_6", 0 0, L_0xe82e40;  1 drivers
v0xe806c0_0 .net *"_ivl_8", 0 0, L_0xe82f80;  1 drivers
v0xe807a0_0 .net "f", 0 0, L_0xe83620;  alias, 1 drivers
v0xe80860_0 .net "x1", 0 0, v0xe7f5d0_0;  alias, 1 drivers
v0xe80900_0 .net "x2", 0 0, v0xe7f670_0;  alias, 1 drivers
v0xe80b00_0 .net "x3", 0 0, v0xe7f760_0;  alias, 1 drivers
S_0xe80c70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xe537d0;
 .timescale -12 -12;
E_0xe4e770 .event anyedge, v0xe816a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe816a0_0;
    %nor/r;
    %assign/vec4 v0xe816a0_0, 0;
    %wait E_0xe4e770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe7ebb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe7f5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7f670_0, 0;
    %assign/vec4 v0xe7f760_0, 0;
    %wait E_0xe4e2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe399f0;
    %load/vec4 v0xe7f760_0;
    %load/vec4 v0xe7f670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe7f5d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xe7f5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7f670_0, 0;
    %assign/vec4 v0xe7f760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe4e2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe7f190;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe4e520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xe7f5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe7f670_0, 0;
    %assign/vec4 v0xe7f760_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe537d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe81420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe816a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe537d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe81420_0;
    %inv;
    %store/vec4 v0xe81420_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe537d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe7f390_0, v0xe81800_0, v0xe81c80_0, v0xe81ad0_0, v0xe81a30_0, v0xe81560_0, v0xe814c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe537d0;
T_7 ;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe81600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe537d0;
T_8 ;
    %wait E_0xe4e520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe81600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81600_0, 4, 32;
    %load/vec4 v0xe81740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81600_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe81600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81600_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe81560_0;
    %load/vec4 v0xe81560_0;
    %load/vec4 v0xe814c0_0;
    %xor;
    %load/vec4 v0xe81560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81600_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe81600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe81600_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/truthtable1/iter0/response7/top_module.sv";
