//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Mon Jan 27 17:28:05 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\timer.vhd "
// file 23 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core.vhd "
// file 25 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coretimer_c0\coretimer_c0.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\fccc_c0\fccc_c0.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd "
// file 40 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 41 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\osc_c0\osc_c0.vhd "
// file 42 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd "
// file 43 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core_apb3.vhd "
// file 44 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\i2c_liteon_op_sens_test_sd\i2c_liteon_op_sens_test_sd.vhd "
// file 45 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 46 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\designer\i2c_liteon_op_sens_test_sd\synthesis.fdc "

`timescale 100 ps/100 ps
module COREABC_C0_COREABC_C0_0_RAM128X8 (
  PWDATA_M_i_m2_0,
  RAMWDATA,
  RAMADDR_i_m4_0,
  RAMADDR,
  RADDR_0,
  RD_r0c0,
  WEN_r0c0,
  N_29,
  N_27,
  N_25,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input PWDATA_M_i_m2_0 ;
input [6:0] RAMWDATA ;
input RAMADDR_i_m4_0 ;
input [6:4] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r0c0 ;
input WEN_r0c0 ;
input N_29 ;
input N_27 ;
input N_25 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire PWDATA_M_i_m2_0 ;
wire RAMADDR_i_m4_0 ;
wire RADDR_0 ;
wire WEN_r0c0 ;
wire N_29 ;
wire N_27 ;
wire N_25 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RAMADDR_i_m4_0, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, PWDATA_M_i_m2_0, RAMWDATA[6:0]}),
	.C_WEN(WEN_r0c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAM128X8_0 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMADDR_i_m4_0,
  RAMADDR,
  RADDR_0,
  RD_r0c1,
  WEN_r0c0,
  N_29,
  N_27,
  N_25,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input [15:8] COREABC_C0_0_APB3master_PWDATA ;
input RAMADDR_i_m4_0 ;
input [6:4] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r0c1 ;
input WEN_r0c0 ;
input N_29 ;
input N_27 ;
input N_25 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire RAMADDR_i_m4_0 ;
wire RADDR_0 ;
wire WEN_r0c0 ;
wire N_29 ;
wire N_27 ;
wire N_25 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_0;
wire U_RAM64x18_BUSY_0 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c1[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_0[17:0]),
	.BUSY(U_RAM64x18_BUSY_0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RAMADDR_i_m4_0, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[15:8]}),
	.C_WEN(WEN_r0c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_0 */

module COREABC_C0_COREABC_C0_0_RAM128X8_1 (
  PWDATA_M_i_m2_0,
  RAMWDATA,
  RAMADDR_i_m4_0,
  RAMADDR,
  RADDR_0,
  RD_r1c0,
  N_46_i,
  N_29,
  N_27,
  N_25,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input PWDATA_M_i_m2_0 ;
input [6:0] RAMWDATA ;
input RAMADDR_i_m4_0 ;
input [6:4] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r1c0 ;
input N_46_i ;
input N_29 ;
input N_27 ;
input N_25 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire PWDATA_M_i_m2_0 ;
wire RAMADDR_i_m4_0 ;
wire RADDR_0 ;
wire N_46_i ;
wire N_29 ;
wire N_27 ;
wire N_25 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_1;
wire U_RAM64x18_BUSY_1 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_1[17:0]),
	.BUSY(U_RAM64x18_BUSY_1),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RAMADDR_i_m4_0, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, PWDATA_M_i_m2_0, RAMWDATA[6:0]}),
	.C_WEN(N_46_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_1 */

module COREABC_C0_COREABC_C0_0_RAM128X8_2 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMADDR_i_m4_0,
  RAMADDR,
  RADDR_0,
  RD_r1c1,
  N_46_i,
  N_29,
  N_27,
  N_25,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input [15:8] COREABC_C0_0_APB3master_PWDATA ;
input RAMADDR_i_m4_0 ;
input [6:4] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r1c1 ;
input N_46_i ;
input N_29 ;
input N_27 ;
input N_25 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire RAMADDR_i_m4_0 ;
wire RADDR_0 ;
wire N_46_i ;
wire N_29 ;
wire N_27 ;
wire N_25 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_2;
wire U_RAM64x18_BUSY_2 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c1[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_2[17:0]),
	.BUSY(U_RAM64x18_BUSY_2),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:4], N_29, N_27, N_25, RAMADDR_i_m4_0, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[15:8]}),
	.C_WEN(N_46_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_2 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  COREABC_C0_0_APB3master_PWDATA,
  RAMADDR,
  RAMWDATA,
  PWDATA_M_i_m2_0,
  RAMADDR_i_m4_0,
  RAMRDATA,
  RD_r1c1,
  RD_r0c1,
  COREABC_C0_0_PRESETN,
  N_25,
  N_27,
  N_29,
  STBRAM,
  FCCC_C0_0_GL0,
  ADDR7_q_1z
)
;
input [15:8] COREABC_C0_0_APB3master_PWDATA ;
input [7:4] RAMADDR ;
input [6:0] RAMWDATA ;
input PWDATA_M_i_m2_0 ;
input RAMADDR_i_m4_0 ;
output [15:0] RAMRDATA ;
output [6:1] RD_r1c1 ;
output [6:1] RD_r0c1 ;
input COREABC_C0_0_PRESETN ;
input N_25 ;
input N_27 ;
input N_29 ;
input STBRAM ;
input FCCC_C0_0_GL0 ;
output ADDR7_q_1z ;
wire PWDATA_M_i_m2_0 ;
wire RAMADDR_i_m4_0 ;
wire COREABC_C0_0_PRESETN ;
wire N_25 ;
wire N_27 ;
wire N_29 ;
wire STBRAM ;
wire FCCC_C0_0_GL0 ;
wire ADDR7_q_1z ;
wire [7:0] RD_r0c0;
wire [7:0] RD_r1c0;
wire [7:0] RD_r0c1_Z;
wire [7:0] RD_r1c1_Z;
wire [0:0] RADDR;
wire VCC ;
wire GND ;
wire WEN_r0c0 ;
wire N_46_i_Z ;
// @31:370
  SLE ADDR7_q (
	.Q(ADDR7_q_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RAMADDR[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:378
  CFG3 \RD[7]  (
	.A(RD_r0c0[7]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[7]),
	.Y(RAMRDATA[7])
);
defparam \RD[7] .INIT=8'hE2;
// @31:378
  CFG3 \RD[10]  (
	.A(RD_r0c1[2]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[2]),
	.Y(RAMRDATA[10])
);
defparam \RD[10] .INIT=8'hE2;
// @31:378
  CFG3 \RD[11]  (
	.A(RD_r0c1[3]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[3]),
	.Y(RAMRDATA[11])
);
defparam \RD[11] .INIT=8'hE2;
// @31:378
  CFG3 \RD[12]  (
	.A(RD_r0c1_Z[4]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1_Z[4]),
	.Y(RAMRDATA[12])
);
defparam \RD[12] .INIT=8'hE2;
// @31:378
  CFG3 \RD[14]  (
	.A(RD_r0c1[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[6]),
	.Y(RAMRDATA[14])
);
defparam \RD[14] .INIT=8'hE2;
// @31:378
  CFG3 \RD[15]  (
	.A(RD_r0c1_Z[7]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1_Z[7]),
	.Y(RAMRDATA[15])
);
defparam \RD[15] .INIT=8'hE2;
// @31:378
  CFG3 \RD[6]  (
	.A(RD_r0c0[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[6]),
	.Y(RAMRDATA[6])
);
defparam \RD[6] .INIT=8'hE2;
// @31:378
  CFG3 \RD[5]  (
	.A(RD_r0c0[5]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[5]),
	.Y(RAMRDATA[5])
);
defparam \RD[5] .INIT=8'hE2;
// @31:378
  CFG3 \RD[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[4]),
	.Y(RAMRDATA[4])
);
defparam \RD[4] .INIT=8'hE2;
// @31:378
  CFG3 \RD[3]  (
	.A(RD_r0c0[3]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[3]),
	.Y(RAMRDATA[3])
);
defparam \RD[3] .INIT=8'hE2;
// @31:378
  CFG3 \RD[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[2]),
	.Y(RAMRDATA[2])
);
defparam \RD[2] .INIT=8'hE2;
// @31:378
  CFG3 \RD[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[1]),
	.Y(RAMRDATA[1])
);
defparam \RD[1] .INIT=8'hE2;
// @31:378
  CFG3 \RD[0]  (
	.A(RD_r0c0[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[0]),
	.Y(RAMRDATA[0])
);
defparam \RD[0] .INIT=8'hE2;
// @31:378
  CFG3 \RD[13]  (
	.A(RD_r0c1[5]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[5]),
	.Y(RAMRDATA[13])
);
defparam \RD[13] .INIT=8'hE2;
// @31:378
  CFG3 \RD[9]  (
	.A(RD_r0c1[1]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[1]),
	.Y(RAMRDATA[9])
);
defparam \RD[9] .INIT=8'hE2;
// @31:378
  CFG3 \RD[8]  (
	.A(RD_r0c1_Z[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1_Z[0]),
	.Y(RAMRDATA[8])
);
defparam \RD[8] .INIT=8'hE2;
// @31:355
  CFG2 WEN_r0c0_0_a2 (
	.A(RAMADDR[7]),
	.B(STBRAM),
	.Y(WEN_r0c0)
);
defparam WEN_r0c0_0_a2.INIT=4'h4;
// @31:350
  CFG2 \RADDR[0]  (
	.A(RAMADDR_i_m4_0),
	.B(STBRAM),
	.Y(RADDR[0])
);
defparam \RADDR[0] .INIT=4'h6;
// @12:103
  CFG2 N_46_i (
	.A(RAMADDR[7]),
	.B(STBRAM),
	.Y(N_46_i_Z)
);
defparam N_46_i.INIT=4'h8;
// @31:385
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR16.ram_r0c0  (
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2_0),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMADDR_i_m4_0(RAMADDR_i_m4_0),
	.RAMADDR(RAMADDR[6:4]),
	.RADDR_0(RADDR[0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.WEN_r0c0(WEN_r0c0),
	.N_29(N_29),
	.N_27(N_27),
	.N_25(N_25),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:396
  COREABC_C0_COREABC_C0_0_RAM128X8_0 \UG4.UR16.ram_r0c1  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:8]),
	.RAMADDR_i_m4_0(RAMADDR_i_m4_0),
	.RAMADDR(RAMADDR[6:4]),
	.RADDR_0(RADDR[0]),
	.RD_r0c1({RD_r0c1_Z[7], RD_r0c1[6:5], RD_r0c1_Z[4], RD_r0c1[3:1], RD_r0c1_Z[0]}),
	.WEN_r0c0(WEN_r0c0),
	.N_29(N_29),
	.N_27(N_27),
	.N_25(N_25),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:407
  COREABC_C0_COREABC_C0_0_RAM128X8_1 \UG4.UR16.ram_r1c0  (
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2_0),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMADDR_i_m4_0(RAMADDR_i_m4_0),
	.RAMADDR(RAMADDR[6:4]),
	.RADDR_0(RADDR[0]),
	.RD_r1c0(RD_r1c0[7:0]),
	.N_46_i(N_46_i_Z),
	.N_29(N_29),
	.N_27(N_27),
	.N_25(N_25),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:418
  COREABC_C0_COREABC_C0_0_RAM128X8_2 \UG4.UR16.ram_r1c1  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:8]),
	.RAMADDR_i_m4_0(RAMADDR_i_m4_0),
	.RAMADDR(RAMADDR[6:4]),
	.RADDR_0(RADDR[0]),
	.RD_r1c1({RD_r1c1_Z[7], RD_r1c1[6:5], RD_r1c1_Z[4], RD_r1c1[3:1], RD_r1c1_Z[0]}),
	.N_46_i(N_46_i_Z),
	.N_29(N_29),
	.N_27(N_27),
	.N_25(N_25),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  SMADDR,
  INS_0_dreg_fast_0,
  COREABC_C0_0_APB3master_PADDR,
  INSTR_SCMD,
  INSTR_CMD,
  INSTR_DATA,
  N_52_i_fast,
  FCCC_C0_0_GL0
)
;
input [6:0] SMADDR ;
output INS_0_dreg_fast_0 ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
output [2:0] INSTR_SCMD ;
output [2:0] INSTR_CMD ;
output [9:0] INSTR_DATA ;
output N_52_i_fast ;
input FCCC_C0_0_GL0 ;
wire INS_0_dreg_fast_0 ;
wire N_52_i_fast ;
wire FCCC_C0_0_GL0 ;
wire [33:0] INS_0_0;
wire [33:0] INS_0_0_o2;
wire [35:5] INS_0_0_a2;
wire [26:11] INS_0_0_a2_9;
wire [26:26] INS_0_0_a2_15;
wire [17:3] INS_0_i_o2;
wire [30:0] INS_0_0_a2_5;
wire [10:1] INS_0_i_o2_0;
wire [1:1] INS_0_i_a2;
wire [17:3] INS_0_i_0;
wire [17:10] INS_0_i_4;
wire [30:6] INS_0_0_a2_2;
wire [10:10] INS_0_i_a2_9;
wire [10:10] INS_0_i_a2_12;
wire [30:0] INS_0_0_a2_3;
wire [27:27] INS_0_0_7_1;
wire [27:11] INS_0_0_7;
wire [30:2] INS_0_0_a2_1;
wire [26:26] INS_0_0_a2_14;
wire [29:29] INS_0_0_3_1;
wire [29:11] INS_0_0_3;
wire [30:0] INS_0_0_o2_0;
wire [14:0] INS_0_0_a2_4;
wire [4:4] INS_0_0_1_1;
wire [30:4] INS_0_0_1;
wire [33:2] INS_0_0_a2_0;
wire [13:0] INS_0_0_a2_6;
wire [27:27] INS_0_0_4_0;
wire [27:12] INS_0_0_4;
wire [16:16] INS_0_0_0_1;
wire [29:0] INS_0_0_0;
wire [13:11] INS_0_0_a2_7;
wire [11:11] INS_0_0_a2_11;
wire [12:12] INS_0_0_a2_8;
wire [27:27] INS_0_0_a2_2_1;
wire [12:12] INS_0_0_a2_3_0;
wire [11:11] INS_0_0_a2_0_1;
wire [12:12] INS_0_0_a2_2_0;
wire [0:0] INS_0_0_a2_4_RNI5T49;
wire [11:11] INS_0_0_a2_13;
wire [3:3] INS_0_i_a2_5;
wire [3:3] INS_0_i_a2_3;
wire [10:10] INS_0_i_m2;
wire [30:6] INS_0_0_m2;
wire [26:26] INS_0_0_a2_12;
wire [26:26] INS_0_0_a2_10;
wire [10:3] INS_0_i_a2_2;
wire [27:27] INS_0_0_a2_0_0;
wire [0:0] INS_0_0_a2_3_RNING5A;
wire [17:17] INS_0_i_a2_8;
wire [3:3] INS_0_i_a2_4;
wire [17:17] INS_0_i_a2_1;
wire [10:10] INS_0_i_a2_0;
wire [27:11] INS_0_0_5;
wire [26:11] INS_0_0_2;
wire [17:10] INS_0_i_3;
wire [10:10] INS_0_i_1;
wire [17:3] INS_0_i_2;
wire [12:12] INS_0_0_o2_1;
wire [27:27] INS_0_0_6;
wire [17:10] INS_0_i_5;
wire [26:26] INS_0_0_12;
wire [27:26] INS_0_0_11;
wire [27:26] INS_0_0_10;
wire [10:10] INS_0_i_9;
wire [11:11] INS_0_0_8;
wire [17:17] INS_0_i_8;
wire VCC ;
wire GND ;
wire N_880_i ;
wire N_861_i ;
wire N_864_i ;
wire N_872_i ;
wire N_52_i_1_0 ;
wire N_1075_1 ;
wire N_1025_1 ;
wire N_1039_1 ;
wire N_1198 ;
wire N_1197 ;
wire N_1196 ;
wire N_1195 ;
wire N_1194 ;
wire N_1193 ;
wire N_1192 ;
wire N_1191 ;
wire N_1190 ;
wire N_1189 ;
wire N_1188 ;
wire N_1187 ;
wire N_1186 ;
wire N_1185 ;
wire N_1184 ;
wire N_1183 ;
wire N_1182 ;
wire N_1181 ;
wire N_1180 ;
wire N_1179 ;
wire N_1178 ;
wire N_1177 ;
wire N_1176 ;
wire N_1175 ;
wire N_1174 ;
wire N_1173 ;
wire N_1172 ;
// @30:94
  SLE \INS_0_dreg[30]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[31]  (
	.Q(INSTR_DATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_o2[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[32]  (
	.Q(INSTR_DATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[33]  (
	.Q(INSTR_DATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[33]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[35]  (
	.Q(INSTR_DATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a2[35]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[15]  (
	.Q(COREABC_C0_0_APB3master_PADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a2[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[16]  (
	.Q(COREABC_C0_0_APB3master_PADDR[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[17]  (
	.Q(COREABC_C0_0_APB3master_PADDR[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_880_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[26]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[27]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[28]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[29]  (
	.Q(INSTR_DATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_861_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[3]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_864_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[4]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[5]  (
	.Q(INSTR_SCMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[6]  (
	.Q(COREABC_C0_0_APB3master_PADDR[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[7]  (
	.Q(COREABC_C0_0_APB3master_PADDR[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[10]  (
	.Q(COREABC_C0_0_APB3master_PADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_872_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[11]  (
	.Q(COREABC_C0_0_APB3master_PADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[12]  (
	.Q(COREABC_C0_0_APB3master_PADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[13]  (
	.Q(COREABC_C0_0_APB3master_PADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[14]  (
	.Q(COREABC_C0_0_APB3master_PADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg_fast[35]  (
	.Q(INS_0_dreg_fast_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a2[35]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  CFG4 \INS_0_0_a2_5[30]  (
	.A(INS_0_0_a2_9[12]),
	.B(INS_0_0_a2_15[26]),
	.C(INS_0_i_o2[17]),
	.D(INS_0_0_o2[16]),
	.Y(INS_0_0_a2_5[30])
);
defparam \INS_0_0_a2_5[30] .INIT=16'h000E;
// @30:94
  CFG3 \INS_0_i_a2[1]  (
	.A(INS_0_i_o2_0[1]),
	.B(INS_0_i_o2[10]),
	.C(INS_0_0_a2_9[12]),
	.Y(INS_0_i_a2[1])
);
defparam \INS_0_i_a2[1] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_i_4[17]  (
	.A(INS_0_i_o2[10]),
	.B(INS_0_i_0[17]),
	.C(INS_0_0_a2_9[12]),
	.Y(INS_0_i_4[17])
);
defparam \INS_0_i_4[17] .INIT=8'hDC;
// @30:94
  CFG4 \INS_0_0_a2[35]  (
	.A(INS_0_0_o2[4]),
	.B(INS_0_0_o2[16]),
	.C(SMADDR[6]),
	.D(SMADDR[5]),
	.Y(INS_0_0_a2[35])
);
defparam \INS_0_0_a2[35] .INIT=16'h1000;
// @30:94
  CFG3 \INS_0_0_a2_2[7]  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.C(SMADDR[3]),
	.Y(INS_0_0_a2_2[7])
);
defparam \INS_0_0_a2_2[7] .INIT=8'h01;
// @30:94
  CFG3 \INS_0_i_a2_9[10]  (
	.A(SMADDR[5]),
	.B(INS_0_0_o2[16]),
	.C(SMADDR[6]),
	.Y(INS_0_i_a2_9[10])
);
defparam \INS_0_i_a2_9[10] .INIT=8'h20;
// @30:94
  CFG3 \INS_0_0_a2_9[12]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(SMADDR[6]),
	.Y(INS_0_0_a2_9[12])
);
defparam \INS_0_0_a2_9[12] .INIT=8'h01;
// @32:672
  CFG2 \INS_0_dreg_RNI2AT7[2]  (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.Y(N_52_i_1_0)
);
defparam \INS_0_dreg_RNI2AT7[2] .INIT=4'h2;
// @32:672
  CFG4 \INS_0_dreg_RNICGPJ[1]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[2]),
	.C(INSTR_SCMD[1]),
	.D(N_52_i_1_0),
	.Y(N_52_i_fast)
);
defparam \INS_0_dreg_RNICGPJ[1] .INIT=16'h2A00;
// @30:94
  CFG4 \INS_0_0_7[27]  (
	.A(INS_0_i_a2_12[10]),
	.B(INS_0_0_o2[13]),
	.C(INS_0_0_a2_3[27]),
	.D(INS_0_0_7_1[27]),
	.Y(INS_0_0_7[27])
);
defparam \INS_0_0_7[27] .INIT=16'hF2FF;
// @30:94
  CFG4 \INS_0_0_7_1[27]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2[11]),
	.C(INS_0_0_o2[16]),
	.D(INS_0_0_a2_1[27]),
	.Y(INS_0_0_7_1[27])
);
defparam \INS_0_0_7_1[27] .INIT=16'h00FD;
// @30:94
  CFG4 \INS_0_0_3[29]  (
	.A(INS_0_0_a2_14[26]),
	.B(INS_0_0_3_1[29]),
	.C(INS_0_0_o2[16]),
	.D(INS_0_i_o2[17]),
	.Y(INS_0_0_3[29])
);
defparam \INS_0_0_3[29] .INIT=16'h333B;
// @30:94
  CFG4 \INS_0_0_3_1[29]  (
	.A(INS_0_0_a2_1[2]),
	.B(INS_0_0_o2[29]),
	.C(INS_0_0_o2_0[0]),
	.D(INS_0_i_a2_9[10]),
	.Y(INS_0_0_3_1[29])
);
defparam \INS_0_0_3_1[29] .INIT=16'h7077;
// @30:94
  CFG4 \INS_0_0_1[4]  (
	.A(INS_0_0_a2_4[0]),
	.B(INS_0_0_o2_0[4]),
	.C(INS_0_0_1_1[4]),
	.D(INS_0_0_a2_3[0]),
	.Y(INS_0_0_1[4])
);
defparam \INS_0_0_1[4] .INIT=16'h8F0F;
// @30:94
  CFG4 \INS_0_0_1_1[4]  (
	.A(INS_0_0_a2_0[2]),
	.B(SMADDR[6]),
	.C(INS_0_0_o2_0[0]),
	.D(INS_0_0_a2_6[0]),
	.Y(INS_0_0_1_1[4])
);
defparam \INS_0_0_1_1[4] .INIT=16'h7077;
// @30:94
  CFG4 \INS_0_0_4[27]  (
	.A(INS_0_0_o2[16]),
	.B(SMADDR[0]),
	.C(INS_0_0_4_0[27]),
	.D(INS_0_0_a2_0[2]),
	.Y(INS_0_0_4[27])
);
defparam \INS_0_0_4[27] .INIT=16'h4703;
// @30:94
  CFG4 \INS_0_0_4_0[27]  (
	.A(INS_0_0_a2_3[0]),
	.B(INS_0_0_o2[13]),
	.C(INS_0_0_a2_15[26]),
	.D(INS_0_0_o2[11]),
	.Y(INS_0_0_4_0[27])
);
defparam \INS_0_0_4_0[27] .INIT=16'h4C5F;
// @30:94
  CFG4 \INS_0_0_0[16]  (
	.A(SMADDR[0]),
	.B(SMADDR[6]),
	.C(INS_0_0_o2[16]),
	.D(INS_0_0_0_1[16]),
	.Y(INS_0_0_0[16])
);
defparam \INS_0_0_0[16] .INIT=16'h80AA;
// @30:94
  CFG4 \INS_0_0_0_1[16]  (
	.A(SMADDR[3]),
	.B(SMADDR[4]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(INS_0_0_0_1[16])
);
defparam \INS_0_0_0_1[16] .INIT=16'h777F;
// @30:94
  CFG4 \INS_0_0_a2_0[14]  (
	.A(INS_0_0_o2[16]),
	.B(INS_0_i_o2[17]),
	.C(SMADDR[4]),
	.D(INS_0_0_a2_7[13]),
	.Y(INS_0_0_a2_0[14])
);
defparam \INS_0_0_a2_0[14] .INIT=16'h0B00;
// @30:94
  CFG2 \INS_0_0_a2_1_1[26]  (
	.A(SMADDR[5]),
	.B(SMADDR[6]),
	.Y(N_1075_1)
);
defparam \INS_0_0_a2_1_1[26] .INIT=4'h1;
// @30:94
  CFG2 \INS_0_i_o2_0[10]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.Y(INS_0_i_o2_0[10])
);
defparam \INS_0_i_o2_0[10] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_0_o2_0[13]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.Y(INS_0_0_o2_0[13])
);
defparam \INS_0_0_o2_0[13] .INIT=4'hB;
// @30:94
  CFG2 \INS_0_0_o2[4]  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.Y(INS_0_0_o2[4])
);
defparam \INS_0_0_o2[4] .INIT=4'hB;
// @30:94
  CFG2 \INS_0_0_o2[13]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(INS_0_0_o2[13])
);
defparam \INS_0_0_o2[13] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_i_o2[3]  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.Y(INS_0_i_o2[3])
);
defparam \INS_0_i_o2[3] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_i_o2[17]  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.Y(INS_0_i_o2[17])
);
defparam \INS_0_i_o2[17] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_o2[16]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(INS_0_0_o2[16])
);
defparam \INS_0_0_o2[16] .INIT=4'h7;
// @30:94
  CFG2 \INS_0_i_o2[10]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(INS_0_i_o2[10])
);
defparam \INS_0_i_o2[10] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_o2[11]  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.Y(INS_0_0_o2[11])
);
defparam \INS_0_0_o2[11] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_i_o2_0[1]  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.Y(INS_0_i_o2_0[1])
);
defparam \INS_0_i_o2_0[1] .INIT=4'h7;
// @30:94
  CFG2 \INS_0_i_a2_12[10]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.Y(INS_0_i_a2_12[10])
);
defparam \INS_0_i_a2_12[10] .INIT=4'h1;
// @30:94
  CFG2 \INS_0_0_a2_15[26]  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.Y(INS_0_0_a2_15[26])
);
defparam \INS_0_0_a2_15[26] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_a2_4[0]  (
	.A(SMADDR[5]),
	.B(SMADDR[6]),
	.Y(INS_0_0_a2_4[0])
);
defparam \INS_0_0_a2_4[0] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_0_a2_11[11]  (
	.A(SMADDR[5]),
	.B(SMADDR[6]),
	.Y(INS_0_0_a2_11[11])
);
defparam \INS_0_0_a2_11[11] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_0_a2_7[13]  (
	.A(SMADDR[5]),
	.B(SMADDR[6]),
	.Y(INS_0_0_a2_7[13])
);
defparam \INS_0_0_a2_7[13] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_a2_0[2]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_0[2])
);
defparam \INS_0_0_a2_0[2] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_a2_3[0]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(INS_0_0_a2_3[0])
);
defparam \INS_0_0_a2_3[0] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_0_a2_8[12]  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.Y(INS_0_0_a2_8[12])
);
defparam \INS_0_0_a2_8[12] .INIT=4'h1;
// @30:94
  CFG4 \INS_0_0_a2_2_1[27]  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.D(SMADDR[3]),
	.Y(INS_0_0_a2_2_1[27])
);
defparam \INS_0_0_a2_2_1[27] .INIT=16'h0C08;
// @30:94
  CFG2 \INS_0_0_a2_3_0[12]  (
	.A(INS_0_i_o2[17]),
	.B(SMADDR[2]),
	.Y(INS_0_0_a2_3_0[12])
);
defparam \INS_0_0_a2_3_0[12] .INIT=4'h1;
// @30:94
  CFG3 \INS_0_0_a2_0_1[11]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2_0[1]),
	.C(SMADDR[5]),
	.Y(INS_0_0_a2_0_1[11])
);
defparam \INS_0_0_a2_0_1[11] .INIT=8'h02;
// @30:94
  CFG2 \INS_0_0_a2_2_0[12]  (
	.A(INS_0_0_o2[16]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2_2_0[12])
);
defparam \INS_0_0_a2_2_0[12] .INIT=4'h1;
// @30:94
  CFG3 \INS_0_0_a2_3[26]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2[17]),
	.C(SMADDR[4]),
	.Y(INS_0_0_a2_3[26])
);
defparam \INS_0_0_a2_3[26] .INIT=8'h20;
// @30:94
  CFG4 \INS_0_0_a2_4[11]  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.C(SMADDR[2]),
	.D(SMADDR[1]),
	.Y(INS_0_0_a2_4[11])
);
defparam \INS_0_0_a2_4[11] .INIT=16'h0004;
// @30:94
  CFG2 \INS_0_0_a2_1_0[11]  (
	.A(INS_0_i_o2[10]),
	.B(SMADDR[4]),
	.Y(N_1025_1)
);
defparam \INS_0_0_a2_1_0[11] .INIT=4'h4;
  CFG2 \INS_0_0_a2_4_RNI5T49[0]  (
	.A(INS_0_0_o2[4]),
	.B(INS_0_0_a2_4[0]),
	.Y(INS_0_0_a2_4_RNI5T49[0])
);
defparam \INS_0_0_a2_4_RNI5T49[0] .INIT=4'h4;
// @30:94
  CFG3 \INS_0_i_o2_0[3]  (
	.A(SMADDR[1]),
	.B(SMADDR[6]),
	.C(SMADDR[0]),
	.Y(INS_0_i_o2_0[3])
);
defparam \INS_0_i_o2_0[3] .INIT=8'hAB;
// @30:94
  CFG3 \INS_0_0_o2_0[4]  (
	.A(SMADDR[1]),
	.B(SMADDR[4]),
	.C(SMADDR[0]),
	.Y(INS_0_0_o2_0[4])
);
defparam \INS_0_0_o2_0[4] .INIT=8'h75;
// @30:94
  CFG2 \INS_0_0_o2_0[0]  (
	.A(INS_0_i_o2[17]),
	.B(INS_0_i_o2_0[1]),
	.Y(INS_0_0_o2_0[0])
);
defparam \INS_0_0_o2_0[0] .INIT=4'h7;
// @30:94
  CFG2 \INS_0_0_a2_5[29]  (
	.A(INS_0_i_o2[10]),
	.B(INS_0_i_o2[3]),
	.Y(INS_0_0_a2_5[29])
);
defparam \INS_0_0_a2_5[29] .INIT=4'h1;
// @30:94
  CFG2 \INS_0_0_a2_13[11]  (
	.A(INS_0_i_o2_0[1]),
	.B(INS_0_0_o2[13]),
	.Y(INS_0_0_a2_13[11])
);
defparam \INS_0_0_a2_13[11] .INIT=4'h1;
// @30:94
  CFG2 \INS_0_0_a2_6[0]  (
	.A(INS_0_0_a2_0[2]),
	.B(SMADDR[3]),
	.Y(INS_0_0_a2_6[0])
);
defparam \INS_0_0_a2_6[0] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2_5[3]  (
	.A(INS_0_i_o2[3]),
	.B(INS_0_0_a2_3[0]),
	.Y(INS_0_i_a2_5[3])
);
defparam \INS_0_i_a2_5[3] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_0_a2_1[2]  (
	.A(INS_0_i_o2[17]),
	.B(INS_0_0_a2_3[0]),
	.Y(INS_0_0_a2_1[2])
);
defparam \INS_0_0_a2_1[2] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_0_a2_2[6]  (
	.A(INS_0_0_o2[13]),
	.B(INS_0_0_a2_4[0]),
	.Y(INS_0_0_a2_2[6])
);
defparam \INS_0_0_a2_2[6] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_0_a2_14[26]  (
	.A(INS_0_0_a2_11[11]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_14[26])
);
defparam \INS_0_0_a2_14[26] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2_3[3]  (
	.A(INS_0_0_a2_8[12]),
	.B(SMADDR[5]),
	.Y(INS_0_i_a2_3[3])
);
defparam \INS_0_i_a2_3[3] .INIT=4'h8;
// @30:94
  CFG3 \INS_0_i_m2[10]  (
	.A(INS_0_i_o2[10]),
	.B(SMADDR[2]),
	.C(INS_0_0_o2_0[13]),
	.Y(INS_0_i_m2[10])
);
defparam \INS_0_i_m2[10] .INIT=8'hC5;
// @30:94
  CFG3 \INS_0_0_m2[30]  (
	.A(INS_0_i_o2[10]),
	.B(INS_0_0_o2[11]),
	.C(INS_0_0_o2[13]),
	.Y(INS_0_0_m2[30])
);
defparam \INS_0_0_m2[30] .INIT=8'hE2;
// @30:94
  CFG4 \INS_0_i_0[10]  (
	.A(INS_0_i_o2_0[1]),
	.B(INS_0_0_a2_0[2]),
	.C(INS_0_i_o2_0[10]),
	.D(INS_0_0_o2[13]),
	.Y(INS_0_i_0[10])
);
defparam \INS_0_i_0[10] .INIT=16'h50DC;
// @30:94
  CFG4 \INS_0_0_0[11]  (
	.A(SMADDR[5]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_4[11]),
	.D(INS_0_i_o2[3]),
	.Y(INS_0_0_0[11])
);
defparam \INS_0_0_0[11] .INIT=16'hF0F2;
// @30:94
  CFG3 \INS_0_0_a2_0_0[27]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[4]),
	.C(SMADDR[3]),
	.Y(INS_0_0_a2_0[27])
);
defparam \INS_0_0_a2_0_0[27] .INIT=8'h07;
// @30:94
  CFG3 \INS_0_0_a2_5[13]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2_0[1]),
	.C(INS_0_i_a2_3[3]),
	.Y(INS_0_0_a2_5[13])
);
defparam \INS_0_0_a2_5[13] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_0_a2_3[30]  (
	.A(N_1025_1),
	.B(INS_0_0_a2_11[11]),
	.C(INS_0_i_o2[17]),
	.Y(INS_0_0_a2_3[30])
);
defparam \INS_0_0_a2_3[30] .INIT=8'h08;
// @30:94
  CFG3 \INS_0_0_a2_0[33]  (
	.A(SMADDR[5]),
	.B(INS_0_0_o2[11]),
	.C(INS_0_0_a2_1[2]),
	.Y(INS_0_0_a2_0[33])
);
defparam \INS_0_0_a2_0[33] .INIT=8'h40;
// @30:94
  CFG3 \INS_0_0_a2_0[30]  (
	.A(SMADDR[3]),
	.B(INS_0_i_o2[3]),
	.C(INS_0_0_a2_14[26]),
	.Y(INS_0_0_a2_0[30])
);
defparam \INS_0_0_a2_0[30] .INIT=8'h10;
// @30:94
  CFG4 \INS_0_0_a2_3[27]  (
	.A(SMADDR[2]),
	.B(SMADDR[5]),
	.C(INS_0_i_o2[3]),
	.D(INS_0_0_o2[11]),
	.Y(INS_0_0_a2_3[27])
);
defparam \INS_0_0_a2_3[27] .INIT=16'h0010;
// @30:94
  CFG4 \INS_0_0_a2_1[27]  (
	.A(SMADDR[3]),
	.B(SMADDR[4]),
	.C(INS_0_i_o2[3]),
	.D(SMADDR[5]),
	.Y(INS_0_0_a2_1[27])
);
defparam \INS_0_0_a2_1[27] .INIT=16'h0900;
// @30:94
  CFG4 \INS_0_0_a2_12[26]  (
	.A(SMADDR[1]),
	.B(SMADDR[5]),
	.C(INS_0_0_o2[11]),
	.D(INS_0_0_o2[13]),
	.Y(INS_0_0_a2_12[26])
);
defparam \INS_0_0_a2_12[26] .INIT=16'h0002;
// @30:94
  CFG3 \INS_0_0_a2_10[26]  (
	.A(INS_0_0_o2[4]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_9[12]),
	.Y(INS_0_0_a2_10[26])
);
defparam \INS_0_0_a2_10[26] .INIT=8'h40;
// @30:94
  CFG3 \INS_0_0_a2_9[26]  (
	.A(SMADDR[1]),
	.B(INS_0_i_o2[10]),
	.C(INS_0_0_a2_14[26]),
	.Y(INS_0_0_a2_9[26])
);
defparam \INS_0_0_a2_9[26] .INIT=8'h20;
// @30:94
  CFG3 \INS_0_0_a2_2[26]  (
	.A(INS_0_0_o2[4]),
	.B(INS_0_0_a2_3[0]),
	.C(INS_0_0_a2_0[2]),
	.Y(INS_0_0_a2_2[26])
);
defparam \INS_0_0_a2_2[26] .INIT=8'h80;
// @30:94
  CFG3 \INS_0_0_a2_1[26]  (
	.A(N_1075_1),
	.B(INS_0_0_o2_0[4]),
	.C(INS_0_0_o2[16]),
	.Y(INS_0_0_a2_1[26])
);
defparam \INS_0_0_a2_1[26] .INIT=8'h08;
// @30:94
  CFG4 \INS_0_0_a2[26]  (
	.A(SMADDR[0]),
	.B(SMADDR[4]),
	.C(INS_0_0_a2_2[6]),
	.D(SMADDR[1]),
	.Y(INS_0_0_a2[26])
);
defparam \INS_0_0_a2[26] .INIT=16'hA020;
// @30:94
  CFG4 \INS_0_0_a2[16]  (
	.A(SMADDR[0]),
	.B(SMADDR[5]),
	.C(INS_0_0_o2[11]),
	.D(INS_0_i_o2[10]),
	.Y(INS_0_0_a2[16])
);
defparam \INS_0_0_a2[16] .INIT=16'h2300;
// @30:94
  CFG3 \INS_0_0_a2_6[13]  (
	.A(SMADDR[0]),
	.B(INS_0_0_o2[13]),
	.C(INS_0_i_a2_3[3]),
	.Y(INS_0_0_a2_6[13])
);
defparam \INS_0_0_a2_6[13] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_0_a2_1[13]  (
	.A(INS_0_0_a2_7[13]),
	.B(INS_0_0_a2_3[0]),
	.C(INS_0_i_o2_0[1]),
	.Y(INS_0_0_a2_1[13])
);
defparam \INS_0_0_a2_1[13] .INIT=8'h08;
// @30:94
  CFG4 \INS_0_i_a2_2[10]  (
	.A(SMADDR[0]),
	.B(SMADDR[5]),
	.C(INS_0_0_o2[11]),
	.D(INS_0_i_o2[10]),
	.Y(INS_0_i_a2_2[10])
);
defparam \INS_0_i_a2_2[10] .INIT=16'h0200;
// @30:94
  CFG3 \INS_0_0_a2[7]  (
	.A(INS_0_0_o2[11]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_2[7]),
	.Y(INS_0_0_a2[7])
);
defparam \INS_0_0_a2[7] .INIT=8'h40;
// @30:94
  CFG4 \INS_0_0_a2[11]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.C(SMADDR[5]),
	.D(N_1025_1),
	.Y(INS_0_0_a2[11])
);
defparam \INS_0_0_a2[11] .INIT=16'hA300;
// @30:94
  CFG3 \INS_0_0_a2_7[11]  (
	.A(INS_0_0_o2[4]),
	.B(SMADDR[2]),
	.C(INS_0_i_o2_0[10]),
	.Y(INS_0_0_a2_7[11])
);
defparam \INS_0_0_a2_7[11] .INIT=8'h01;
// @30:94
  CFG3 \INS_0_0_a2_9[11]  (
	.A(SMADDR[1]),
	.B(INS_0_0_a2_3[0]),
	.C(INS_0_i_a2_3[3]),
	.Y(INS_0_0_a2_9[11])
);
defparam \INS_0_0_a2_9[11] .INIT=8'h80;
// @30:94
  CFG3 \INS_0_0_a2_1_1[12]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2_0[1]),
	.C(SMADDR[3]),
	.Y(N_1039_1)
);
defparam \INS_0_0_a2_1_1[12] .INIT=8'hB0;
// @30:94
  CFG4 \INS_0_0_a2_0[26]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2[17]),
	.C(SMADDR[6]),
	.D(SMADDR[5]),
	.Y(INS_0_0_a2_0[26])
);
defparam \INS_0_0_a2_0[26] .INIT=16'h1020;
// @30:94
  CFG4 \INS_0_0_a2_0[27]  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.C(INS_0_i_o2[17]),
	.D(SMADDR[5]),
	.Y(INS_0_0_a2_0_0[27])
);
defparam \INS_0_0_a2_0[27] .INIT=16'h0408;
  CFG2 \INS_0_0_a2_3_RNING5A[0]  (
	.A(INS_0_0_a2_4_RNI5T49[0]),
	.B(INS_0_0_a2_3[0]),
	.Y(INS_0_0_a2_3_RNING5A[0])
);
defparam \INS_0_0_a2_3_RNING5A[0] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_o2[29]  (
	.A(INS_0_0_a2_9[12]),
	.B(INS_0_0_a2_15[26]),
	.Y(INS_0_0_o2[29])
);
defparam \INS_0_0_o2[29] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_i_a2_8[17]  (
	.A(INS_0_i_o2[10]),
	.B(INS_0_0_a2_9[12]),
	.Y(INS_0_i_a2_8[17])
);
defparam \INS_0_i_a2_8[17] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_i_a2_4[3]  (
	.A(INS_0_i_a2_3[3]),
	.B(INS_0_0_o2[4]),
	.Y(INS_0_i_a2_4[3])
);
defparam \INS_0_i_a2_4[3] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_0_a2_5[0]  (
	.A(INS_0_i_a2_3[3]),
	.B(INS_0_0_o2[16]),
	.Y(INS_0_0_a2_5[0])
);
defparam \INS_0_0_a2_5[0] .INIT=4'h2;
// @30:94
  CFG3 \INS_0_0_a2_2[29]  (
	.A(INS_0_0_a2_7[13]),
	.B(INS_0_0_o2[13]),
	.C(INS_0_i_o2[17]),
	.Y(INS_0_0_a2_2[29])
);
defparam \INS_0_0_a2_2[29] .INIT=8'h02;
// @30:94
  CFG3 \INS_0_i_a2_1[17]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_0[2]),
	.Y(INS_0_i_a2_1[17])
);
defparam \INS_0_i_a2_1[17] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_0_a2_4[14]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[4]),
	.C(INS_0_0_a2_0[2]),
	.Y(INS_0_0_a2_4[14])
);
defparam \INS_0_0_a2_4[14] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_0_a2_2[14]  (
	.A(INS_0_i_o2[10]),
	.B(SMADDR[0]),
	.C(INS_0_0_a2_8[12]),
	.Y(INS_0_0_a2_2[14])
);
defparam \INS_0_0_a2_2[14] .INIT=8'h10;
// @30:94
  CFG4 \INS_0_0_a2[14]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(INS_0_i_o2_0[10]),
	.D(INS_0_i_o2[10]),
	.Y(INS_0_0_a2[14])
);
defparam \INS_0_0_a2[14] .INIT=16'h010F;
// @30:94
  CFG2 \INS_0_0_a2_2[13]  (
	.A(INS_0_0_a2_9[12]),
	.B(INS_0_0_a2_2[7]),
	.Y(INS_0_0_a2_2[13])
);
defparam \INS_0_0_a2_2[13] .INIT=4'h8;
// @30:94
  CFG4 \INS_0_0_a2[12]  (
	.A(SMADDR[5]),
	.B(SMADDR[2]),
	.C(INS_0_0_o2[11]),
	.D(INS_0_i_o2_0[1]),
	.Y(INS_0_0_a2[12])
);
defparam \INS_0_0_a2[12] .INIT=16'h0104;
// @30:94
  CFG4 \INS_0_i_a2_0[10]  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_0[2]),
	.D(SMADDR[2]),
	.Y(INS_0_i_a2_0[10])
);
defparam \INS_0_i_a2_0[10] .INIT=16'h00E0;
// @30:94
  CFG3 \INS_0_0_a2[6]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2[13]),
	.C(INS_0_0_a2_0[2]),
	.Y(INS_0_0_a2[6])
);
defparam \INS_0_0_a2[6] .INIT=8'h20;
// @30:94
  CFG3 \INS_0_0_a2[5]  (
	.A(INS_0_i_o2[3]),
	.B(INS_0_0_a2_0[2]),
	.C(INS_0_0_o2[13]),
	.Y(INS_0_0_a2[5])
);
defparam \INS_0_0_a2[5] .INIT=8'h04;
// @30:94
  CFG2 \INS_0_i_a2_2[3]  (
	.A(INS_0_i_a2_5[3]),
	.B(INS_0_i_a2_3[3]),
	.Y(INS_0_i_a2_2[3])
);
defparam \INS_0_i_a2_2[3] .INIT=4'h8;
// @30:94
  CFG3 \INS_0_0_a2_1[30]  (
	.A(SMADDR[5]),
	.B(INS_0_i_o2[3]),
	.C(INS_0_0_m2[30]),
	.Y(INS_0_0_a2_1[30])
);
defparam \INS_0_0_a2_1[30] .INIT=8'h01;
// @30:94
  CFG4 \INS_0_0_5[26]  (
	.A(INS_0_i_o2[10]),
	.B(INS_0_0_a2[26]),
	.C(INS_0_0_a2_8[12]),
	.D(INS_0_i_o2_0[1]),
	.Y(INS_0_0_5[26])
);
defparam \INS_0_0_5[26] .INIT=16'hCCDC;
// @30:94
  CFG4 \INS_0_0_4[26]  (
	.A(SMADDR[5]),
	.B(INS_0_0_a2_15[26]),
	.C(INS_0_0_a2_2[7]),
	.D(INS_0_i_a2_5[3]),
	.Y(INS_0_0_4[26])
);
defparam \INS_0_0_4[26] .INIT=16'hD5C0;
// @30:94
  CFG4 \INS_0_0_3[26]  (
	.A(INS_0_0_o2[13]),
	.B(INS_0_0_a2_9[26]),
	.C(SMADDR[0]),
	.D(INS_0_0_a2_7[13]),
	.Y(INS_0_0_3[26])
);
defparam \INS_0_0_3[26] .INIT=16'hCDCC;
// @30:94
  CFG2 \INS_0_0_2[26]  (
	.A(INS_0_0_a2_1[13]),
	.B(INS_0_0_a2_0[26]),
	.Y(INS_0_0_2[26])
);
defparam \INS_0_0_2[26] .INIT=4'hE;
// @30:94
  CFG4 \INS_0_0_1[26]  (
	.A(INS_0_i_o2[17]),
	.B(N_1075_1),
	.C(INS_0_0_a2_1[26]),
	.D(INS_0_i_o2[10]),
	.Y(INS_0_0_1[26])
);
defparam \INS_0_0_1[26] .INIT=16'hF0F4;
// @30:94
  CFG4 \INS_0_0_5[27]  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(INS_0_0_a2_3[0]),
	.D(INS_0_0_a2_9[12]),
	.Y(INS_0_0_5[27])
);
defparam \INS_0_0_5[27] .INIT=16'hE200;
// @30:94
  CFG4 \INS_0_0_3[27]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[4]),
	.C(INS_0_0_a2_0_0[27]),
	.D(INS_0_0_a2_14[26]),
	.Y(INS_0_0_3[27])
);
defparam \INS_0_0_3[27] .INIT=16'hF1F0;
// @30:94
  CFG4 \INS_0_0_1[12]  (
	.A(INS_0_0_a2_3_0[12]),
	.B(INS_0_i_o2_0[10]),
	.C(INS_0_0_a2_13[11]),
	.D(INS_0_i_a2_3[3]),
	.Y(INS_0_0_1[12])
);
defparam \INS_0_0_1[12] .INIT=16'hBA30;
// @30:94
  CFG4 \INS_0_0_0[12]  (
	.A(INS_0_0_a2_2_0[12]),
	.B(INS_0_0_a2_4_RNI5T49[0]),
	.C(INS_0_0_a2_8[12]),
	.D(INS_0_i_o2[10]),
	.Y(INS_0_0_0[12])
);
defparam \INS_0_0_0[12] .INIT=16'hA0EC;
// @30:94
  CFG4 \INS_0_i_4[10]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_8[12]),
	.C(INS_0_i_o2[10]),
	.D(INS_0_0_a2_2[6]),
	.Y(INS_0_i_4[10])
);
defparam \INS_0_i_4[10] .INIT=16'h5D08;
// @30:94
  CFG3 \INS_0_i_3[10]  (
	.A(SMADDR[6]),
	.B(INS_0_i_0[10]),
	.C(INS_0_0_o2_0[0]),
	.Y(INS_0_i_3[10])
);
defparam \INS_0_i_3[10] .INIT=8'hEC;
// @30:94
  CFG4 \INS_0_i_1[10]  (
	.A(INS_0_i_o2[17]),
	.B(INS_0_i_a2_9[10]),
	.C(SMADDR[3]),
	.D(INS_0_i_a2_12[10]),
	.Y(INS_0_i_1[10])
);
defparam \INS_0_i_1[10] .INIT=16'hDCCC;
// @30:94
  CFG4 \INS_0_i_3[17]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_2[13]),
	.D(INS_0_i_a2_3[3]),
	.Y(INS_0_i_3[17])
);
defparam \INS_0_i_3[17] .INIT=16'hF8F0;
// @30:94
  CFG4 \INS_0_i_2[17]  (
	.A(INS_0_i_o2[17]),
	.B(SMADDR[1]),
	.C(INS_0_i_a2_9[10]),
	.D(INS_0_0_a2_2[6]),
	.Y(INS_0_i_2[17])
);
defparam \INS_0_i_2[17] .INIT=16'hECA0;
// @30:94
  CFG4 \INS_0_i_0[17]  (
	.A(SMADDR[1]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_0[2]),
	.D(SMADDR[2]),
	.Y(INS_0_i_0[17])
);
defparam \INS_0_i_0[17] .INIT=16'h3060;
// @30:94
  CFG3 \INS_0_0_0[0]  (
	.A(INS_0_0_a2_3_RNING5A[0]),
	.B(INS_0_i_o2[3]),
	.C(INS_0_0_a2_6[0]),
	.Y(INS_0_0_0[0])
);
defparam \INS_0_0_0[0] .INIT=8'hBA;
// @30:94
  CFG4 \INS_0_0_0[13]  (
	.A(SMADDR[4]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_11[11]),
	.D(INS_0_0_a2_1[13]),
	.Y(INS_0_0_0[13])
);
defparam \INS_0_0_0[13] .INIT=16'hFF20;
// @30:94
  CFG4 \INS_0_i_0[3]  (
	.A(INS_0_i_o2_0[3]),
	.B(INS_0_0_a2_0[2]),
	.C(INS_0_i_o2[10]),
	.D(INS_0_0_a2_3_RNING5A[0]),
	.Y(INS_0_i_0[3])
);
defparam \INS_0_i_0[3] .INIT=16'hFF08;
// @30:94
  CFG4 \INS_0_0_3[11]  (
	.A(INS_0_0_a2_3[0]),
	.B(INS_0_i_a2_12[10]),
	.C(INS_0_0_a2[11]),
	.D(INS_0_i_o2_0[1]),
	.Y(INS_0_0_3[11])
);
defparam \INS_0_0_3[11] .INIT=16'hF8F0;
// @30:94
  CFG4 \INS_0_0_2[11]  (
	.A(INS_0_0_o2[11]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_0_1[11]),
	.D(INS_0_0_o2[4]),
	.Y(INS_0_0_2[11])
);
defparam \INS_0_0_2[11] .INIT=16'hA0B1;
// @30:94
  CFG4 \INS_0_0_1[11]  (
	.A(INS_0_0_a2_0[2]),
	.B(INS_0_0_0[11]),
	.C(INS_0_0_o2[16]),
	.D(INS_0_i_o2_0[1]),
	.Y(INS_0_0_1[11])
);
defparam \INS_0_0_1[11] .INIT=16'hCCCE;
// @30:94
  CFG3 \INS_0_0_0[29]  (
	.A(INS_0_0_a2_2[29]),
	.B(INS_0_0_a2_14[26]),
	.C(INS_0_0_a2_5[29]),
	.Y(INS_0_0_0[29])
);
defparam \INS_0_0_0[29] .INIT=8'hEA;
// @30:94
  CFG4 \INS_0_0_0[7]  (
	.A(INS_0_i_o2[10]),
	.B(INS_0_0_a2[7]),
	.C(INS_0_i_o2_0[1]),
	.D(INS_0_0_a2_0[2]),
	.Y(INS_0_0_0[7])
);
defparam \INS_0_0_0[7] .INIT=16'hCDCC;
// @30:94
  CFG4 \INS_0_0_o2_0[30]  (
	.A(SMADDR[3]),
	.B(INS_0_i_o2[3]),
	.C(INS_0_0_a2_0[2]),
	.D(INS_0_0_a2_3[30]),
	.Y(INS_0_0_o2_0[30])
);
defparam \INS_0_0_o2_0[30] .INIT=16'hFF20;
// @30:94
  CFG2 \INS_0_0_a2_1[12]  (
	.A(N_1039_1),
	.B(INS_0_0_a2_9[12]),
	.Y(INS_0_0_a2_1[12])
);
defparam \INS_0_0_a2_1[12] .INIT=4'h8;
// @30:94
  CFG3 \INS_0_0_o2[33]  (
	.A(INS_0_0_o2[13]),
	.B(INS_0_0_a2_14[26]),
	.C(INS_0_0_a2_7[13]),
	.Y(INS_0_0_o2[33])
);
defparam \INS_0_0_o2[33] .INIT=8'hD8;
// @30:94
  CFG3 \INS_0_0_o2_1[12]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2_0[1]),
	.C(SMADDR[3]),
	.Y(INS_0_0_o2_1[12])
);
defparam \INS_0_0_o2_1[12] .INIT=8'h4B;
// @30:94
  CFG3 \INS_0_0_o2[28]  (
	.A(INS_0_0_a2[35]),
	.B(INS_0_i_a2_5[3]),
	.C(INS_0_0_a2_0[2]),
	.Y(INS_0_0_o2[28])
);
defparam \INS_0_0_o2[28] .INIT=8'hEA;
// @30:94
  CFG3 \INS_0_0_a2_2[30]  (
	.A(INS_0_0_a2_1[2]),
	.B(INS_0_0_a2_7[13]),
	.C(INS_0_0_a2_5[29]),
	.Y(INS_0_0_a2_2[30])
);
defparam \INS_0_0_a2_2[30] .INIT=8'hC8;
// @30:94
  CFG3 \INS_0_0_a2_6[12]  (
	.A(SMADDR[0]),
	.B(INS_0_i_o2[10]),
	.C(INS_0_i_a2_3[3]),
	.Y(INS_0_0_a2_6[12])
);
defparam \INS_0_0_a2_6[12] .INIT=8'h10;
// @30:94
  CFG4 \INS_0_0_a2_0[13]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_14[26]),
	.D(INS_0_i_o2_0[1]),
	.Y(INS_0_0_a2_0[13])
);
defparam \INS_0_0_a2_0[13] .INIT=16'h80C0;
// @30:94
  CFG3 \INS_0_i_2[10]  (
	.A(INS_0_i_o2[17]),
	.B(INS_0_i_m2[10]),
	.C(INS_0_i_a2_0[10]),
	.Y(INS_0_i_2[10])
);
defparam \INS_0_i_2[10] .INIT=8'hF4;
// @30:94
  CFG3 \INS_0_0_m2[6]  (
	.A(INS_0_0_o2_0[0]),
	.B(INS_0_0_a2_5[0]),
	.C(INS_0_i_a2_9[10]),
	.Y(INS_0_0_m2[6])
);
defparam \INS_0_0_m2[6] .INIT=8'hD8;
// @30:94
  CFG4 \INS_0_0_7[26]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(INS_0_i_a2_3[3]),
	.D(INS_0_0_1[26]),
	.Y(INS_0_0_7[26])
);
defparam \INS_0_0_7[26] .INIT=16'hFF40;
// @30:94
  CFG4 \INS_0_0_6[27]  (
	.A(INS_0_0_a2_2_1[27]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_0[27]),
	.D(INS_0_0_o2[11]),
	.Y(INS_0_0_6[27])
);
defparam \INS_0_0_6[27] .INIT=16'h0032;
// @30:94
  CFG4 \INS_0_i_5[10]  (
	.A(SMADDR[2]),
	.B(SMADDR[1]),
	.C(INS_0_i_1[10]),
	.D(INS_0_i_a2_3[3]),
	.Y(INS_0_i_5[10])
);
defparam \INS_0_i_5[10] .INIT=16'hF2F0;
// @30:94
  CFG4 \INS_0_i_5[17]  (
	.A(INS_0_i_a2_5[3]),
	.B(INS_0_i_2[17]),
	.C(INS_0_0_a2_4[0]),
	.D(INS_0_i_a2_1[17]),
	.Y(INS_0_i_5[17])
);
defparam \INS_0_i_5[17] .INIT=16'hFFEC;
// @30:94
  CFG4 \INS_0_0_1[30]  (
	.A(SMADDR[0]),
	.B(INS_0_i_a2_9[10]),
	.C(INS_0_0_a2_0[30]),
	.D(INS_0_0_a2_2[30]),
	.Y(INS_0_0_1[30])
);
defparam \INS_0_0_1[30] .INIT=16'hFFF8;
// @30:94
  CFG4 \INS_0_0_3[13]  (
	.A(INS_0_0_a2_2[13]),
	.B(SMADDR[0]),
	.C(INS_0_0_a2_5[13]),
	.D(INS_0_i_a2_9[10]),
	.Y(INS_0_0_3[13])
);
defparam \INS_0_0_3[13] .INIT=16'hFBFA;
// @30:94
  CFG4 \INS_0_0_1[6]  (
	.A(INS_0_0_a2[6]),
	.B(INS_0_i_o2[3]),
	.C(INS_0_0_a2_2[6]),
	.D(INS_0_0_a2_6[0]),
	.Y(INS_0_0_1[6])
);
defparam \INS_0_0_1[6] .INIT=16'hBBBA;
// @30:94
  CFG4 \INS_0_i_2[3]  (
	.A(INS_0_i_o2[3]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_5[0]),
	.D(INS_0_i_a2_4[3]),
	.Y(INS_0_i_2[3])
);
defparam \INS_0_i_2[3] .INIT=16'hECA0;
// @30:94
  CFG4 \INS_0_0_7[11]  (
	.A(INS_0_0_o2_0[0]),
	.B(INS_0_0_3[11]),
	.C(SMADDR[5]),
	.D(INS_0_0_o2[11]),
	.Y(INS_0_0_7[11])
);
defparam \INS_0_0_7[11] .INIT=16'hCCCD;
// @30:94
  CFG4 \INS_0_0_5[11]  (
	.A(INS_0_i_o2_0[1]),
	.B(INS_0_0_1[11]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2_11[11]),
	.Y(INS_0_0_5[11])
);
defparam \INS_0_0_5[11] .INIT=16'hCECC;
// @30:94
  CFG4 \INS_0_0_4[14]  (
	.A(INS_0_i_o2[3]),
	.B(INS_0_0_o2_0[13]),
	.C(INS_0_0_a2_5[0]),
	.D(N_1039_1),
	.Y(INS_0_0_4[14])
);
defparam \INS_0_0_4[14] .INIT=16'h7350;
// @30:94
  CFG4 \INS_0_0_2[14]  (
	.A(SMADDR[5]),
	.B(INS_0_0_a2_0[14]),
	.C(INS_0_0_a2[14]),
	.D(INS_0_0_a2_13[11]),
	.Y(INS_0_0_2[14])
);
defparam \INS_0_0_2[14] .INIT=16'hFEFC;
// @30:94
  CFG3 \INS_0_0_1[16]  (
	.A(INS_0_0_0[16]),
	.B(SMADDR[0]),
	.C(INS_0_0_o2_0[13]),
	.Y(INS_0_0_1[16])
);
defparam \INS_0_0_1[16] .INIT=8'hAE;
// @30:94
  CFG4 \INS_0_0_o2[12]  (
	.A(SMADDR[2]),
	.B(INS_0_0_a2_7[13]),
	.C(INS_0_i_o2[3]),
	.D(INS_0_0_a2_6[12]),
	.Y(INS_0_0_o2[12])
);
defparam \INS_0_0_o2[12] .INIT=16'hFF08;
// @30:94
  CFG4 \INS_0_0_o2[0]  (
	.A(INS_0_0_o2[4]),
	.B(SMADDR[1]),
	.C(INS_0_0_a2_2[6]),
	.D(INS_0_i_a2_8[17]),
	.Y(INS_0_0_o2[0])
);
defparam \INS_0_0_o2[0] .INIT=16'hDC50;
// @30:94
  CFG4 \INS_0_0[28]  (
	.A(INS_0_0_a2_5[29]),
	.B(INS_0_0_a2_14[26]),
	.C(INS_0_0_o2[28]),
	.D(INS_0_0_a2_1[2]),
	.Y(INS_0_0[28])
);
defparam \INS_0_0[28] .INIT=16'hFCF8;
// @30:94
  CFG2 \INS_0_0_a2[32]  (
	.A(INS_0_0_a2_2[30]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2[32])
);
defparam \INS_0_0_a2[32] .INIT=4'h2;
// @30:94
  CFG4 \INS_0_0_a2[15]  (
	.A(SMADDR[5]),
	.B(INS_0_0_a2_8[12]),
	.C(INS_0_0_a2_2[7]),
	.D(INS_0_0_a2_13[11]),
	.Y(INS_0_0_a2[15])
);
defparam \INS_0_0_a2[15] .INIT=16'hC840;
// @30:94
  CFG4 \INS_0_0_12[26]  (
	.A(INS_0_0_4[26]),
	.B(INS_0_0_3[26]),
	.C(INS_0_0_a2_12[26]),
	.D(INS_0_0_2[26]),
	.Y(INS_0_0_12[26])
);
defparam \INS_0_0_12[26] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0_11[26]  (
	.A(SMADDR[3]),
	.B(SMADDR[0]),
	.C(INS_0_0_7[26]),
	.D(INS_0_0_a2_14[26]),
	.Y(INS_0_0_11[26])
);
defparam \INS_0_0_11[26] .INIT=16'hF2F0;
// @30:94
  CFG4 \INS_0_0_10[26]  (
	.A(INS_0_0_a2_10[26]),
	.B(INS_0_0_a2_3[26]),
	.C(INS_0_0_a2_2[26]),
	.D(INS_0_0_5[26]),
	.Y(INS_0_0_10[26])
);
defparam \INS_0_0_10[26] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0_4[12]  (
	.A(INS_0_0_o2_1[12]),
	.B(INS_0_0_0[12]),
	.C(SMADDR[6]),
	.D(INS_0_0_a2[12]),
	.Y(INS_0_0_4[12])
);
defparam \INS_0_0_4[12] .INIT=16'hFFEC;
// @30:94
  CFG4 \INS_0_i_9[10]  (
	.A(INS_0_i_4[10]),
	.B(INS_0_i_3[10]),
	.C(SMADDR[1]),
	.D(INS_0_i_a2_8[17]),
	.Y(INS_0_i_9[10])
);
defparam \INS_0_i_9[10] .INIT=16'hFEEE;
// @30:94
  CFG3 \INS_0_0_5[13]  (
	.A(INS_0_0_o2_1[12]),
	.B(INS_0_0_3[13]),
	.C(INS_0_0_o2_0[13]),
	.Y(INS_0_0_5[13])
);
defparam \INS_0_0_5[13] .INIT=8'hCE;
// @30:94
  CFG4 \INS_0_0_8[11]  (
	.A(INS_0_0_a2_7[11]),
	.B(SMADDR[4]),
	.C(INS_0_0_5[11]),
	.D(INS_0_0_a2_13[11]),
	.Y(INS_0_0_8[11])
);
defparam \INS_0_0_8[11] .INIT=16'hFBFA;
// @30:94
  CFG4 \INS_0_0[29]  (
	.A(INS_0_0_a2_0[2]),
	.B(INS_0_i_a2_5[3]),
	.C(INS_0_0_0[29]),
	.D(INS_0_0_3[29]),
	.Y(INS_0_0[29])
);
defparam \INS_0_0[29] .INIT=16'hFFF8;
// @30:94
  CFG4 \INS_0_0[7]  (
	.A(INS_0_0_0[7]),
	.B(INS_0_0_o2[4]),
	.C(INS_0_0_a2_5[0]),
	.D(INS_0_i_a2_2[3]),
	.Y(INS_0_0[7])
);
defparam \INS_0_0[7] .INIT=16'hFFBA;
// @30:94
  CFG4 \INS_0_0[0]  (
	.A(INS_0_0_0[0]),
	.B(INS_0_0_o2_0[0]),
	.C(INS_0_0_a2_5[0]),
	.D(INS_0_0_o2[0]),
	.Y(INS_0_0[0])
);
defparam \INS_0_0[0] .INIT=16'hFFEA;
// @30:94
  CFG4 \INS_0_0_11[27]  (
	.A(INS_0_0_3[27]),
	.B(INS_0_i_a2_4[3]),
	.C(INS_0_i_o2[10]),
	.D(INS_0_0_4[27]),
	.Y(INS_0_0_11[27])
);
defparam \INS_0_0_11[27] .INIT=16'hFFAE;
// @30:94
  CFG4 \INS_0_0_10[27]  (
	.A(INS_0_i_o2[3]),
	.B(SMADDR[3]),
	.C(INS_0_0_7[27]),
	.D(INS_0_0_a2_14[26]),
	.Y(INS_0_0_10[27])
);
defparam \INS_0_0_10[27] .INIT=16'hF4F0;
// @30:94
  CFG4 \INS_0_i_8[17]  (
	.A(SMADDR[1]),
	.B(INS_0_i_4[17]),
	.C(INS_0_i_3[17]),
	.D(INS_0_0_a2_5[0]),
	.Y(INS_0_i_8[17])
);
defparam \INS_0_i_8[17] .INIT=16'hFDFC;
// @30:94
  CFG4 \INS_0_0[33]  (
	.A(INS_0_0_o2[33]),
	.B(INS_0_i_o2[17]),
	.C(INS_0_0_o2[28]),
	.D(INS_0_0_a2_0[33]),
	.Y(INS_0_0[33])
);
defparam \INS_0_0[33] .INIT=16'hFFF2;
// @30:94
  CFG4 \INS_0_0[30]  (
	.A(INS_0_0_a2_1[30]),
	.B(INS_0_0_a2_5[30]),
	.C(INS_0_0_1[30]),
	.D(INS_0_0_o2_0[30]),
	.Y(INS_0_0[30])
);
defparam \INS_0_0[30] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[16]  (
	.A(INS_0_0_1[16]),
	.B(INS_0_i_a2_3[3]),
	.C(INS_0_i_o2[10]),
	.D(INS_0_0_a2[16]),
	.Y(INS_0_0[16])
);
defparam \INS_0_0[16] .INIT=16'hFFAE;
// @30:94
  CFG4 \INS_0_0[14]  (
	.A(INS_0_0_a2_2[14]),
	.B(INS_0_0_a2_4[14]),
	.C(INS_0_0_2[14]),
	.D(INS_0_0_4[14]),
	.Y(INS_0_0[14])
);
defparam \INS_0_0[14] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[13]  (
	.A(INS_0_0_a2_0[13]),
	.B(INS_0_0_0[13]),
	.C(INS_0_0_5[13]),
	.D(INS_0_0_a2_6[13]),
	.Y(INS_0_0[13])
);
defparam \INS_0_0[13] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[12]  (
	.A(INS_0_0_4[12]),
	.B(INS_0_0_a2_1[12]),
	.C(INS_0_0_o2[12]),
	.D(INS_0_0_1[12]),
	.Y(INS_0_0[12])
);
defparam \INS_0_0[12] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[11]  (
	.A(INS_0_0_8[11]),
	.B(INS_0_0_7[11]),
	.C(INS_0_0_2[11]),
	.D(INS_0_0_a2_9[11]),
	.Y(INS_0_0[11])
);
defparam \INS_0_0[11] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[6]  (
	.A(INS_0_0_a2_3[0]),
	.B(INS_0_0_1[6]),
	.C(INS_0_i_a2_4[3]),
	.D(INS_0_0_m2[6]),
	.Y(INS_0_0[6])
);
defparam \INS_0_0[6] .INIT=16'hFFEC;
// @30:94
  CFG4 \INS_0_0[4]  (
	.A(INS_0_0_a2_5[0]),
	.B(INS_0_0_1[4]),
	.C(INS_0_0_o2[4]),
	.D(INS_0_0_o2[0]),
	.Y(INS_0_0[4])
);
defparam \INS_0_0[4] .INIT=16'hFFEC;
// @30:94
  CFG3 \INS_0_dreg_RNO[3]  (
	.A(INS_0_i_2[3]),
	.B(INS_0_i_a2_2[3]),
	.C(INS_0_i_0[3]),
	.Y(N_864_i)
);
defparam \INS_0_dreg_RNO[3] .INIT=8'h01;
// @30:94
  CFG4 \INS_0_0[32]  (
	.A(INS_0_0_a2_5[30]),
	.B(INS_0_0_a2_1[30]),
	.C(INS_0_0_o2_0[30]),
	.D(INS_0_0_a2[32]),
	.Y(INS_0_0[32])
);
defparam \INS_0_0[32] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[2]  (
	.A(INS_0_0_a2_0[2]),
	.B(SMADDR[6]),
	.C(INS_0_0_a2[15]),
	.D(INS_0_0_a2_1[2]),
	.Y(INS_0_0[2])
);
defparam \INS_0_0[2] .INIT=16'hFAF8;
// @30:94
  CFG4 \INS_0_0[26]  (
	.A(INS_0_0_o2[12]),
	.B(INS_0_0_10[26]),
	.C(INS_0_0_11[26]),
	.D(INS_0_0_12[26]),
	.Y(INS_0_0[26])
);
defparam \INS_0_0[26] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_dreg_RNO[1]  (
	.A(INS_0_i_a2[1]),
	.B(INS_0_0_a2[15]),
	.C(SMADDR[6]),
	.D(INS_0_0_a2_0[2]),
	.Y(N_861_i)
);
defparam \INS_0_dreg_RNO[1] .INIT=16'h0111;
// @30:94
  CFG4 \INS_0_dreg_RNO[10]  (
	.A(INS_0_i_5[10]),
	.B(INS_0_i_9[10]),
	.C(INS_0_i_a2_2[10]),
	.D(INS_0_i_2[10]),
	.Y(N_872_i)
);
defparam \INS_0_dreg_RNO[10] .INIT=16'h0001;
// @30:94
  CFG4 \INS_0_0[27]  (
	.A(INS_0_0_5[27]),
	.B(INS_0_0_6[27]),
	.C(INS_0_0_10[27]),
	.D(INS_0_0_11[27]),
	.Y(INS_0_0[27])
);
defparam \INS_0_0[27] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_dreg_RNO[17]  (
	.A(INS_0_i_5[17]),
	.B(INS_0_i_8[17]),
	.C(SMADDR[3]),
	.D(INS_0_i_a2_4[3]),
	.Y(N_880_i)
);
defparam \INS_0_dreg_RNO[17] .INIT=16'h0111;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  COREABC_C0_0_APB3master_PADDR,
  PWDATA_M_i_m2_0,
  COREABC_C0_0_APB3master_PWDATA,
  i2c_reg_ctrl_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CtrlReg_0,
  COREABC_C0_0_APB3master_PRDATA_0,
  INSTR_SCMD,
  RAMRDATA,
  i23_mux,
  N_128,
  N_45_2,
  i2c_seq_finished,
  i2c_int,
  SMADDR_3_sqmuxa,
  N_84_i,
  N_117,
  RawTimInt,
  i28_mux,
  i27_mux,
  i30_mux,
  i26_mux,
  i29_mux,
  i25_mux,
  N_41_0,
  i24_mux,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  N_70_0_i,
  N_67_0_i,
  N_73_0_i,
  N_76_0_i,
  N_176_i,
  N_64_0_i,
  AND4_0_Y,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
output PWDATA_M_i_m2_0 ;
output [15:0] COREABC_C0_0_APB3master_PWDATA ;
input i2c_reg_ctrl_0 ;
input [14:8] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input CtrlReg_0 ;
input COREABC_C0_0_APB3master_PRDATA_0 ;
output [1:0] INSTR_SCMD ;
output [6:0] RAMRDATA ;
input i23_mux ;
input N_128 ;
input N_45_2 ;
input i2c_seq_finished ;
input i2c_int ;
output SMADDR_3_sqmuxa ;
output N_84_i ;
output N_117 ;
input RawTimInt ;
input i28_mux ;
input i27_mux ;
input i30_mux ;
input i26_mux ;
input i29_mux ;
input i25_mux ;
input N_41_0 ;
input i24_mux ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input N_70_0_i ;
input N_67_0_i ;
input N_73_0_i ;
input N_76_0_i ;
input N_176_i ;
input N_64_0_i ;
input AND4_0_Y ;
output COREABC_C0_0_APB3master_PSELx ;
output COREABC_C0_0_APB3master_PENABLE ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_PRESETN ;
wire PWDATA_M_i_m2_0 ;
wire i2c_reg_ctrl_0 ;
wire CtrlReg_0 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire i23_mux ;
wire N_128 ;
wire N_45_2 ;
wire i2c_seq_finished ;
wire i2c_int ;
wire SMADDR_3_sqmuxa ;
wire N_84_i ;
wire N_117 ;
wire RawTimInt ;
wire i28_mux ;
wire i27_mux ;
wire i30_mux ;
wire i26_mux ;
wire i29_mux ;
wire i25_mux ;
wire N_41_0 ;
wire i24_mux ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire N_70_0_i ;
wire N_67_0_i ;
wire N_73_0_i ;
wire N_76_0_i ;
wire N_176_i ;
wire N_64_0_i ;
wire AND4_0_Y ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [1:0] ICYCLE;
wire [1:0] ICYCLE_i;
wire [3:0] STKPTR;
wire [3:0] STKPTR_11;
wire [15:0] ACCUMULATOR;
wire [15:0] ACCUM_NEXT;
wire [0:0] ICYCLE_ns;
wire [6:0] SMADDR;
wire [6:0] SMADDR_s;
wire [0:0] SMADDR_RNISRVJ_S;
wire [0:0] SMADDR_RNISRVJ_Y;
wire [1:1] SMADDR_RNISITU_S;
wire [1:1] SMADDR_RNISITU_Y;
wire [2:2] SMADDR_RNITAR91_S;
wire [2:2] SMADDR_RNITAR91_Y;
wire [3:3] SMADDR_RNIV3PK1_S;
wire [3:3] SMADDR_RNIV3PK1_Y;
wire [4:4] SMADDR_RNI2UMV1_S;
wire [4:4] SMADDR_RNI2UMV1_Y;
wire [6:6] RAMWDATA_RNO_FCO;
wire [6:6] RAMWDATA_RNO_S;
wire [6:6] RAMWDATA_RNO_Y;
wire [5:5] SMADDR_RNI6PKA2_S;
wire [5:5] SMADDR_RNI6PKA2_Y;
wire [5:0] SMADDR_cry;
wire [0:0] SMADDR_RNIB3932_Y;
wire [1:1] SMADDR_RNI62DK3_Y;
wire [2:2] SMADDR_13_RNIUSRO4_Y;
wire [2:2] SMADDR_13;
wire [3:3] SMADDR_RNIV10A6_Y;
wire [4:4] SMADDR_RNI3A4R7_Y;
wire [6:6] SMADDR_RNO_FCO;
wire [6:6] SMADDR_RNO_Y;
wire [5:5] SMADDR_RNIAL8C9_Y;
wire [15:1] un1_ACCUMULATOR0;
wire [15:2] RAMRDATA_Z;
wire [9:0] INSTR_DATA;
wire [2:2] INSTR_SCMD_Z;
wire [35:35] INS_0_dreg_fast;
wire [13:9] ACCUM_NEXT_m1_1_0_co1;
wire [13:9] ACCUM_NEXT_m1_1_0_wmux_0_S;
wire [15:0] ACCUM_NEXT_m1;
wire [0:0] msel_1;
wire [9:9] ALUOUT_4_xx;
wire [9:9] ALUOUT_4_yy;
wire [13:9] ACCUM_NEXT_m1_1_0_y0;
wire [13:9] ACCUM_NEXT_m1_1_0_co0;
wire [13:9] ACCUM_NEXT_m1_1_0_wmux_S;
wire [9:9] ALUOUT_3_xx;
wire [9:9] ALUOUT_3_yy;
wire [13:13] ALUOUT_4_0_x2_xx;
wire [13:13] ALUOUT_4_0_x2_yy;
wire [11:11] ACCUM_NEXT_d_1_0;
wire [15:11] ACCUM_NEXT_d;
wire [11:10] ACCUM_NEXT_m1_2_1_0_1;
wire [11:10] ACCUM_NEXT_m1_2_1_0;
wire [6:1] RD_r0c1;
wire [6:1] RD_r1c1;
wire [14:8] ACCUM_NEXT_1_0;
wire [11:0] ACCUM_NEXT_m2;
wire [8:8] ACCUM_NEXT_d_0_1;
wire [14:10] ACCUM_NEXT_1_1;
wire [14:0] ACCUM_NEXT_1;
wire [14:0] ACCUM_NEXT_m0;
wire [2:0] INSTR_CMD;
wire [9:0] ACCUM_NEXT_m5;
wire [11:1] ACCUM_NEXT_m4;
wire [15:12] ACCUM_NEXT_m6_d;
wire [0:0] ACCUM_NEXT_m6_1;
wire [15:0] ACCUM_IN;
wire [8:8] ACCUM_NEXT_d_1;
wire [8:8] ALUOUT_2;
wire [10:10] ACCUM_NEXT_RNO;
wire [9:9] ACCUM_NEXT_m4_d_1_0;
wire [9:9] ACCUM_NEXT_m4_d;
wire [9:9] ACCUM_NEXT_m4_d_1;
wire [8:8] ACCUM_NEXT_m2_1;
wire [15:15] ACCUM_NEXT_d_d_1_0;
wire [15:15] ACCUM_NEXT_d_d;
wire [15:12] ACCUM_NEXT_m6_d_1;
wire [14:14] ACCUM_NEXT_m6_d_1_1;
wire [0:0] ACCUM_NEXT_m5_1_0;
wire [0:0] msel_1_i;
wire [6:0] RAMWDATA;
wire [7:4] RAMADDR;
wire [0:0] RAMADDR_i_m4;
wire RSTSYNC2_Z ;
wire GND ;
wire VCC ;
wire un1_stbaccum_Z ;
wire ISR_ACCUM_NEG_Z ;
wire un4_isr_Z ;
wire DOJMP_Z ;
wire un1_ICYCLE_8_i ;
wire ISR_Z ;
wire un1_DOISR_0_sqmuxa_0_Z ;
wire DOISR_Z ;
wire N_24 ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire un1_isr_Z ;
wire ISR_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_rep1_Z ;
wire STD_ACCUM_NEG_Z ;
wire N_61_i ;
wire ICYCLE_1_sqmuxa ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_Z ;
wire STBFLAG_5 ;
wire STBRAM_Z ;
wire STBRAM_7 ;
wire RSTSYNC1_Z ;
wire N_11_i ;
wire un1_SMADDR_cry_0_cy ;
wire DOISR_RNIT529_S ;
wire DOISR_RNIT529_Y ;
wire un1_SMADDR_cry_0 ;
wire un1_SMADDR_cry_1 ;
wire un1_SMADDR_cry_2 ;
wire un1_SMADDR_cry_3 ;
wire un1_SMADDR_cry_4 ;
wire un1_SMADDR_cry_5 ;
wire SMADDR_cry_cy ;
wire DOJMP_RNIJ75I_S ;
wire DOJMP_RNIJ75I_Y ;
wire un1_ACCUMULATOR_m_cry_0 ;
wire un1_ACCUMULATOR_m_cry_0_0_S ;
wire un1_ACCUMULATOR_m_cry_0_0_Y ;
wire N_52_i ;
wire un1_ACCUMULATOR_0_cry_0_Y ;
wire un1_ACCUMULATOR_m_cry_1 ;
wire un1_ACCUMULATOR_m_cry_1_0_S ;
wire un1_ACCUMULATOR_m_cry_1_0_Y ;
wire N_52_i_fast ;
wire un1_ACCUMULATOR_m_cry_2 ;
wire un1_ACCUMULATOR_m_cry_2_0_S ;
wire un1_ACCUMULATOR_m_cry_2_0_Y ;
wire un1_ACCUMULATOR_m_cry_3 ;
wire un1_ACCUMULATOR_m_cry_3_0_S ;
wire un1_ACCUMULATOR_m_cry_3_0_Y ;
wire un1_ACCUMULATOR_m_cry_4 ;
wire un1_ACCUMULATOR_m_cry_4_0_S ;
wire un1_ACCUMULATOR_m_cry_4_0_Y ;
wire un1_ACCUMULATOR_m_cry_5 ;
wire un1_ACCUMULATOR_m_cry_5_0_S ;
wire un1_ACCUMULATOR_m_cry_5_0_Y ;
wire un1_ACCUMULATOR_m_cry_6 ;
wire un1_ACCUMULATOR_m_cry_6_0_S ;
wire un1_ACCUMULATOR_m_cry_6_0_Y ;
wire un1_ACCUMULATOR_m_cry_7 ;
wire un1_ACCUMULATOR_m_cry_7_0_S ;
wire un1_ACCUMULATOR_m_cry_7_0_Y ;
wire un1_ACCUMULATOR_m_cry_8 ;
wire un1_ACCUMULATOR_m_cry_8_0_S ;
wire un1_ACCUMULATOR_m_cry_8_0_Y ;
wire un1_ACCUMULATOR_m_cry_9 ;
wire un1_ACCUMULATOR_m_cry_9_0_S ;
wire un1_ACCUMULATOR_m_cry_9_0_Y ;
wire un1_ACCUMULATOR_m_cry_10 ;
wire un1_ACCUMULATOR_m_cry_10_0_S ;
wire un1_ACCUMULATOR_m_cry_10_0_Y ;
wire un1_ACCUMULATOR_m_cry_11 ;
wire un1_ACCUMULATOR_m_cry_11_0_S ;
wire un1_ACCUMULATOR_m_cry_11_0_Y ;
wire un1_ACCUMULATOR_m_cry_12 ;
wire un1_ACCUMULATOR_m_cry_12_0_S ;
wire un1_ACCUMULATOR_m_cry_12_0_Y ;
wire un1_ACCUMULATOR_m_cry_13 ;
wire un1_ACCUMULATOR_m_cry_13_0_S ;
wire un1_ACCUMULATOR_m_cry_13_0_Y ;
wire un1_ACCUMULATOR_m_s_15_FCO ;
wire un1_ACCUMULATOR_m_s_15_S ;
wire un1_ACCUMULATOR_m_s_15_Y ;
wire un1_ACCUMULATOR_m_cry_14 ;
wire un1_ACCUMULATOR_m_cry_14_0_S ;
wire un1_ACCUMULATOR_m_cry_14_0_Y ;
wire un1_ACCUMULATOR_0_cry_0_Z ;
wire un1_ACCUMULATOR_0_cry_0_S ;
wire un1_ACCUMULATOR_0_cry_1 ;
wire un1_ACCUMULATOR_0_cry_1_0_Y ;
wire un1_ACCUMULATOR_0_cry_2 ;
wire un1_ACCUMULATOR_0_cry_2_0_Y ;
wire un1_ACCUMULATOR_0_cry_3 ;
wire un1_ACCUMULATOR_0_cry_3_0_Y ;
wire un1_ACCUMULATOR_0_cry_4 ;
wire un1_ACCUMULATOR_0_cry_4_0_Y ;
wire un1_ACCUMULATOR_0_cry_5 ;
wire un1_ACCUMULATOR_0_cry_5_0_Y ;
wire un1_ACCUMULATOR_0_cry_6_Z ;
wire un1_ACCUMULATOR_0_cry_6_Y ;
wire un1_ACCUMULATOR_0_cry_7 ;
wire un1_ACCUMULATOR_0_cry_7_0_Y ;
wire un1_ACCUMULATOR_0_cry_8 ;
wire un1_ACCUMULATOR_0_cry_8_0_Y ;
wire un1_ACCUMULATOR_0_cry_9 ;
wire un1_ACCUMULATOR_0_cry_9_0_Y ;
wire un1_ACCUMULATOR_0_cry_10 ;
wire un1_ACCUMULATOR_0_cry_10_0_Y ;
wire un1_ACCUMULATOR_0_cry_11 ;
wire un1_ACCUMULATOR_0_cry_11_0_Y ;
wire un1_ACCUMULATOR_0_cry_12 ;
wire un1_ACCUMULATOR_0_cry_12_0_Y ;
wire un1_ACCUMULATOR_0_cry_13 ;
wire un1_ACCUMULATOR_0_cry_13_0_Y ;
wire un1_ACCUMULATOR_0_s_15_FCO ;
wire un1_ACCUMULATOR_0_s_15_Y ;
wire un1_ACCUMULATOR_0_cry_14 ;
wire un1_ACCUMULATOR_0_cry_14_0_Y ;
wire N_52 ;
wire N_610_i_0 ;
wire N_611_i_0 ;
wire N_52_rep1 ;
wire N_19_i ;
wire N_101_1 ;
wire ALUOUT_6_sqmuxa ;
wire ACCUM_NEXT_m3s2_Z ;
wire ADDR7_q ;
wire N_52_fast ;
wire ACCUM_NEXT_sm4 ;
wire ALUOUT_1_sqmuxa_Z ;
wire ALUOUT_1_sqmuxa_1_Z ;
wire ACCUM_N_3_mux_1 ;
wire ACCUM_NEXT_m1_2_N_2L1_Z ;
wire ACCUM_N_3_mux_0_i ;
wire N_52_i_1 ;
wire ACCUM_NEXT_m6s2_1_Z ;
wire N_49 ;
wire un1_std_accum_zero_N_4L5_1_Z ;
wire un1_std_accum_zero_1_0 ;
wire un1_std_accum_zero_N_2L1_Z ;
wire un1_std_accum_zero_N_3L3_Z ;
wire un1_std_accum_zero_1 ;
wire N_52_rep2 ;
wire ACCUM_NEXT_d_6_Z ;
wire ACCUM_NEXT_m6_d_6_Z ;
wire ACCUM_NEXT_m6_d_10_Z ;
wire ACCUM_NEXT_m6_d_14_Z ;
wire d_m2_2 ;
wire d_m2_1_0 ;
wire N_51 ;
wire SHIFTMSB ;
wire N_138_i ;
wire N_82_1 ;
wire N_15 ;
wire ACCUM_ZERO_Z ;
wire USE_ACC_1_Z ;
wire un1_DOISR_0_sqmuxa_0_a2_1_Z ;
wire SMADDR_3_sqmuxa_0_a2_2_Z ;
wire un3_pready_m_i ;
wire N_73 ;
wire un1_initdone_i ;
wire N_79 ;
wire flagvalue_3 ;
wire N_60 ;
wire N_111 ;
wire un9_flagvalue ;
wire un1_ICYCLE_8_0_0_Z ;
wire N_105 ;
wire SHIFTLSB ;
wire N_113 ;
wire STBFLAG_5_d1 ;
wire N_80 ;
wire N_78 ;
wire N_44 ;
wire N_53 ;
wire N_42 ;
wire N_102 ;
wire N_83 ;
wire N_106 ;
wire STKPTR_2_sqmuxa ;
wire N_29 ;
wire N_27 ;
wire N_25 ;
wire un1_DOISR_0_sqmuxa_1 ;
wire N_17 ;
wire N_22 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53_0 ;
wire N_133 ;
wire N_132 ;
wire N_131 ;
wire N_130 ;
wire N_129 ;
wire N_128_0 ;
wire N_127 ;
wire N_126 ;
wire N_1787 ;
wire N_1788 ;
wire N_1789 ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(COREABC_C0_0_PRESETN),
	.A(RSTSYNC2_Z)
);
  CFG1 \ICYCLE_RNIT3Q1[0]  (
	.A(ICYCLE[0]),
	.Y(ICYCLE_i[0])
);
defparam \ICYCLE_RNIT3Q1[0] .INIT=2'h1;
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
// @32:869
  SLE \STKPTR[0]  (
	.Q(STKPTR[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[1]  (
	.Q(STKPTR[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[2]  (
	.Q(STKPTR[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[3]  (
	.Q(STKPTR[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[13]  (
	.Q(ACCUMULATOR[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[13]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[14]  (
	.Q(ACCUMULATOR[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[14]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[15]  (
	.Q(ACCUMULATOR[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[15]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[8]  (
	.Q(ACCUMULATOR[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[8]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[9]  (
	.Q(ACCUMULATOR[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[9]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[10]  (
	.Q(ACCUMULATOR[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[10]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[11]  (
	.Q(ACCUMULATOR[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[11]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[12]  (
	.Q(ACCUMULATOR[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[12]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_NEG (
	.Q(ISR_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[15]),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(un1_ICYCLE_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE ISR (
	.Q(ISR_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_DOISR_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOISR (
	.Q(DOISR_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(N_24),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_ZERO (
	.Q(ISR_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_rep1_Z),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[15]),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_61_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_Z),
	.ADn(VCC),
	.ALn(AND4_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(AND4_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[0]  (
	.Q(SMADDR[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[0]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[1]  (
	.Q(SMADDR[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[1]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[2]  (
	.Q(SMADDR[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[2]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[3]  (
	.Q(SMADDR[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[3]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[4]  (
	.Q(SMADDR[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[4]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[5]  (
	.Q(SMADDR[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[5]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[6]  (
	.Q(SMADDR[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[6]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:907
  ARI1 DOISR_RNIT529 (
	.FCO(un1_SMADDR_cry_0_cy),
	.S(DOISR_RNIT529_S),
	.Y(DOISR_RNIT529_Y),
	.B(DOISR_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOISR_RNIT529.INIT=20'h45500;
// @32:907
  ARI1 \SMADDR_RNISRVJ[0]  (
	.FCO(un1_SMADDR_cry_0),
	.S(SMADDR_RNISRVJ_S[0]),
	.Y(SMADDR_RNISRVJ_Y[0]),
	.B(SMADDR[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_0_cy)
);
defparam \SMADDR_RNISRVJ[0] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNISITU[1]  (
	.FCO(un1_SMADDR_cry_1),
	.S(SMADDR_RNISITU_S[1]),
	.Y(SMADDR_RNISITU_Y[1]),
	.B(SMADDR[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_0)
);
defparam \SMADDR_RNISITU[1] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNITAR91[2]  (
	.FCO(un1_SMADDR_cry_2),
	.S(SMADDR_RNITAR91_S[2]),
	.Y(SMADDR_RNITAR91_Y[2]),
	.B(SMADDR[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_1)
);
defparam \SMADDR_RNITAR91[2] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNIV3PK1[3]  (
	.FCO(un1_SMADDR_cry_3),
	.S(SMADDR_RNIV3PK1_S[3]),
	.Y(SMADDR_RNIV3PK1_Y[3]),
	.B(SMADDR[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_2)
);
defparam \SMADDR_RNIV3PK1[3] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNI2UMV1[4]  (
	.FCO(un1_SMADDR_cry_4),
	.S(SMADDR_RNI2UMV1_S[4]),
	.Y(SMADDR_RNI2UMV1_Y[4]),
	.B(SMADDR[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_3)
);
defparam \SMADDR_RNI2UMV1[4] .INIT=20'h4AA00;
// @32:907
  ARI1 \RAMWDATA_RNO[6]  (
	.FCO(RAMWDATA_RNO_FCO[6]),
	.S(RAMWDATA_RNO_S[6]),
	.Y(RAMWDATA_RNO_Y[6]),
	.B(SMADDR[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_5)
);
defparam \RAMWDATA_RNO[6] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNI6PKA2[5]  (
	.FCO(un1_SMADDR_cry_5),
	.S(SMADDR_RNI6PKA2_S[5]),
	.Y(SMADDR_RNI6PKA2_Y[5]),
	.B(SMADDR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_4)
);
defparam \SMADDR_RNI6PKA2[5] .INIT=20'h4AA00;
// @32:1018
  ARI1 DOJMP_RNIJ75I (
	.FCO(SMADDR_cry_cy),
	.S(DOJMP_RNIJ75I_S),
	.Y(DOJMP_RNIJ75I_Y),
	.B(DOISR_Z),
	.C(DOJMP_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOJMP_RNIJ75I.INIT=20'h41100;
// @32:1018
  ARI1 \SMADDR_RNIB3932[0]  (
	.FCO(SMADDR_cry[0]),
	.S(SMADDR_s[0]),
	.Y(SMADDR_RNIB3932_Y[0]),
	.B(SMADDR[0]),
	.C(N_64_0_i),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry_cy)
);
defparam \SMADDR_RNIB3932[0] .INIT=20'h4AC00;
// @32:1018
  ARI1 \SMADDR_RNI62DK3[1]  (
	.FCO(SMADDR_cry[1]),
	.S(SMADDR_s[1]),
	.Y(SMADDR_RNI62DK3_Y[1]),
	.B(SMADDR[1]),
	.C(DOJMP_RNIJ75I_Y),
	.D(N_176_i),
	.A(VCC),
	.FCI(SMADDR_cry[0])
);
defparam \SMADDR_RNI62DK3[1] .INIT=20'h4B800;
// @32:1018
  ARI1 \SMADDR_13_RNIUSRO4[2]  (
	.FCO(SMADDR_cry[2]),
	.S(SMADDR_s[2]),
	.Y(SMADDR_13_RNIUSRO4_Y[2]),
	.B(SMADDR[2]),
	.C(SMADDR_13[2]),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry[1])
);
defparam \SMADDR_13_RNIUSRO4[2] .INIT=20'h4AC00;
// @32:1018
  ARI1 \SMADDR_RNIV10A6[3]  (
	.FCO(SMADDR_cry[3]),
	.S(SMADDR_s[3]),
	.Y(SMADDR_RNIV10A6_Y[3]),
	.B(SMADDR[3]),
	.C(DOJMP_RNIJ75I_Y),
	.D(N_76_0_i),
	.A(VCC),
	.FCI(SMADDR_cry[2])
);
defparam \SMADDR_RNIV10A6[3] .INIT=20'h4B800;
// @32:1018
  ARI1 \SMADDR_RNI3A4R7[4]  (
	.FCO(SMADDR_cry[4]),
	.S(SMADDR_s[4]),
	.Y(SMADDR_RNI3A4R7_Y[4]),
	.B(SMADDR[4]),
	.C(DOJMP_RNIJ75I_Y),
	.D(N_73_0_i),
	.A(VCC),
	.FCI(SMADDR_cry[3])
);
defparam \SMADDR_RNI3A4R7[4] .INIT=20'h4B800;
// @32:1018
  ARI1 \SMADDR_RNO[6]  (
	.FCO(SMADDR_RNO_FCO[6]),
	.S(SMADDR_s[6]),
	.Y(SMADDR_RNO_Y[6]),
	.B(SMADDR[6]),
	.C(N_67_0_i),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry[5])
);
defparam \SMADDR_RNO[6] .INIT=20'h4AC00;
// @32:1018
  ARI1 \SMADDR_RNIAL8C9[5]  (
	.FCO(SMADDR_cry[5]),
	.S(SMADDR_s[5]),
	.Y(SMADDR_RNIAL8C9_Y[5]),
	.B(SMADDR[5]),
	.C(N_70_0_i),
	.D(DOJMP_RNIJ75I_Y),
	.A(VCC),
	.FCI(SMADDR_cry[4])
);
defparam \SMADDR_RNIAL8C9[5] .INIT=20'h4AC00;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_0_0 (
	.FCO(un1_ACCUMULATOR_m_cry_0),
	.S(un1_ACCUMULATOR_m_cry_0_0_S),
	.Y(un1_ACCUMULATOR_m_cry_0_0_Y),
	.B(ACCUMULATOR[0]),
	.C(N_52_i),
	.D(un1_ACCUMULATOR_0_cry_0_Y),
	.A(RAMRDATA[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_m_cry_0_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_1_0 (
	.FCO(un1_ACCUMULATOR_m_cry_1),
	.S(un1_ACCUMULATOR_m_cry_1_0_S),
	.Y(un1_ACCUMULATOR_m_cry_1_0_Y),
	.B(ACCUMULATOR[1]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[1]),
	.A(RAMRDATA[1]),
	.FCI(un1_ACCUMULATOR_m_cry_0)
);
defparam un1_ACCUMULATOR_m_cry_1_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_2_0 (
	.FCO(un1_ACCUMULATOR_m_cry_2),
	.S(un1_ACCUMULATOR_m_cry_2_0_S),
	.Y(un1_ACCUMULATOR_m_cry_2_0_Y),
	.B(ACCUMULATOR[2]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[2]),
	.A(RAMRDATA_Z[2]),
	.FCI(un1_ACCUMULATOR_m_cry_1)
);
defparam un1_ACCUMULATOR_m_cry_2_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_3_0 (
	.FCO(un1_ACCUMULATOR_m_cry_3),
	.S(un1_ACCUMULATOR_m_cry_3_0_S),
	.Y(un1_ACCUMULATOR_m_cry_3_0_Y),
	.B(ACCUMULATOR[3]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[3]),
	.A(RAMRDATA[3]),
	.FCI(un1_ACCUMULATOR_m_cry_2)
);
defparam un1_ACCUMULATOR_m_cry_3_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_4_0 (
	.FCO(un1_ACCUMULATOR_m_cry_4),
	.S(un1_ACCUMULATOR_m_cry_4_0_S),
	.Y(un1_ACCUMULATOR_m_cry_4_0_Y),
	.B(ACCUMULATOR[4]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[4]),
	.A(RAMRDATA[4]),
	.FCI(un1_ACCUMULATOR_m_cry_3)
);
defparam un1_ACCUMULATOR_m_cry_4_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_5_0 (
	.FCO(un1_ACCUMULATOR_m_cry_5),
	.S(un1_ACCUMULATOR_m_cry_5_0_S),
	.Y(un1_ACCUMULATOR_m_cry_5_0_Y),
	.B(ACCUMULATOR[5]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[5]),
	.A(RAMRDATA[5]),
	.FCI(un1_ACCUMULATOR_m_cry_4)
);
defparam un1_ACCUMULATOR_m_cry_5_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_6_0 (
	.FCO(un1_ACCUMULATOR_m_cry_6),
	.S(un1_ACCUMULATOR_m_cry_6_0_S),
	.Y(un1_ACCUMULATOR_m_cry_6_0_Y),
	.B(ACCUMULATOR[6]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[6]),
	.A(RAMRDATA[6]),
	.FCI(un1_ACCUMULATOR_m_cry_5)
);
defparam un1_ACCUMULATOR_m_cry_6_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_7_0 (
	.FCO(un1_ACCUMULATOR_m_cry_7),
	.S(un1_ACCUMULATOR_m_cry_7_0_S),
	.Y(un1_ACCUMULATOR_m_cry_7_0_Y),
	.B(ACCUMULATOR[7]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[7]),
	.A(RAMRDATA_Z[7]),
	.FCI(un1_ACCUMULATOR_m_cry_6)
);
defparam un1_ACCUMULATOR_m_cry_7_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_8_0 (
	.FCO(un1_ACCUMULATOR_m_cry_8),
	.S(un1_ACCUMULATOR_m_cry_8_0_S),
	.Y(un1_ACCUMULATOR_m_cry_8_0_Y),
	.B(ACCUMULATOR[8]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[8]),
	.A(RAMRDATA_Z[8]),
	.FCI(un1_ACCUMULATOR_m_cry_7)
);
defparam un1_ACCUMULATOR_m_cry_8_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_9_0 (
	.FCO(un1_ACCUMULATOR_m_cry_9),
	.S(un1_ACCUMULATOR_m_cry_9_0_S),
	.Y(un1_ACCUMULATOR_m_cry_9_0_Y),
	.B(ACCUMULATOR[9]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[9]),
	.A(RAMRDATA_Z[9]),
	.FCI(un1_ACCUMULATOR_m_cry_8)
);
defparam un1_ACCUMULATOR_m_cry_9_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_10_0 (
	.FCO(un1_ACCUMULATOR_m_cry_10),
	.S(un1_ACCUMULATOR_m_cry_10_0_S),
	.Y(un1_ACCUMULATOR_m_cry_10_0_Y),
	.B(ACCUMULATOR[10]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[10]),
	.A(RAMRDATA_Z[10]),
	.FCI(un1_ACCUMULATOR_m_cry_9)
);
defparam un1_ACCUMULATOR_m_cry_10_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_11_0 (
	.FCO(un1_ACCUMULATOR_m_cry_11),
	.S(un1_ACCUMULATOR_m_cry_11_0_S),
	.Y(un1_ACCUMULATOR_m_cry_11_0_Y),
	.B(ACCUMULATOR[11]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[11]),
	.A(RAMRDATA_Z[11]),
	.FCI(un1_ACCUMULATOR_m_cry_10)
);
defparam un1_ACCUMULATOR_m_cry_11_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_12_0 (
	.FCO(un1_ACCUMULATOR_m_cry_12),
	.S(un1_ACCUMULATOR_m_cry_12_0_S),
	.Y(un1_ACCUMULATOR_m_cry_12_0_Y),
	.B(ACCUMULATOR[12]),
	.C(N_52_i_fast),
	.D(un1_ACCUMULATOR0[12]),
	.A(RAMRDATA_Z[12]),
	.FCI(un1_ACCUMULATOR_m_cry_11)
);
defparam un1_ACCUMULATOR_m_cry_12_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_13_0 (
	.FCO(un1_ACCUMULATOR_m_cry_13),
	.S(un1_ACCUMULATOR_m_cry_13_0_S),
	.Y(un1_ACCUMULATOR_m_cry_13_0_Y),
	.B(ACCUMULATOR[13]),
	.C(N_52_i),
	.D(un1_ACCUMULATOR0[13]),
	.A(RAMRDATA_Z[13]),
	.FCI(un1_ACCUMULATOR_m_cry_12)
);
defparam un1_ACCUMULATOR_m_cry_13_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_m_s_15 (
	.FCO(un1_ACCUMULATOR_m_s_15_FCO),
	.S(un1_ACCUMULATOR_m_s_15_S),
	.Y(un1_ACCUMULATOR_m_s_15_Y),
	.B(ACCUMULATOR[15]),
	.C(RAMRDATA_Z[15]),
	.D(un1_ACCUMULATOR0[15]),
	.A(N_52_i),
	.FCI(un1_ACCUMULATOR_m_cry_14)
);
defparam un1_ACCUMULATOR_m_s_15.INIT=20'h466F0;
// @32:672
  ARI1 un1_ACCUMULATOR_m_cry_14_0 (
	.FCO(un1_ACCUMULATOR_m_cry_14),
	.S(un1_ACCUMULATOR_m_cry_14_0_S),
	.Y(un1_ACCUMULATOR_m_cry_14_0_Y),
	.B(ACCUMULATOR[14]),
	.C(N_52_i),
	.D(un1_ACCUMULATOR0[14]),
	.A(RAMRDATA_Z[14]),
	.FCI(un1_ACCUMULATOR_m_cry_13)
);
defparam un1_ACCUMULATOR_m_cry_14_0.INIT=20'h574B8;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_0 (
	.FCO(un1_ACCUMULATOR_0_cry_0_Z),
	.S(un1_ACCUMULATOR_0_cry_0_S),
	.Y(un1_ACCUMULATOR_0_cry_0_Y),
	.B(INSTR_DATA[0]),
	.C(INSTR_SCMD_Z[2]),
	.D(GND),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_0_cry_0.INIT=20'h544BB;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_1_0 (
	.FCO(un1_ACCUMULATOR_0_cry_1),
	.S(un1_ACCUMULATOR0[1]),
	.Y(un1_ACCUMULATOR_0_cry_1_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[1]),
	.D(GND),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_0_cry_1_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_2_0 (
	.FCO(un1_ACCUMULATOR_0_cry_2),
	.S(un1_ACCUMULATOR0[2]),
	.Y(un1_ACCUMULATOR_0_cry_2_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[2]),
	.D(GND),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_0_cry_1)
);
defparam un1_ACCUMULATOR_0_cry_2_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_3_0 (
	.FCO(un1_ACCUMULATOR_0_cry_3),
	.S(un1_ACCUMULATOR0[3]),
	.Y(un1_ACCUMULATOR_0_cry_3_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[3]),
	.D(GND),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_0_cry_2)
);
defparam un1_ACCUMULATOR_0_cry_3_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_4_0 (
	.FCO(un1_ACCUMULATOR_0_cry_4),
	.S(un1_ACCUMULATOR0[4]),
	.Y(un1_ACCUMULATOR_0_cry_4_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[4]),
	.D(GND),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_0_cry_3)
);
defparam un1_ACCUMULATOR_0_cry_4_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_5_0 (
	.FCO(un1_ACCUMULATOR_0_cry_5),
	.S(un1_ACCUMULATOR0[5]),
	.Y(un1_ACCUMULATOR_0_cry_5_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[5]),
	.D(GND),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_0_cry_4)
);
defparam un1_ACCUMULATOR_0_cry_5_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_6 (
	.FCO(un1_ACCUMULATOR_0_cry_6_Z),
	.S(un1_ACCUMULATOR0[6]),
	.Y(un1_ACCUMULATOR_0_cry_6_Y),
	.B(INSTR_DATA[6]),
	.C(INSTR_SCMD_Z[2]),
	.D(GND),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_0_cry_5)
);
defparam un1_ACCUMULATOR_0_cry_6.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_7_0 (
	.FCO(un1_ACCUMULATOR_0_cry_7),
	.S(un1_ACCUMULATOR0[7]),
	.Y(un1_ACCUMULATOR_0_cry_7_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[7]),
	.D(GND),
	.A(ACCUMULATOR[7]),
	.FCI(un1_ACCUMULATOR_0_cry_6_Z)
);
defparam un1_ACCUMULATOR_0_cry_7_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_8_0 (
	.FCO(un1_ACCUMULATOR_0_cry_8),
	.S(un1_ACCUMULATOR0[8]),
	.Y(un1_ACCUMULATOR_0_cry_8_0_Y),
	.B(ACCUMULATOR[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_7)
);
defparam un1_ACCUMULATOR_0_cry_8_0.INIT=20'h4AA00;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_9_0 (
	.FCO(un1_ACCUMULATOR_0_cry_9),
	.S(un1_ACCUMULATOR0[9]),
	.Y(un1_ACCUMULATOR_0_cry_9_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INS_0_dreg_fast[35]),
	.D(GND),
	.A(ACCUMULATOR[9]),
	.FCI(un1_ACCUMULATOR_0_cry_8)
);
defparam un1_ACCUMULATOR_0_cry_9_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_10_0 (
	.FCO(un1_ACCUMULATOR_0_cry_10),
	.S(un1_ACCUMULATOR0[10]),
	.Y(un1_ACCUMULATOR_0_cry_10_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INS_0_dreg_fast[35]),
	.D(GND),
	.A(ACCUMULATOR[10]),
	.FCI(un1_ACCUMULATOR_0_cry_9)
);
defparam un1_ACCUMULATOR_0_cry_10_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_11_0 (
	.FCO(un1_ACCUMULATOR_0_cry_11),
	.S(un1_ACCUMULATOR0[11]),
	.Y(un1_ACCUMULATOR_0_cry_11_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INS_0_dreg_fast[35]),
	.D(GND),
	.A(ACCUMULATOR[11]),
	.FCI(un1_ACCUMULATOR_0_cry_10)
);
defparam un1_ACCUMULATOR_0_cry_11_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_12_0 (
	.FCO(un1_ACCUMULATOR_0_cry_12),
	.S(un1_ACCUMULATOR0[12]),
	.Y(un1_ACCUMULATOR_0_cry_12_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INS_0_dreg_fast[35]),
	.D(GND),
	.A(ACCUMULATOR[12]),
	.FCI(un1_ACCUMULATOR_0_cry_11)
);
defparam un1_ACCUMULATOR_0_cry_12_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_13_0 (
	.FCO(un1_ACCUMULATOR_0_cry_13),
	.S(un1_ACCUMULATOR0[13]),
	.Y(un1_ACCUMULATOR_0_cry_13_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INS_0_dreg_fast[35]),
	.D(GND),
	.A(ACCUMULATOR[13]),
	.FCI(un1_ACCUMULATOR_0_cry_12)
);
defparam un1_ACCUMULATOR_0_cry_13_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_s_15 (
	.FCO(un1_ACCUMULATOR_0_s_15_FCO),
	.S(un1_ACCUMULATOR0[15]),
	.Y(un1_ACCUMULATOR_0_s_15_Y),
	.B(ACCUMULATOR[15]),
	.C(INSTR_SCMD_Z[2]),
	.D(INS_0_dreg_fast[35]),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_14)
);
defparam un1_ACCUMULATOR_0_s_15.INIT=20'h46A00;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_14_0 (
	.FCO(un1_ACCUMULATOR_0_cry_14),
	.S(un1_ACCUMULATOR0[14]),
	.Y(un1_ACCUMULATOR_0_cry_14_0_Y),
	.B(ACCUMULATOR[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_13)
);
defparam un1_ACCUMULATOR_0_cry_14_0.INIT=20'h4AA00;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux_0[9]  (
	.FCO(ACCUM_NEXT_m1_1_0_co1[9]),
	.S(ACCUM_NEXT_m1_1_0_wmux_0_S[9]),
	.Y(ACCUM_NEXT_m1[9]),
	.B(msel_1[0]),
	.C(ALUOUT_4_xx[9]),
	.D(ALUOUT_4_yy[9]),
	.A(ACCUM_NEXT_m1_1_0_y0[9]),
	.FCI(ACCUM_NEXT_m1_1_0_co0[9])
);
defparam \ACCUM_NEXT_m1_1_0_wmux_0[9] .INIT=20'h0F588;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux[9]  (
	.FCO(ACCUM_NEXT_m1_1_0_co0[9]),
	.S(ACCUM_NEXT_m1_1_0_wmux_S[9]),
	.Y(ACCUM_NEXT_m1_1_0_y0[9]),
	.B(msel_1[0]),
	.C(ALUOUT_3_xx[9]),
	.D(ALUOUT_3_yy[9]),
	.A(N_52),
	.FCI(VCC)
);
defparam \ACCUM_NEXT_m1_1_0_wmux[9] .INIT=20'h0FA44;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux_0[13]  (
	.FCO(ACCUM_NEXT_m1_1_0_co1[13]),
	.S(ACCUM_NEXT_m1_1_0_wmux_0_S[13]),
	.Y(ACCUM_NEXT_m1[13]),
	.B(msel_1[0]),
	.C(ALUOUT_4_0_x2_xx[13]),
	.D(ALUOUT_4_0_x2_yy[13]),
	.A(ACCUM_NEXT_m1_1_0_y0[13]),
	.FCI(ACCUM_NEXT_m1_1_0_co0[13])
);
defparam \ACCUM_NEXT_m1_1_0_wmux_0[13] .INIT=20'h0F588;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux[13]  (
	.FCO(ACCUM_NEXT_m1_1_0_co0[13]),
	.S(ACCUM_NEXT_m1_1_0_wmux_S[13]),
	.Y(ACCUM_NEXT_m1_1_0_y0[13]),
	.B(msel_1[0]),
	.C(N_610_i_0),
	.D(N_611_i_0),
	.A(N_52_rep1),
	.FCI(VCC)
);
defparam \ACCUM_NEXT_m1_1_0_wmux[13] .INIT=20'h0FA44;
// @32:907
  CFG4 \STKPTR_11_0_x4[3]  (
	.A(STKPTR[3]),
	.B(STKPTR[2]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(N_19_i)
);
defparam \STKPTR_11_0_x4[3] .INIT=16'h9555;
// @32:672
  CFG4 \ACCUM_NEXT_d[11]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_d_1_0[11]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[11]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_d[11])
);
defparam \ACCUM_NEXT_d[11] .INIT=16'hB333;
// @32:672
  CFG4 \ACCUM_NEXT_d_1_0[11]  (
	.A(ACCUMULATOR[12]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_11_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_d_1_0[11])
);
defparam \ACCUM_NEXT_d_1_0[11] .INIT=16'h7707;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2_1_0[11]  (
	.A(ACCUMULATOR[11]),
	.B(ACCUM_NEXT_m1_2_1_0_1[11]),
	.C(msel_1[0]),
	.D(N_52_rep1),
	.Y(ACCUM_NEXT_m1_2_1_0[11])
);
defparam \ACCUM_NEXT_m1_2_1_0[11] .INIT=16'h0F64;
// @32:672
  CFG3 \ACCUM_NEXT_m1_2_1_0_1[11]  (
	.A(RD_r0c1[3]),
	.B(ADDR7_q),
	.C(RD_r1c1[3]),
	.Y(ACCUM_NEXT_m1_2_1_0_1[11])
);
defparam \ACCUM_NEXT_m1_2_1_0_1[11] .INIT=8'h1D;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2[11]  (
	.A(INSTR_DATA[9]),
	.B(ACCUMULATOR[11]),
	.C(ACCUM_NEXT_m1_2_1_0[11]),
	.D(N_52_rep1),
	.Y(ACCUM_NEXT_m1[11])
);
defparam \ACCUM_NEXT_m1_2[11] .INIT=16'hE60F;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2_1_0[10]  (
	.A(ACCUM_NEXT_m1_2_1_0_1[10]),
	.B(ACCUMULATOR[10]),
	.C(msel_1[0]),
	.D(N_52_fast),
	.Y(ACCUM_NEXT_m1_2_1_0[10])
);
defparam \ACCUM_NEXT_m1_2_1_0[10] .INIT=16'h0F62;
// @32:672
  CFG3 \ACCUM_NEXT_m1_2_1_0_1[10]  (
	.A(RD_r0c1[2]),
	.B(ADDR7_q),
	.C(RD_r1c1[2]),
	.Y(ACCUM_NEXT_m1_2_1_0_1[10])
);
defparam \ACCUM_NEXT_m1_2_1_0_1[10] .INIT=8'h1D;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2[10]  (
	.A(INSTR_DATA[9]),
	.B(ACCUMULATOR[10]),
	.C(ACCUM_NEXT_m1_2_1_0[10]),
	.D(N_52_fast),
	.Y(ACCUM_NEXT_m1[10])
);
defparam \ACCUM_NEXT_m1_2[10] .INIT=16'hE60F;
// @32:672
  CFG4 \ACCUM_NEXT[8]  (
	.A(ACCUM_NEXT_sm4),
	.B(ACCUM_NEXT_1_0[8]),
	.C(ALUOUT_1_sqmuxa_Z),
	.D(ACCUM_NEXT_m2[8]),
	.Y(ACCUM_NEXT[8])
);
defparam \ACCUM_NEXT[8] .INIT=16'hCDC8;
// @32:672
  CFG4 \ACCUM_NEXT_1_0[8]  (
	.A(ACCUM_NEXT_m3s2_Z),
	.B(ACCUM_NEXT_d_0_1[8]),
	.C(un1_ACCUMULATOR_m_cry_8_0_S),
	.D(ACCUM_NEXT_sm4),
	.Y(ACCUM_NEXT_1_0[8])
);
defparam \ACCUM_NEXT_1_0[8] .INIT=16'h7333;
// @32:672
  CFG3 ALUOUT_1_sqmuxa_1_RNI0HOJ (
	.A(N_52_fast),
	.B(ACCUM_NEXT_sm4),
	.C(ALUOUT_1_sqmuxa_1_Z),
	.Y(ACCUM_N_3_mux_1)
);
defparam ALUOUT_1_sqmuxa_1_RNI0HOJ.INIT=8'h13;
// @32:672
  CFG3 ACCUM_NEXT_m1_2_N_2L1 (
	.A(RD_r0c1[6]),
	.B(ADDR7_q),
	.C(RD_r1c1[6]),
	.Y(ACCUM_NEXT_m1_2_N_2L1_Z)
);
defparam ACCUM_NEXT_m1_2_N_2L1.INIT=8'h1D;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2[14]  (
	.A(ACCUMULATOR[14]),
	.B(ACCUM_NEXT_m1_2_N_2L1_Z),
	.C(msel_1[0]),
	.D(N_52_rep1),
	.Y(ACCUM_NEXT_m1[14])
);
defparam \ACCUM_NEXT_m1_2[14] .INIT=16'hAA9B;
// @32:672
  CFG4 \ACCUM_NEXT_1[12]  (
	.A(ACCUM_NEXT_m1[12]),
	.B(N_101_1),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_1_1[12]),
	.Y(ACCUM_NEXT_1[12])
);
defparam \ACCUM_NEXT_1[12] .INIT=16'hDF10;
// @32:672
  CFG4 \ACCUM_NEXT_1_1[12]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_m0[12]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[12]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1_1[12])
);
defparam \ACCUM_NEXT_1_1[12] .INIT=16'h1BBB;
// @32:672
  CFG4 \ACCUM_NEXT_1[10]  (
	.A(ACCUM_NEXT_m1[10]),
	.B(N_101_1),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_1_1[10]),
	.Y(ACCUM_NEXT_1[10])
);
defparam \ACCUM_NEXT_1[10] .INIT=16'hDF10;
// @32:672
  CFG4 \ACCUM_NEXT_1_1[10]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_m0[10]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[10]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1_1[10])
);
defparam \ACCUM_NEXT_1_1[10] .INIT=16'h1BBB;
// @32:672
  CFG4 \ACCUM_NEXT_1[13]  (
	.A(ACCUM_NEXT_m1[13]),
	.B(N_101_1),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_1_1[13]),
	.Y(ACCUM_NEXT_1[13])
);
defparam \ACCUM_NEXT_1[13] .INIT=16'hDF10;
// @32:672
  CFG4 \ACCUM_NEXT_1_1[13]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_m0[13]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[13]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1_1[13])
);
defparam \ACCUM_NEXT_1_1[13] .INIT=16'h1BBB;
// @32:672
  CFG4 \ACCUM_NEXT_1[14]  (
	.A(ACCUM_NEXT_m1[14]),
	.B(N_101_1),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_1_1[14]),
	.Y(ACCUM_NEXT_1[14])
);
defparam \ACCUM_NEXT_1[14] .INIT=16'hDF10;
// @32:672
  CFG4 \ACCUM_NEXT_1_1[14]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_m0[14]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[14]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1_1[14])
);
defparam \ACCUM_NEXT_1_1[14] .INIT=16'h1BBB;
// @32:672
  CFG4 accum_next8_0_a2_0_RNIL6LM (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(N_52_i_1),
	.Y(N_52_i)
);
defparam accum_next8_0_a2_0_RNIL6LM.INIT=16'h2A00;
// @32:672
  CFG4 \ACCUM_NEXT[1]  (
	.A(ACCUM_NEXT_m5[1]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[1]),
	.D(ACCUM_NEXT_1[1]),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT[1] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[1]  (
	.A(ACCUM_NEXT_sm4),
	.B(i24_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[1])
);
defparam \ACCUM_NEXT_1[1] .INIT=16'h3055;
// @32:672
  CFG4 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_m5[2]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[2]),
	.D(ACCUM_NEXT_1[2]),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[2]  (
	.A(ACCUM_NEXT_sm4),
	.B(i25_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[2])
);
defparam \ACCUM_NEXT_1[2] .INIT=16'h3055;
// @32:672
  CFG4 \ACCUM_NEXT[6]  (
	.A(ACCUM_NEXT_m5[6]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[6]),
	.D(ACCUM_NEXT_1[6]),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[6]  (
	.A(ACCUM_NEXT_sm4),
	.B(i29_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[6])
);
defparam \ACCUM_NEXT_1[6] .INIT=16'h3055;
// @32:672
  CFG4 ACCUM_NEXT_m6s2 (
	.A(ACCUM_NEXT_m6s2_1_Z),
	.B(N_49),
	.C(INSTR_CMD[1]),
	.D(INSTR_SCMD[1]),
	.Y(ACCUM_NEXT_sm4)
);
defparam ACCUM_NEXT_m6s2.INIT=16'hB2BA;
// @32:672
  CFG3 ACCUM_NEXT_m6s2_1 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[0]),
	.C(N_52_i_1),
	.Y(ACCUM_NEXT_m6s2_1_Z)
);
defparam ACCUM_NEXT_m6s2_1.INIT=8'h1B;
// @32:704
  CFG4 un1_std_accum_zero_N_4L5 (
	.A(un1_std_accum_zero_N_4L5_1_Z),
	.B(ACCUM_NEXT[3]),
	.C(ACCUM_NEXT[2]),
	.D(ACCUM_NEXT[1]),
	.Y(un1_std_accum_zero_1_0)
);
defparam un1_std_accum_zero_N_4L5.INIT=16'h0002;
// @32:704
  CFG4 un1_std_accum_zero_N_4L5_1 (
	.A(ACCUM_N_3_mux_1),
	.B(N_101_1),
	.C(ACCUM_NEXT_d[15]),
	.D(ACCUM_NEXT_m6_d[15]),
	.Y(un1_std_accum_zero_N_4L5_1_Z)
);
defparam un1_std_accum_zero_N_4L5_1.INIT=16'h0E1F;
// @32:704
  CFG4 un1_std_accum_zero_rep1 (
	.A(un1_std_accum_zero_N_2L1_Z),
	.B(un1_std_accum_zero_N_3L3_Z),
	.C(un1_std_accum_zero_1),
	.D(un1_std_accum_zero_1_0),
	.Y(un1_std_accum_zero_rep1_Z)
);
defparam un1_std_accum_zero_rep1.INIT=16'h8000;
// @32:846
  CFG4 un3_readram_i_o2_rep2 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_49),
	.D(INSTR_CMD[1]),
	.Y(N_52_rep2)
);
defparam un3_readram_i_o2_rep2.INIT=16'hDFFF;
// @32:846
  CFG4 un3_readram_i_o2_rep1 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_49),
	.D(INSTR_CMD[1]),
	.Y(N_52_rep1)
);
defparam un3_readram_i_o2_rep1.INIT=16'hDFFF;
// @32:846
  CFG4 un3_readram_i_o2_fast (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_49),
	.D(INSTR_CMD[1]),
	.Y(N_52_fast)
);
defparam un3_readram_i_o2_fast.INIT=16'hDFFF;
// @32:672
  CFG4 \ACCUM_NEXT[3]  (
	.A(ACCUM_NEXT_m5[3]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[3]),
	.D(ACCUM_NEXT_1[3]),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT[3] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[3]  (
	.A(ACCUM_NEXT_sm4),
	.B(i26_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[3])
);
defparam \ACCUM_NEXT_1[3] .INIT=16'h3055;
// @32:672
  CFG4 \ACCUM_NEXT[7]  (
	.A(ACCUM_NEXT_m5[7]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[7]),
	.D(ACCUM_NEXT_1[7]),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[7]  (
	.A(ACCUM_NEXT_sm4),
	.B(i30_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[7])
);
defparam \ACCUM_NEXT_1[7] .INIT=16'h3055;
// @32:672
  CFG4 \ACCUM_NEXT_m6[0]  (
	.A(ALUOUT_1_sqmuxa_Z),
	.B(ACCUM_NEXT_sm4),
	.C(ACCUM_NEXT_m2[0]),
	.D(ACCUM_NEXT_m6_1[0]),
	.Y(ACCUM_NEXT_1[0])
);
defparam \ACCUM_NEXT_m6[0] .INIT=16'h10FE;
// @32:672
  CFG4 \ACCUM_NEXT_m6_1[0]  (
	.A(ACCUM_IN[0]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_NEXT_m5[0]),
	.D(ACCUM_NEXT_sm4),
	.Y(ACCUM_NEXT_m6_1[0])
);
defparam \ACCUM_NEXT_m6_1[0] .INIT=16'h0F77;
// @32:672
  CFG4 \ACCUM_NEXT[9]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_1_0[9]),
	.C(ACCUM_NEXT_m5[9]),
	.D(ACCUM_NEXT_1[9]),
	.Y(ACCUM_NEXT[9])
);
defparam \ACCUM_NEXT[9] .INIT=16'h3276;
// @32:672
  CFG4 \ACCUM_NEXT_1_0[9]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_sm4),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[9]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1_0[9])
);
defparam \ACCUM_NEXT_1_0[9] .INIT=16'h1BBB;
// @32:672
  CFG4 \ACCUM_NEXT[14]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_1_0[14]),
	.C(ACCUM_N_3_mux_1),
	.D(ACCUM_NEXT_1[14]),
	.Y(ACCUM_NEXT[14])
);
defparam \ACCUM_NEXT[14] .INIT=16'h04FE;
// @32:704
  CFG4 un1_std_accum_zero_N_2L1 (
	.A(ACCUM_NEXT[10]),
	.B(ACCUM_NEXT[12]),
	.C(ACCUM_NEXT[11]),
	.D(ACCUM_NEXT[8]),
	.Y(un1_std_accum_zero_N_2L1_Z)
);
defparam un1_std_accum_zero_N_2L1.INIT=16'h0001;
// @32:704
  CFG4 un1_std_accum_zero_N_3L3 (
	.A(ACCUM_NEXT[13]),
	.B(ACCUM_NEXT[5]),
	.C(ACCUM_NEXT[4]),
	.D(ACCUM_NEXT[0]),
	.Y(un1_std_accum_zero_N_3L3_Z)
);
defparam un1_std_accum_zero_N_3L3.INIT=16'h0001;
// @32:704
  CFG4 un1_std_accum_zero_N_5L7 (
	.A(ACCUM_NEXT[7]),
	.B(ACCUM_NEXT[9]),
	.C(ACCUM_NEXT[14]),
	.D(ACCUM_NEXT[6]),
	.Y(un1_std_accum_zero_1)
);
defparam un1_std_accum_zero_N_5L7.INIT=16'h0001;
// @32:704
  CFG4 un1_std_accum_zero (
	.A(un1_std_accum_zero_N_2L1_Z),
	.B(un1_std_accum_zero_N_3L3_Z),
	.C(un1_std_accum_zero_1),
	.D(un1_std_accum_zero_1_0),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=16'h8000;
// @32:672
  CFG4 \ACCUM_NEXT[4]  (
	.A(ACCUM_NEXT_m5[4]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[4]),
	.D(ACCUM_NEXT_1[4]),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT[4] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[4]  (
	.A(ACCUM_NEXT_sm4),
	.B(i27_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[4])
);
defparam \ACCUM_NEXT_1[4] .INIT=16'h3055;
// @32:672
  CFG4 \ACCUM_NEXT[5]  (
	.A(ACCUM_NEXT_m5[5]),
	.B(N_101_1),
	.C(ACCUM_NEXT_m4[5]),
	.D(ACCUM_NEXT_1[5]),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUM_NEXT[5] .INIT=16'hFC22;
// @32:672
  CFG4 \ACCUM_NEXT_1[5]  (
	.A(ACCUM_NEXT_sm4),
	.B(i28_mux),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT_1[5])
);
defparam \ACCUM_NEXT_1[5] .INIT=16'h3055;
// @32:672
  CFG4 \ACCUM_NEXT_d_0_1[8]  (
	.A(ACCUM_NEXT_d_6_Z),
	.B(ACCUM_NEXT_d_1[8]),
	.C(ACCUM_NEXT_sm4),
	.D(ALUOUT_2[8]),
	.Y(ACCUM_NEXT_d_0_1[8])
);
defparam \ACCUM_NEXT_d_0_1[8] .INIT=16'h404F;
// @32:672
  CFG4 \ACCUM_NEXT[10]  (
	.A(ACCUM_NEXT_RNO[10]),
	.B(ACCUM_NEXT_1[10]),
	.C(N_101_1),
	.D(ACCUM_N_3_mux_1),
	.Y(ACCUM_NEXT[10])
);
defparam \ACCUM_NEXT[10] .INIT=16'h3335;
// @32:672
  CFG4 \ACCUM_NEXT[12]  (
	.A(ACCUM_NEXT_m6_d[12]),
	.B(ACCUM_NEXT_1[12]),
	.C(N_101_1),
	.D(ACCUM_N_3_mux_1),
	.Y(ACCUM_NEXT[12])
);
defparam \ACCUM_NEXT[12] .INIT=16'h333A;
// @32:672
  CFG4 \ACCUM_NEXT[13]  (
	.A(ACCUM_NEXT_m6_d[13]),
	.B(ACCUM_NEXT_1[13]),
	.C(N_101_1),
	.D(ACCUM_N_3_mux_1),
	.Y(ACCUM_NEXT[13])
);
defparam \ACCUM_NEXT[13] .INIT=16'h333A;
// @32:672
  CFG4 \ACCUM_NEXT_m4_d[9]  (
	.A(ACCUMULATOR[9]),
	.B(ACCUM_IN[9]),
	.C(ACCUM_NEXT_m4_d_1_0[9]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4_d[9])
);
defparam \ACCUM_NEXT_m4_d[9] .INIT=16'hCBC3;
// @32:672
  CFG2 \ACCUM_NEXT_m4_d_1_0[9]  (
	.A(ACCUM_NEXT_m4_d_1[9]),
	.B(N_52),
	.Y(ACCUM_NEXT_m4_d_1_0[9])
);
defparam \ACCUM_NEXT_m4_d_1_0[9] .INIT=4'h7;
// @32:672
  CFG4 \ACCUM_NEXT_m6_1[9]  (
	.A(ACCUM_NEXT_m1[9]),
	.B(ALUOUT_1_sqmuxa_Z),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m4_d[9]),
	.Y(ACCUM_NEXT_1[9])
);
defparam \ACCUM_NEXT_m6_1[9] .INIT=16'h10DF;
// @32:672
  CFG4 \ACCUM_NEXT_m2[8]  (
	.A(ACCUM_NEXT_m2_1[8]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUMULATOR[8]),
	.D(N_52),
	.Y(ACCUM_NEXT_m2[8])
);
defparam \ACCUM_NEXT_m2[8] .INIT=16'hE295;
// @32:672
  CFG4 \ACCUM_NEXT_m2_1[8]  (
	.A(ACCUMULATOR[7]),
	.B(INSTR_SCMD[1]),
	.C(RAMRDATA_Z[8]),
	.D(N_52),
	.Y(ACCUM_NEXT_m2_1[8])
);
defparam \ACCUM_NEXT_m2_1[8] .INIT=16'h220F;
// @32:672
  CFG3 \ACCUM_NEXT_d_d[15]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_d_d_1_0[15]),
	.C(COREABC_C0_0_APB3master_PRDATA_0),
	.Y(ACCUM_NEXT_d_d[15])
);
defparam \ACCUM_NEXT_d_d[15] .INIT=8'hB1;
// @32:672
  CFG4 \ACCUM_NEXT_d_d_1_0[15]  (
	.A(ACCUMULATOR[14]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[15]),
	.D(N_52_rep1),
	.Y(ACCUM_NEXT_d_d_1_0[15])
);
defparam \ACCUM_NEXT_d_d_1_0[15] .INIT=16'h1D0F;
// @32:672
  CFG2 \ACCUM_NEXT_d_1[8]  (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[9]),
	.Y(ACCUM_NEXT_d_1[8])
);
defparam \ACCUM_NEXT_d_1[8] .INIT=4'h7;
// @32:672
  CFG4 \ACCUM_NEXT_m4_d_1[9]  (
	.A(ALUOUT_1_sqmuxa_1_Z),
	.B(ACCUM_IN[9]),
	.C(ACCUMULATOR[8]),
	.D(INSTR_SCMD[1]),
	.Y(ACCUM_NEXT_m4_d_1[9])
);
defparam \ACCUM_NEXT_m4_d_1[9] .INIT=16'h009C;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d[13]  (
	.A(un1_ACCUMULATOR_m_cry_13_0_S),
	.B(ACCUM_NEXT_m6_d_6_Z),
	.C(ACCUM_NEXT_m6_d_1[13]),
	.D(ACCUM_NEXT_sm4),
	.Y(ACCUM_NEXT_m6_d[13])
);
defparam \ACCUM_NEXT_m6_d[13] .INIT=16'hECCF;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_1[13]  (
	.A(ACCUMULATOR[13]),
	.B(ACCUM_IN[13]),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m6_d_1[13])
);
defparam \ACCUM_NEXT_m6_d_1[13] .INIT=16'h07F7;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d[15]  (
	.A(un1_ACCUMULATOR_m_s_15_S),
	.B(ACCUM_NEXT_m6_d_10_Z),
	.C(ACCUM_NEXT_m6_d_1[15]),
	.D(ACCUM_NEXT_sm4),
	.Y(ACCUM_NEXT_m6_d[15])
);
defparam \ACCUM_NEXT_m6_d[15] .INIT=16'hECCF;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_1[15]  (
	.A(ACCUMULATOR[15]),
	.B(ACCUM_IN[15]),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m6_d_1[15])
);
defparam \ACCUM_NEXT_m6_d_1[15] .INIT=16'h07F7;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d[12]  (
	.A(un1_ACCUMULATOR_m_cry_12_0_S),
	.B(ACCUM_NEXT_m6_d_14_Z),
	.C(ACCUM_NEXT_m6_d_1[12]),
	.D(ACCUM_NEXT_sm4),
	.Y(ACCUM_NEXT_m6_d[12])
);
defparam \ACCUM_NEXT_m6_d[12] .INIT=16'hECCF;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_1[12]  (
	.A(ACCUMULATOR[12]),
	.B(ACCUM_IN[12]),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m6_d_1[12])
);
defparam \ACCUM_NEXT_m6_d_1[12] .INIT=16'h07F7;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[10]  (
	.A(un1_ACCUMULATOR_m_cry_10_0_S),
	.B(ACCUM_NEXT_sm4),
	.C(d_m2_2),
	.D(d_m2_1_0),
	.Y(ACCUM_NEXT_RNO[10])
);
defparam \ACCUM_NEXT_RNO[10] .INIT=16'hF7F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO_1[10]  (
	.A(ACCUMULATOR[10]),
	.B(ACCUM_IN[10]),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(d_m2_1_0)
);
defparam \ACCUM_NEXT_RNO_1[10] .INIT=16'h07F7;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d_1[14]  (
	.A(ACCUMULATOR[15]),
	.B(ALUOUT_6_sqmuxa),
	.C(ACCUM_NEXT_m6_d_1_1[14]),
	.D(RAMRDATA_Z[14]),
	.Y(ACCUM_NEXT_m6_d_1[14])
);
defparam \ACCUM_NEXT_m6_d_1[14] .INIT=16'h0777;
// @32:672
  CFG3 \ACCUM_NEXT_m6_d_1_1[14]  (
	.A(N_49),
	.B(ACCUMULATOR[14]),
	.C(N_51),
	.Y(ACCUM_NEXT_m6_d_1_1[14])
);
defparam \ACCUM_NEXT_m6_d_1_1[14] .INIT=8'h08;
// @32:672
  CFG4 \ACCUM_NEXT_m6_d[14]  (
	.A(ACCUM_NEXT_m6_d_1[14]),
	.B(un1_ACCUMULATOR_m_cry_14_0_S),
	.C(ACCUM_NEXT_sm4),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_1_0[14])
);
defparam \ACCUM_NEXT_m6_d[14] .INIT=16'h55D5;
// @32:672
  CFG4 \ACCUM_NEXT_m6_1_RNO[0]  (
	.A(ACCUM_NEXT_m5_1_0[0]),
	.B(ALUOUT_6_sqmuxa),
	.C(ACCUM_NEXT_m3s2_Z),
	.D(un1_ACCUMULATOR_m_cry_0_0_Y),
	.Y(ACCUM_NEXT_m5[0])
);
defparam \ACCUM_NEXT_m6_1_RNO[0] .INIT=16'h5F54;
// @32:672
  CFG4 \ACCUM_NEXT_m6_1_RNO_0[0]  (
	.A(CtrlReg_0),
	.B(RawTimInt),
	.C(ALUOUT_6_sqmuxa),
	.D(ACCUMULATOR[1]),
	.Y(ACCUM_NEXT_m5_1_0[0])
);
defparam \ACCUM_NEXT_m6_1_RNO_0[0] .INIT=16'h07F7;
// @32:672
  CFG3 \ACCUM_NEXT_RNO_0[10]  (
	.A(ACCUMULATOR[11]),
	.B(ALUOUT_6_sqmuxa),
	.C(ACCUM_NEXT_m3s2_Z),
	.Y(d_m2_2)
);
defparam \ACCUM_NEXT_RNO_0[10] .INIT=8'h70;
// @32:672
  CFG3 ACCUM_NEXT_d_6 (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[8]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_101_1),
	.Y(ACCUM_NEXT_d_6_Z)
);
defparam ACCUM_NEXT_d_6.INIT=8'h80;
// @32:672
  CFG2 ACCUM_NEXT_m6_d_14 (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[13]),
	.Y(ACCUM_NEXT_m6_d_14_Z)
);
defparam ACCUM_NEXT_m6_d_14.INIT=4'h8;
// @32:672
  CFG2 ACCUM_NEXT_m6_d_10 (
	.A(ALUOUT_6_sqmuxa),
	.B(SHIFTMSB),
	.Y(ACCUM_NEXT_m6_d_10_Z)
);
defparam ACCUM_NEXT_m6_d_10.INIT=4'h8;
// @32:672
  CFG2 ACCUM_NEXT_m6_d_6 (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[14]),
	.Y(ACCUM_NEXT_m6_d_6_Z)
);
defparam ACCUM_NEXT_m6_d_6.INIT=4'h8;
// @32:672
  CFG2 accum_next8_0_a2_0 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.Y(N_52_i_1)
);
defparam accum_next8_0_a2_0.INIT=4'h2;
// @32:653
  CFG2 \ALUOUT_4_yy[9]  (
	.A(INSTR_DATA[9]),
	.B(ACCUMULATOR[9]),
	.Y(ALUOUT_4_yy[9])
);
defparam \ALUOUT_4_yy[9] .INIT=4'h6;
// @32:650
  CFG2 \ALUOUT_3_yy[9]  (
	.A(INSTR_DATA[9]),
	.B(ACCUMULATOR[9]),
	.Y(ALUOUT_3_yy[9])
);
defparam \ALUOUT_3_yy[9] .INIT=4'hE;
// @32:653
  CFG2 \ALUOUT_4_0_x2_yy[13]  (
	.A(INSTR_DATA[9]),
	.B(ACCUMULATOR[13]),
	.Y(ALUOUT_4_0_x2_yy[13])
);
defparam \ALUOUT_4_0_x2_yy[13] .INIT=4'h6;
// @32:707
  CFG2 un4_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un4_isr_Z)
);
defparam un4_isr.INIT=4'h8;
// @32:703
  CFG2 un1_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un1_isr_Z)
);
defparam un1_isr.INIT=4'h4;
// @32:1096
  CFG2 STBACCAPB_i_o3 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.Y(N_117)
);
defparam STBACCAPB_i_o3.INIT=4'h7;
// @32:907
  CFG2 STBACCUM_4_iv_0_a2_1 (
	.A(N_138_i),
	.B(INSTR_CMD[2]),
	.Y(N_82_1)
);
defparam STBACCUM_4_iv_0_a2_1.INIT=4'h1;
// @32:921
  CFG2 STKPTR_2_sqmuxa_0_a2_1_0 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_101_1)
);
defparam STKPTR_2_sqmuxa_0_a2_1_0.INIT=4'h2;
// @32:672
  CFG2 accum_next8_0_o3 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.Y(N_49)
);
defparam accum_next8_0_o3.INIT=4'h7;
// @32:907
  CFG2 \STKPTR_11_0_o4[2]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.Y(N_15)
);
defparam \STKPTR_11_0_o4[2] .INIT=4'h7;
// @32:720
  CFG3 ACCUM_ZERO (
	.A(STD_ACCUM_ZERO_Z),
	.B(ISR_ACCUM_ZERO_Z),
	.C(ISR_Z),
	.Y(ACCUM_ZERO_Z)
);
defparam ACCUM_ZERO.INIT=8'hCA;
// @32:752
  CFG3 USE_ACC_1 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[0]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(USE_ACC_1_Z)
);
defparam USE_ACC_1.INIT=8'hD1;
// @32:672
  CFG2 \ACCUM_NEXT_m1_1_0_wmux_RNO_0[13]  (
	.A(INSTR_DATA[9]),
	.B(ACCUMULATOR[13]),
	.Y(N_611_i_0)
);
defparam \ACCUM_NEXT_m1_1_0_wmux_RNO_0[13] .INIT=4'hE;
// @32:907
  CFG3 un1_DOISR_0_sqmuxa_0_a2_1 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[1]),
	.C(INSTR_SCMD[1]),
	.Y(un1_DOISR_0_sqmuxa_0_a2_1_Z)
);
defparam un1_DOISR_0_sqmuxa_0_a2_1.INIT=8'h40;
// @32:1023
  CFG4 SMADDR_3_sqmuxa_0_a2_2 (
	.A(DOJMP_Z),
	.B(ICYCLE[1]),
	.C(INSTR_CMD[1]),
	.D(INSTR_SCMD[1]),
	.Y(SMADDR_3_sqmuxa_0_a2_2_Z)
);
defparam SMADDR_3_sqmuxa_0_a2_2.INIT=16'h0008;
// @32:672
  CFG4 ALUOUT_6_sqmuxa_0_a2 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[1]),
	.C(INSTR_SCMD[1]),
	.D(INSTR_SCMD_Z[2]),
	.Y(ALUOUT_6_sqmuxa)
);
defparam ALUOUT_6_sqmuxa_0_a2.INIT=16'h1000;
// @32:907
  CFG3 PSELI_5_0_0_a2 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un3_pready_m_i),
	.Y(ICYCLE_1_sqmuxa)
);
defparam PSELI_5_0_0_a2.INIT=8'h04;
// @33:185
  CFG4 DOJMP_RNIOK2Q (
	.A(DOISR_Z),
	.B(DOJMP_Z),
	.C(INSTR_SCMD[1]),
	.D(INSTR_CMD[1]),
	.Y(N_73)
);
defparam DOJMP_RNIOK2Q.INIT=16'h0040;
// @32:846
  CFG3 un3_readram_i_o2_0 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[0]),
	.Y(N_51)
);
defparam un3_readram_i_o2_0.INIT=8'hDF;
// @32:1023
  CFG3 SMADDR_0_sqmuxa_i_0 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.Y(N_84_i)
);
defparam SMADDR_0_sqmuxa_i_0.INIT=8'h7F;
// @32:907
  CFG3 un1_ICYCLE_4_i_a2 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un1_initdone_i),
	.Y(N_79)
);
defparam un1_ICYCLE_4_i_a2.INIT=8'h10;
// @32:921
  CFG3 STKPTR_2_sqmuxa_0_o2 (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD[0]),
	.C(flagvalue_3),
	.Y(N_60)
);
defparam STKPTR_2_sqmuxa_0_o2.INIT=8'h7D;
// @32:921
  CFG3 STKPTR_2_sqmuxa_0_a2_1 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.Y(N_111)
);
defparam STKPTR_2_sqmuxa_0_a2_1.INIT=8'h04;
// @32:787
  CFG2 \PWDATA_M[8]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[8]),
	.Y(COREABC_C0_0_APB3master_PWDATA[8])
);
defparam \PWDATA_M[8] .INIT=4'h8;
// @32:787
  CFG2 \PWDATA_M[14]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[14]),
	.Y(COREABC_C0_0_APB3master_PWDATA[14])
);
defparam \PWDATA_M[14] .INIT=4'h8;
// @32:653
  CFG4 \ALUOUT_4_xx[9]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[9]),
	.C(RD_r0c1[1]),
	.D(RD_r1c1[1]),
	.Y(ALUOUT_4_xx[9])
);
defparam \ALUOUT_4_xx[9] .INIT=16'h369C;
// @32:650
  CFG4 \ALUOUT_3_xx[9]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[9]),
	.C(RD_r0c1[1]),
	.D(RD_r1c1[1]),
	.Y(ALUOUT_3_xx[9])
);
defparam \ALUOUT_3_xx[9] .INIT=16'hFEDC;
// @32:653
  CFG4 \ALUOUT_4_0_x2_xx[13]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[13]),
	.C(RD_r0c1[5]),
	.D(RD_r1c1[5]),
	.Y(ALUOUT_4_0_x2_xx[13])
);
defparam \ALUOUT_4_0_x2_xx[13] .INIT=16'h369C;
// @32:738
  CFG4 \loop2.un9_flagvalue  (
	.A(ISR_ACCUM_NEG_Z),
	.B(STD_ACCUM_NEG_Z),
	.C(ISR_Z),
	.D(INSTR_DATA[2]),
	.Y(un9_flagvalue)
);
defparam \loop2.un9_flagvalue .INIT=16'hAC00;
// @32:907
  CFG4 un1_ICYCLE_8_0_0 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(INSTR_CMD[0]),
	.D(INSTR_CMD[1]),
	.Y(un1_ICYCLE_8_0_0_Z)
);
defparam un1_ICYCLE_8_0_0.INIT=16'h7555;
// @32:907
  CFG3 STBACCUM_4_e1_i_a3_0_a2 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(N_51),
	.Y(N_138_i)
);
defparam STBACCUM_4_e1_i_a3_0_a2.INIT=8'h01;
// @32:1023
  CFG3 SMADDR_3_sqmuxa_0_a2 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(SMADDR_3_sqmuxa_0_a2_2_Z),
	.Y(SMADDR_3_sqmuxa)
);
defparam SMADDR_3_sqmuxa_0_a2.INIT=8'h40;
// @32:907
  CFG4 PSELI_5_0_0_a2_0 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_111),
	.D(INSTR_CMD[1]),
	.Y(N_105)
);
defparam PSELI_5_0_0_a2_0.INIT=16'h1000;
// @32:587
  CFG4 SHIFTLSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[15]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTLSB)
);
defparam SHIFTLSB_iv.INIT=16'hE6C4;
// @32:587
  CFG4 SHIFTMSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[15]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTMSB)
);
defparam SHIFTMSB_iv.INIT=16'hEC64;
// @32:846
  CFG4 un3_readram_i_o2 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_49),
	.D(INSTR_CMD[1]),
	.Y(N_52)
);
defparam un3_readram_i_o2.INIT=16'hDFFF;
// @32:700
  CFG3 un1_stbaccum (
	.A(STBACCUM_Z),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(N_117),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=8'hAE;
// @32:787
  CFG3 \PWDATA_M[15]  (
	.A(ACCUMULATOR[15]),
	.B(INSTR_DATA[9]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[15])
);
defparam \PWDATA_M[15] .INIT=8'hAC;
// @32:907
  CFG3 un1_ICYCLE_4_i_0 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(N_79),
	.Y(N_24)
);
defparam un1_ICYCLE_4_i_0.INIT=8'hF8;
// @32:909
  CFG4 un1_initdone (
	.A(i2c_int),
	.B(i2c_reg_ctrl_0),
	.C(i2c_seq_finished),
	.D(ISR_Z),
	.Y(un1_initdone_i)
);
defparam un1_initdone.INIT=16'h00F2;
// @32:787
  CFG3 \PWDATA_M[13]  (
	.A(ACCUMULATOR[13]),
	.B(INSTR_DATA[9]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[13])
);
defparam \PWDATA_M[13] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[12]  (
	.A(ACCUMULATOR[12]),
	.B(INSTR_DATA[9]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[12])
);
defparam \PWDATA_M[12] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[11]  (
	.A(ACCUMULATOR[11]),
	.B(INSTR_DATA[9]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[11])
);
defparam \PWDATA_M[11] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[10]  (
	.A(ACCUMULATOR[10]),
	.B(INSTR_DATA[9]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[10])
);
defparam \PWDATA_M[10] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[9]  (
	.A(ACCUMULATOR[9]),
	.B(INSTR_DATA[9]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[9])
);
defparam \PWDATA_M[9] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[6]  (
	.A(ACCUMULATOR[6]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[6]),
	.Y(COREABC_C0_0_APB3master_PWDATA[6])
);
defparam \PWDATA_M[6] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[5]  (
	.A(ACCUMULATOR[5]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[5]),
	.Y(COREABC_C0_0_APB3master_PWDATA[5])
);
defparam \PWDATA_M[5] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[4]  (
	.A(ACCUMULATOR[4]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[4]),
	.Y(COREABC_C0_0_APB3master_PWDATA[4])
);
defparam \PWDATA_M[4] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[3]  (
	.A(ACCUMULATOR[3]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[3]),
	.Y(COREABC_C0_0_APB3master_PWDATA[3])
);
defparam \PWDATA_M[3] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[2]  (
	.A(ACCUMULATOR[2]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[2]),
	.Y(COREABC_C0_0_APB3master_PWDATA[2])
);
defparam \PWDATA_M[2] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[1]  (
	.A(ACCUMULATOR[1]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[1]),
	.Y(COREABC_C0_0_APB3master_PWDATA[1])
);
defparam \PWDATA_M[1] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[0]  (
	.A(ACCUMULATOR[0]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[0])
);
defparam \PWDATA_M[0] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M_i_m2[7]  (
	.A(ACCUMULATOR[7]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[7]),
	.Y(PWDATA_M_i_m2_0)
);
defparam \PWDATA_M_i_m2[7] .INIT=8'hB8;
// @32:907
  CFG4 STBFLAG_5_iv_0_a2_1 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.D(INSTR_CMD[1]),
	.Y(N_113)
);
defparam STBFLAG_5_iv_0_a2_1.INIT=16'h0004;
// @32:907
  CFG4 STBACCUM_4_d1_0_a3_0_a3 (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_111),
	.D(INSTR_CMD[1]),
	.Y(STBFLAG_5_d1)
);
defparam STBACCUM_4_d1_0_a3_0_a3.INIT=16'h2000;
// @32:869
  CFG2 \ICYCLE_ns_1_0_.N_61_i  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.Y(N_61_i)
);
defparam \ICYCLE_ns_1_0_.N_61_i .INIT=4'h6;
// @32:672
  CFG4 \ACCUM_NEXT_m1_1_0_wmux_RNO[13]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[13]),
	.C(RD_r0c1[5]),
	.D(RD_r1c1[5]),
	.Y(N_610_i_0)
);
defparam \ACCUM_NEXT_m1_1_0_wmux_RNO[13] .INIT=16'hFEDC;
// @32:907
  CFG4 STBFLAG_5_iv_0_a2 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(STBFLAG_5_d1),
	.Y(N_80)
);
defparam STBFLAG_5_iv_0_a2.INIT=16'h6800;
// @32:672
  CFG4 ALUOUT_1_sqmuxa_1 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(N_52_i_1),
	.Y(ALUOUT_1_sqmuxa_1_Z)
);
defparam ALUOUT_1_sqmuxa_1.INIT=16'h0301;
// @32:921
  CFG4 STKPTR_2_sqmuxa_0_a2_0 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(STBFLAG_5_d1),
	.Y(N_78)
);
defparam STKPTR_2_sqmuxa_0_a2_0.INIT=16'h0800;
// @32:869
  CFG3 \ICYCLE_RNIJTMT[0]  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(N_73),
	.Y(N_11_i)
);
defparam \ICYCLE_RNIJTMT[0] .INIT=8'h08;
// @32:672
  CFG4 ACCUM_NEXT_m3s2 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[0]),
	.C(N_52_i_1),
	.D(N_49),
	.Y(ACCUM_NEXT_m3s2_Z)
);
defparam ACCUM_NEXT_m3s2.INIT=16'h0ABB;
// @32:907
  CFG2 PSELI_5_0_0 (
	.A(ICYCLE_1_sqmuxa),
	.B(N_105),
	.Y(PSELI_5)
);
defparam PSELI_5_0_0.INIT=4'hE;
// @32:907
  CFG4 \SMADDR_13[2]  (
	.A(RAMRDATA_Z[2]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(N_84_i),
	.Y(SMADDR_13[2])
);
defparam \SMADDR_13[2] .INIT=16'hE200;
// @32:636
  CFG3 \msel_1[0]  (
	.A(N_49),
	.B(INSTR_SCMD[0]),
	.C(N_51),
	.Y(msel_1[0])
);
defparam \msel_1[0] .INIT=8'hCE;
// @32:323
  CFG3 \URAM.un4_instr_cmd_i  (
	.A(DOISR_Z),
	.B(COREABC_C0_0_APB3master_PADDR[8]),
	.C(N_51),
	.Y(N_44)
);
defparam \URAM.un4_instr_cmd_i .INIT=8'hBA;
// @32:738
  CFG4 \loop2.flagvalue_3  (
	.A(ACCUM_ZERO_Z),
	.B(un9_flagvalue),
	.C(INSTR_DATA[1]),
	.D(INSTR_DATA[0]),
	.Y(flagvalue_3)
);
defparam \loop2.flagvalue_3 .INIT=16'hFFEC;
// @32:604
  CFG4 \ACCUM_IN[7]  (
	.A(RAMRDATA_Z[7]),
	.B(N_49),
	.C(INSTR_DATA[7]),
	.D(N_51),
	.Y(ACCUM_IN[7])
);
defparam \ACCUM_IN[7] .INIT=16'hF0B8;
// @32:604
  CFG4 \ACCUM_IN[12]  (
	.A(RAMRDATA_Z[12]),
	.B(N_49),
	.C(INSTR_DATA[9]),
	.D(N_51),
	.Y(ACCUM_IN[12])
);
defparam \ACCUM_IN[12] .INIT=16'hF0B8;
// @32:604
  CFG4 \ACCUM_IN[3]  (
	.A(N_49),
	.B(RAMRDATA[3]),
	.C(INSTR_DATA[3]),
	.D(N_51),
	.Y(ACCUM_IN[3])
);
defparam \ACCUM_IN[3] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[0]  (
	.A(N_49),
	.B(RAMRDATA[0]),
	.C(INSTR_DATA[0]),
	.D(N_51),
	.Y(ACCUM_IN[0])
);
defparam \ACCUM_IN[0] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[15]  (
	.A(RAMRDATA_Z[15]),
	.B(N_49),
	.C(INSTR_DATA[9]),
	.D(N_51),
	.Y(ACCUM_IN[15])
);
defparam \ACCUM_IN[15] .INIT=16'hF0B8;
// @32:604
  CFG4 \ACCUM_IN[13]  (
	.A(N_49),
	.B(RAMRDATA_Z[13]),
	.C(INSTR_DATA[9]),
	.D(N_51),
	.Y(ACCUM_IN[13])
);
defparam \ACCUM_IN[13] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[11]  (
	.A(N_49),
	.B(RAMRDATA_Z[11]),
	.C(INSTR_DATA[9]),
	.D(N_51),
	.Y(ACCUM_IN[11])
);
defparam \ACCUM_IN[11] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[10]  (
	.A(N_49),
	.B(RAMRDATA_Z[10]),
	.C(INSTR_DATA[9]),
	.D(N_51),
	.Y(ACCUM_IN[10])
);
defparam \ACCUM_IN[10] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[9]  (
	.A(N_49),
	.B(RAMRDATA_Z[9]),
	.C(INSTR_DATA[9]),
	.D(N_51),
	.Y(ACCUM_IN[9])
);
defparam \ACCUM_IN[9] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[5]  (
	.A(N_49),
	.B(RAMRDATA[5]),
	.C(INSTR_DATA[5]),
	.D(N_51),
	.Y(ACCUM_IN[5])
);
defparam \ACCUM_IN[5] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[4]  (
	.A(N_49),
	.B(RAMRDATA[4]),
	.C(INSTR_DATA[4]),
	.D(N_51),
	.Y(ACCUM_IN[4])
);
defparam \ACCUM_IN[4] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[2]  (
	.A(N_49),
	.B(RAMRDATA_Z[2]),
	.C(INSTR_DATA[2]),
	.D(N_51),
	.Y(ACCUM_IN[2])
);
defparam \ACCUM_IN[2] .INIT=16'hF0D8;
// @32:604
  CFG4 \ACCUM_IN[1]  (
	.A(N_49),
	.B(RAMRDATA[1]),
	.C(INSTR_DATA[1]),
	.D(N_51),
	.Y(ACCUM_IN[1])
);
defparam \ACCUM_IN[1] .INIT=16'hF0D8;
// @32:650
  CFG4 \ALUOUT_3_0_m2[6]  (
	.A(N_49),
	.B(RAMRDATA[6]),
	.C(INSTR_DATA[6]),
	.D(N_51),
	.Y(N_53)
);
defparam \ALUOUT_3_0_m2[6] .INIT=16'hF0D8;
// @32:327
  CFG4 RAMADDR_1_sqmuxa_i_0 (
	.A(DOISR_Z),
	.B(COREABC_C0_0_APB3master_PADDR[8]),
	.C(INSTR_SCMD_Z[2]),
	.D(N_51),
	.Y(N_42)
);
defparam RAMADDR_1_sqmuxa_i_0.INIT=16'hBBFA;
// @32:907
  CFG3 \STBRAM_7.m12_0_a2_0  (
	.A(N_60),
	.B(INSTR_CMD[0]),
	.C(N_113),
	.Y(N_102)
);
defparam \STBRAM_7.m12_0_a2_0 .INIT=8'h40;
// @32:672
  CFG2 ALUOUT_1_sqmuxa (
	.A(N_52_fast),
	.B(ALUOUT_1_sqmuxa_1_Z),
	.Y(ALUOUT_1_sqmuxa_Z)
);
defparam ALUOUT_1_sqmuxa.INIT=4'h8;
// @32:672
  CFG3 un3_readram_i_o2_0_RNII8O9 (
	.A(N_49),
	.B(INSTR_SCMD[0]),
	.C(N_51),
	.Y(msel_1_i[0])
);
defparam un3_readram_i_o2_0_RNII8O9.INIT=8'h31;
// @32:907
  CFG4 \STBRAM_7.m12_0_a2  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(STBFLAG_5_d1),
	.Y(N_83)
);
defparam \STBRAM_7.m12_0_a2 .INIT=16'h1400;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa_1_0_a2 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(STBFLAG_5_d1),
	.Y(N_106)
);
defparam un1_DOISR_0_sqmuxa_1_0_a2.INIT=16'h0400;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa_0 (
	.A(N_79),
	.B(N_60),
	.C(un1_DOISR_0_sqmuxa_0_a2_1_Z),
	.D(N_111),
	.Y(un1_DOISR_0_sqmuxa_0_Z)
);
defparam un1_DOISR_0_sqmuxa_0.INIT=16'hBAAA;
// @32:869
  CFG4 \ICYCLE_ns_1_0_.m6_0  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un3_pready_m_i),
	.D(N_105),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_ns_1_0_.m6_0 .INIT=16'h3075;
// @32:647
  CFG4 \ALUOUT_2[8]  (
	.A(N_49),
	.B(RAMRDATA_Z[8]),
	.C(ACCUMULATOR[8]),
	.D(N_51),
	.Y(ALUOUT_2[8])
);
defparam \ALUOUT_2[8] .INIT=16'h0080;
// @32:921
  CFG4 STKPTR_2_sqmuxa_0 (
	.A(N_101_1),
	.B(N_111),
	.C(N_78),
	.D(N_60),
	.Y(STKPTR_2_sqmuxa)
);
defparam STKPTR_2_sqmuxa_0.INIT=16'hF0F8;
// @32:907
  CFG3 STBFLAG_5_iv_0 (
	.A(N_113),
	.B(N_82_1),
	.C(N_80),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv_0.INIT=8'hF8;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[9]  (
	.A(ACCUMULATOR[10]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_9_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[9])
);
defparam \ACCUM_NEXT_RNO[9] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[7]  (
	.A(ACCUMULATOR[8]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_7_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[7])
);
defparam \ACCUM_NEXT_RNO[7] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[6]  (
	.A(ACCUMULATOR[7]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_6_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[6])
);
defparam \ACCUM_NEXT_RNO[6] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[5]  (
	.A(ACCUMULATOR[6]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_5_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[5])
);
defparam \ACCUM_NEXT_RNO[5] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[4]  (
	.A(ACCUMULATOR[5]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_4_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[4])
);
defparam \ACCUM_NEXT_RNO[4] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[3]  (
	.A(ACCUMULATOR[4]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_3_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[3])
);
defparam \ACCUM_NEXT_RNO[3] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[2]  (
	.A(ACCUMULATOR[3]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_2_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[2])
);
defparam \ACCUM_NEXT_RNO[2] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_RNO[1]  (
	.A(ACCUMULATOR[2]),
	.B(ALUOUT_6_sqmuxa),
	.C(un1_ACCUMULATOR_m_cry_1_0_S),
	.D(ACCUM_NEXT_m3s2_Z),
	.Y(ACCUM_NEXT_m5[1])
);
defparam \ACCUM_NEXT_RNO[1] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[14]  (
	.A(ACCUMULATOR[13]),
	.B(INSTR_SCMD[1]),
	.C(RAMRDATA_Z[14]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[14])
);
defparam \ACCUM_NEXT_m0[14] .INIT=16'h22F0;
// @32:323
  CFG3 \RAMWDATA[4]  (
	.A(SMADDR_RNI2UMV1_S[4]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(RAMWDATA[4])
);
defparam \RAMWDATA[4] .INIT=8'hB8;
// @32:323
  CFG3 \RAMWDATA[0]  (
	.A(SMADDR_RNISRVJ_S[0]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[0]),
	.Y(RAMWDATA[0])
);
defparam \RAMWDATA[0] .INIT=8'hB8;
// @32:323
  CFG3 \RAMWDATA[1]  (
	.A(SMADDR_RNISITU_S[1]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[1]),
	.Y(RAMWDATA[1])
);
defparam \RAMWDATA[1] .INIT=8'hB8;
// @32:323
  CFG3 \RAMWDATA[2]  (
	.A(SMADDR_RNITAR91_S[2]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[2]),
	.Y(RAMWDATA[2])
);
defparam \RAMWDATA[2] .INIT=8'hB8;
// @32:323
  CFG3 \RAMWDATA[3]  (
	.A(SMADDR_RNIV3PK1_S[3]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(RAMWDATA[3])
);
defparam \RAMWDATA[3] .INIT=8'hB8;
// @32:323
  CFG3 \RAMWDATA[6]  (
	.A(RAMWDATA_RNO_S[6]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[6]),
	.Y(RAMWDATA[6])
);
defparam \RAMWDATA[6] .INIT=8'hB8;
// @32:323
  CFG3 \RAMWDATA[5]  (
	.A(SMADDR_RNI6PKA2_S[5]),
	.B(N_44),
	.C(COREABC_C0_0_APB3master_PWDATA[5]),
	.Y(RAMWDATA[5])
);
defparam \RAMWDATA[5] .INIT=8'hB8;
// @32:323
  CFG2 \RAMADDR[7]  (
	.A(N_42),
	.B(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(RAMADDR[7])
);
defparam \RAMADDR[7] .INIT=4'hE;
// @32:323
  CFG2 \RAMADDR[6]  (
	.A(N_42),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(RAMADDR[6])
);
defparam \RAMADDR[6] .INIT=4'hE;
// @32:323
  CFG2 \RAMADDR[5]  (
	.A(N_42),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.Y(RAMADDR[5])
);
defparam \RAMADDR[5] .INIT=4'hE;
// @32:323
  CFG2 \RAMADDR[4]  (
	.A(N_42),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(RAMADDR[4])
);
defparam \RAMADDR[4] .INIT=4'hE;
// @32:672
  CFG4 \ACCUM_NEXT_m0[13]  (
	.A(ACCUMULATOR[12]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[13]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[13])
);
defparam \ACCUM_NEXT_m0[13] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[12]  (
	.A(ACCUMULATOR[11]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[12]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[12])
);
defparam \ACCUM_NEXT_m0[12] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[11]  (
	.A(ACCUMULATOR[10]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[11]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[11])
);
defparam \ACCUM_NEXT_m0[11] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[10]  (
	.A(ACCUMULATOR[9]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[10]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[10])
);
defparam \ACCUM_NEXT_m0[10] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[7]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[7]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[7])
);
defparam \ACCUM_NEXT_m0[7] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[6]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[5]),
	.C(N_52_rep2),
	.D(N_53),
	.Y(ACCUM_NEXT_m0[6])
);
defparam \ACCUM_NEXT_m0[6] .INIT=16'hEF40;
// @32:672
  CFG4 \ACCUM_NEXT_m0[5]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[5]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[5])
);
defparam \ACCUM_NEXT_m0[5] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[4]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[4]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[4])
);
defparam \ACCUM_NEXT_m0[4] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[3]  (
	.A(ACCUMULATOR[2]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[3]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m0[3])
);
defparam \ACCUM_NEXT_m0[3] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[2]  (
	.A(ACCUMULATOR[1]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[2]),
	.D(N_52_rep1),
	.Y(ACCUM_NEXT_m0[2])
);
defparam \ACCUM_NEXT_m0[2] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[1]  (
	.A(ACCUMULATOR[0]),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_IN[1]),
	.D(N_52_rep1),
	.Y(ACCUM_NEXT_m0[1])
);
defparam \ACCUM_NEXT_m0[1] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT_m0[0]  (
	.A(ACCUM_IN[0]),
	.B(N_52_rep1),
	.C(INSTR_SCMD[1]),
	.D(SHIFTLSB),
	.Y(ACCUM_NEXT_m0[0])
);
defparam \ACCUM_NEXT_m0[0] .INIT=16'hAEA2;
// @32:672
  CFG3 un3_readram_i_o2_fast_RNIPEOL (
	.A(INSTR_SCMD_Z[2]),
	.B(msel_1_i[0]),
	.C(N_52_fast),
	.Y(ACCUM_N_3_mux_0_i)
);
defparam un3_readram_i_o2_fast_RNIPEOL.INIT=8'hDC;
// @32:1007
  CFG4 un3_pready_m (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(N_45_2),
	.D(N_128),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=16'hDDD5;
// @32:907
  CFG4 STBACCUM_4_iv_0 (
	.A(N_82_1),
	.B(N_80),
	.C(INSTR_CMD[0]),
	.D(N_113),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv_0.INIT=16'hCECC;
// @32:323
  CFG3 \RAMADDR_i_m4[3]  (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(N_19_i),
	.C(N_42),
	.Y(N_29)
);
defparam \RAMADDR_i_m4[3] .INIT=8'h3A;
// @32:323
  CFG4 \RAMADDR_i_m4[2]  (
	.A(STKPTR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(N_15),
	.D(N_42),
	.Y(N_27)
);
defparam \RAMADDR_i_m4[2] .INIT=16'hA5CC;
// @32:323
  CFG4 \RAMADDR_i_m4[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(N_42),
	.D(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(N_25)
);
defparam \RAMADDR_i_m4[1] .INIT=16'h6F60;
// @32:323
  CFG3 \RAMADDR_i_m4[0]  (
	.A(STKPTR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(N_42),
	.Y(RAMADDR_i_m4[0])
);
defparam \RAMADDR_i_m4[0] .INIT=8'h5C;
// @32:869
  CFG4 DOJMP_RNO_0 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(un1_ICYCLE_8_0_0_Z),
	.D(N_60),
	.Y(un1_ICYCLE_8_i)
);
defparam DOJMP_RNO_0.INIT=16'h0C0D;
// @32:907
  CFG3 un1_DOISR_0_sqmuxa_1_0 (
	.A(N_79),
	.B(N_102),
	.C(N_106),
	.Y(un1_DOISR_0_sqmuxa_1)
);
defparam un1_DOISR_0_sqmuxa_1_0.INIT=8'hFE;
// @32:907
  CFG3 \STBRAM_7.m12_0  (
	.A(N_83),
	.B(N_79),
	.C(N_102),
	.Y(STBRAM_7)
);
defparam \STBRAM_7.m12_0 .INIT=8'hFE;
// @32:672
  CFG4 \ACCUM_NEXT_m1[15]  (
	.A(ACCUMULATOR[15]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[15]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[15])
);
defparam \ACCUM_NEXT_m1[15] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[12]  (
	.A(ACCUMULATOR[12]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[12]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[12])
);
defparam \ACCUM_NEXT_m1[12] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[7]  (
	.A(ACCUMULATOR[7]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[7]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[7])
);
defparam \ACCUM_NEXT_m1[7] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[6]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[6]),
	.C(N_52),
	.D(N_53),
	.Y(ACCUM_NEXT_m1[6])
);
defparam \ACCUM_NEXT_m1[6] .INIT=16'h73CC;
// @32:672
  CFG4 \ACCUM_NEXT_m1[5]  (
	.A(ACCUMULATOR[5]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[5]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[5])
);
defparam \ACCUM_NEXT_m1[5] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[4]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[4]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[4])
);
defparam \ACCUM_NEXT_m1[4] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[3]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[3]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[3])
);
defparam \ACCUM_NEXT_m1[3] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[2]  (
	.A(ACCUMULATOR[2]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[2]),
	.D(N_52),
	.Y(ACCUM_NEXT_m1[2])
);
defparam \ACCUM_NEXT_m1[2] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[1]  (
	.A(ACCUMULATOR[1]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[1]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m1[1])
);
defparam \ACCUM_NEXT_m1[1] .INIT=16'h7A5A;
// @32:672
  CFG4 \ACCUM_NEXT_m1[0]  (
	.A(ACCUMULATOR[0]),
	.B(INSTR_SCMD[0]),
	.C(ACCUM_IN[0]),
	.D(N_52_rep2),
	.Y(ACCUM_NEXT_m1[0])
);
defparam \ACCUM_NEXT_m1[0] .INIT=16'h7A5A;
// @32:672
  CFG3 \ACCUM_NEXT_m2[11]  (
	.A(ACCUM_NEXT_m0[11]),
	.B(ACCUM_NEXT_m1[11]),
	.C(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_m2[11])
);
defparam \ACCUM_NEXT_m2[11] .INIT=8'hCA;
// @32:672
  CFG4 \ACCUM_NEXT_d[15]  (
	.A(N_101_1),
	.B(ACCUM_NEXT_m1[15]),
	.C(ACCUM_NEXT_d_d[15]),
	.D(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_d[15])
);
defparam \ACCUM_NEXT_d[15] .INIT=16'hE4F0;
// @32:672
  CFG3 \ACCUM_NEXT_m2[7]  (
	.A(ACCUM_NEXT_m0[7]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m1[7]),
	.Y(ACCUM_NEXT_m2[7])
);
defparam \ACCUM_NEXT_m2[7] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[6]  (
	.A(ACCUM_NEXT_m0[6]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m1[6]),
	.Y(ACCUM_NEXT_m2[6])
);
defparam \ACCUM_NEXT_m2[6] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[5]  (
	.A(ACCUM_NEXT_m0[5]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m1[5]),
	.Y(ACCUM_NEXT_m2[5])
);
defparam \ACCUM_NEXT_m2[5] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[4]  (
	.A(ACCUM_NEXT_m0[4]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m1[4]),
	.Y(ACCUM_NEXT_m2[4])
);
defparam \ACCUM_NEXT_m2[4] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[3]  (
	.A(ACCUM_NEXT_m0[3]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m1[3]),
	.Y(ACCUM_NEXT_m2[3])
);
defparam \ACCUM_NEXT_m2[3] .INIT=8'hE2;
// @32:672
  CFG3 \ACCUM_NEXT_m2[2]  (
	.A(ACCUM_NEXT_m0[2]),
	.B(ACCUM_NEXT_m1[2]),
	.C(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_m2[2])
);
defparam \ACCUM_NEXT_m2[2] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[1]  (
	.A(ACCUM_NEXT_m0[1]),
	.B(ACCUM_NEXT_m1[1]),
	.C(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_m2[1])
);
defparam \ACCUM_NEXT_m2[1] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[0]  (
	.A(ACCUM_NEXT_m0[0]),
	.B(ACCUM_NEXT_m1[0]),
	.C(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_m2[0])
);
defparam \ACCUM_NEXT_m2[0] .INIT=8'hCA;
// @32:672
  CFG4 \ACCUM_NEXT_m4[11]  (
	.A(ACCUM_IN[11]),
	.B(ACCUMULATOR[11]),
	.C(ACCUM_NEXT_m2[11]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[11])
);
defparam \ACCUM_NEXT_m4[11] .INIT=16'h88F0;
// @32:907
  CFG3 \STKPTR_11_0_o4_0[1]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1),
	.C(STKPTR[1]),
	.Y(N_17)
);
defparam \STKPTR_11_0_o4_0[1] .INIT=8'hFB;
// @32:907
  CFG3 \STKPTR_11_0[0]  (
	.A(STKPTR_2_sqmuxa),
	.B(STKPTR[0]),
	.C(un1_DOISR_0_sqmuxa_1),
	.Y(STKPTR_11[0])
);
defparam \STKPTR_11_0[0] .INIT=8'h36;
// @32:672
  CFG4 \ACCUM_NEXT[15]  (
	.A(ACCUM_N_3_mux_1),
	.B(N_101_1),
	.C(ACCUM_NEXT_d[15]),
	.D(ACCUM_NEXT_m6_d[15]),
	.Y(ACCUM_NEXT[15])
);
defparam \ACCUM_NEXT[15] .INIT=16'hF1E0;
// @32:672
  CFG4 \ACCUM_NEXT_m4[7]  (
	.A(ACCUM_IN[7]),
	.B(ACCUMULATOR[7]),
	.C(ACCUM_NEXT_m2[7]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[7])
);
defparam \ACCUM_NEXT_m4[7] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_m4[6]  (
	.A(ALUOUT_1_sqmuxa_Z),
	.B(ACCUM_NEXT_m2[6]),
	.C(ACCUMULATOR[6]),
	.D(N_53),
	.Y(ACCUM_NEXT_m4[6])
);
defparam \ACCUM_NEXT_m4[6] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m4[5]  (
	.A(ACCUM_IN[5]),
	.B(ACCUMULATOR[5]),
	.C(ACCUM_NEXT_m2[5]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[5])
);
defparam \ACCUM_NEXT_m4[5] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_m4[4]  (
	.A(ACCUM_IN[4]),
	.B(ACCUMULATOR[4]),
	.C(ACCUM_NEXT_m2[4]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[4])
);
defparam \ACCUM_NEXT_m4[4] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_m4[3]  (
	.A(ACCUM_IN[3]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_NEXT_m2[3]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[3])
);
defparam \ACCUM_NEXT_m4[3] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_m4[2]  (
	.A(ACCUM_IN[2]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_NEXT_m2[2]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[2])
);
defparam \ACCUM_NEXT_m4[2] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_m4[1]  (
	.A(ACCUM_IN[1]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_NEXT_m2[1]),
	.D(ALUOUT_1_sqmuxa_Z),
	.Y(ACCUM_NEXT_m4[1])
);
defparam \ACCUM_NEXT_m4[1] .INIT=16'h88F0;
// @32:907
  CFG4 \STKPTR_11_0_o4_0[3]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_22)
);
defparam \STKPTR_11_0_o4_0[3] .INIT=16'hFFFB;
// @32:672
  CFG3 \ACCUM_NEXT[11]  (
	.A(ACCUM_NEXT_d[11]),
	.B(ACCUM_NEXT_m4[11]),
	.C(ACCUM_NEXT_sm4),
	.Y(ACCUM_NEXT[11])
);
defparam \ACCUM_NEXT[11] .INIT=8'hAC;
// @32:907
  CFG4 \STKPTR_11_0[1]  (
	.A(STKPTR[1]),
	.B(STKPTR[0]),
	.C(un1_DOISR_0_sqmuxa_1),
	.D(STKPTR_2_sqmuxa),
	.Y(STKPTR_11[1])
);
defparam \STKPTR_11_0[1] .INIT=16'h669A;
// @32:907
  CFG4 \STKPTR_11_0_m4[2]  (
	.A(STKPTR[2]),
	.B(N_15),
	.C(STKPTR_2_sqmuxa),
	.D(N_17),
	.Y(STKPTR_11[2])
);
defparam \STKPTR_11_0_m4[2] .INIT=16'h9A95;
// @32:907
  CFG4 \STKPTR_11_0_m4[3]  (
	.A(STKPTR[3]),
	.B(N_19_i),
	.C(STKPTR_2_sqmuxa),
	.D(N_22),
	.Y(STKPTR_11[3])
);
defparam \STKPTR_11_0_m4[3] .INIT=16'h3A35;
// @32:672
  CFG4 \ACCUM_NEXT[0]  (
	.A(i23_mux),
	.B(ACCUM_NEXT_1[0]),
	.C(N_41_0),
	.D(N_101_1),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=16'h50CC;
// @32:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:8]),
	.RAMADDR(RAMADDR[7:4]),
	.RAMWDATA(RAMWDATA[6:0]),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2_0),
	.RAMADDR_i_m4_0(RAMADDR_i_m4[0]),
	.RAMRDATA({RAMRDATA_Z[15:7], RAMRDATA[6:3], RAMRDATA_Z[2], RAMRDATA[1:0]}),
	.RD_r1c1({RD_r1c1[6:5], N_1787, RD_r1c1[3:1]}),
	.RD_r0c1({RD_r0c1[6:5], N_1788, RD_r0c1[3:1]}),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.N_25(N_25),
	.N_27(N_27),
	.N_29(N_29),
	.STBRAM(STBRAM_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ADDR7_q_1z(ADDR7_q)
);
// @32:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.SMADDR(SMADDR[6:0]),
	.INS_0_dreg_fast_0(INS_0_dreg_fast[35]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.INSTR_SCMD({INSTR_SCMD_Z[2], INSTR_SCMD[1:0]}),
	.INSTR_CMD(INSTR_CMD[2:0]),
	.INSTR_DATA({INSTR_DATA[9], N_1789, INSTR_DATA[7:0]}),
	.N_52_i_fast(N_52_i_fast),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  RAMRDATA,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PRDATA_0,
  CtrlReg_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  i2c_reg_ctrl_0,
  COREABC_C0_0_APB3master_PWDATA,
  PWDATA_M_i_m2_0,
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx,
  AND4_0_Y,
  N_64_0_i,
  N_176_i,
  N_76_0_i,
  N_73_0_i,
  N_67_0_i,
  N_70_0_i,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  i24_mux,
  N_41_0,
  i25_mux,
  i29_mux,
  i26_mux,
  i30_mux,
  i27_mux,
  i28_mux,
  RawTimInt,
  N_117,
  N_84_i,
  SMADDR_3_sqmuxa,
  i2c_int,
  i2c_seq_finished,
  N_45_2,
  N_128,
  i23_mux
)
;
output [6:0] RAMRDATA ;
output [1:0] INSTR_SCMD ;
input COREABC_C0_0_APB3master_PRDATA_0 ;
input CtrlReg_0 ;
input [14:8] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input i2c_reg_ctrl_0 ;
output [15:0] COREABC_C0_0_APB3master_PWDATA ;
output PWDATA_M_i_m2_0 ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
output COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PENABLE ;
output COREABC_C0_0_APB3master_PSELx ;
input AND4_0_Y ;
input N_64_0_i ;
input N_176_i ;
input N_76_0_i ;
input N_73_0_i ;
input N_67_0_i ;
input N_70_0_i ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input i24_mux ;
input N_41_0 ;
input i25_mux ;
input i29_mux ;
input i26_mux ;
input i30_mux ;
input i27_mux ;
input i28_mux ;
input RawTimInt ;
output N_117 ;
output N_84_i ;
output SMADDR_3_sqmuxa ;
input i2c_int ;
input i2c_seq_finished ;
input N_45_2 ;
input N_128 ;
input i23_mux ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire CtrlReg_0 ;
wire i2c_reg_ctrl_0 ;
wire PWDATA_M_i_m2_0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire AND4_0_Y ;
wire N_64_0_i ;
wire N_176_i ;
wire N_76_0_i ;
wire N_73_0_i ;
wire N_67_0_i ;
wire N_70_0_i ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire i24_mux ;
wire N_41_0 ;
wire i25_mux ;
wire i29_mux ;
wire i26_mux ;
wire i30_mux ;
wire i27_mux ;
wire i28_mux ;
wire RawTimInt ;
wire N_117 ;
wire N_84_i ;
wire SMADDR_3_sqmuxa ;
wire i2c_int ;
wire i2c_seq_finished ;
wire N_45_2 ;
wire N_128 ;
wire i23_mux ;
wire N_1790 ;
wire N_1791 ;
wire GND ;
wire VCC ;
// @33:185
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2_0),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[15:8], N_1790, COREABC_C0_0_APB3master_PWDATA[6:0]}),
	.i2c_reg_ctrl_0(i2c_reg_ctrl_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[14:8]),
	.CtrlReg_0(CtrlReg_0),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA_0),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.RAMRDATA({RAMRDATA[6:3], N_1791, RAMRDATA[1:0]}),
	.i23_mux(i23_mux),
	.N_128(N_128),
	.N_45_2(N_45_2),
	.i2c_seq_finished(i2c_seq_finished),
	.i2c_int(i2c_int),
	.SMADDR_3_sqmuxa(SMADDR_3_sqmuxa),
	.N_84_i(N_84_i),
	.N_117(N_117),
	.RawTimInt(RawTimInt),
	.i28_mux(i28_mux),
	.i27_mux(i27_mux),
	.i30_mux(i30_mux),
	.i26_mux(i26_mux),
	.i29_mux(i29_mux),
	.i25_mux(i25_mux),
	.N_41_0(N_41_0),
	.i24_mux(i24_mux),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.N_70_0_i(N_70_0_i),
	.N_67_0_i(N_67_0_i),
	.N_73_0_i(N_73_0_i),
	.N_76_0_i(N_76_0_i),
	.N_176_i(N_176_i),
	.N_64_0_i(N_64_0_i),
	.AND4_0_Y(AND4_0_Y),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module COREAPB3_MUXPTOB3 (
  COREABC_C0_0_APB3master_PRDATA_0,
  COREABC_C0_0_APB3master_PADDR,
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  COREABC_C0_0_APB3master_PSELx
)
;
output COREABC_C0_0_APB3master_PRDATA_0 ;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
input COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
// @17:101
  CFG4 \PRDATA[15]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(COREABC_C0_0_APB3master_PRDATA_0)
);
defparam \PRDATA[15] .INIT=16'h0800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  COREABC_C0_0_APB3master_PRDATA_0,
  COREABC_C0_0_APB3master_PADDR,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PSELx
)
;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
output COREABC_C0_0_APB3master_PRDATA_0 ;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
// @34:647
  CFG3 \iPSELS_raw_0_a3[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam \iPSELS_raw_0_a3[1] .INIT=8'h40;
// @34:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA_0),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_APB3master_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  COREABC_C0_0_APB3master_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx
)
;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
output COREABC_C0_0_APB3master_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
input COREABC_C0_0_APB3master_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire GND ;
wire VCC ;
// @35:152
  CoreAPB3 CoreAPB3_C0_0 (
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA_0),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module CoreTimer (
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_APB3master_PWDATA,
  PWDATA_M_i_m2_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CtrlReg_0,
  N_117,
  COREABC_C0_0_APB3master_PENABLE,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  N_20_i_0,
  RawTimInt_1z,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input [4:2] COREABC_C0_0_APB3master_PADDR ;
input [15:0] COREABC_C0_0_APB3master_PWDATA ;
input PWDATA_M_i_m2_0 ;
output [15:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
output CtrlReg_0 ;
input N_117 ;
input COREABC_C0_0_APB3master_PENABLE ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
output N_20_i_0 ;
output RawTimInt_1z ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire PWDATA_M_i_m2_0 ;
wire CtrlReg_0 ;
wire N_117 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire N_20_i_0 ;
wire RawTimInt_1z ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [15:0] PrdataNext;
wire [3:0] TimerPre;
wire [2:0] CtrlReg;
wire [15:0] Load;
wire [9:0] PreScale;
wire [9:0] PreScale_lm;
wire [15:0] Count;
wire [15:0] Count_s;
wire [14:0] Count_cry;
wire [0:0] Load_RNIHCPH1_Y;
wire [1:1] Load_RNIA9JK2_Y;
wire [2:2] Load_RNI58DN3_Y;
wire [3:3] Load_RNI297Q4_Y;
wire [4:4] Load_RNI1C1T5_Y;
wire [5:5] Load_RNI2HRV6_Y;
wire [6:6] Load_RNI5OL28_Y;
wire [7:7] Load_RNIA1G59_Y;
wire [8:8] Load_RNIHCA8A_Y;
wire [9:9] Load_RNIQP4BB_Y;
wire [10:10] Load_RNIJU68C_Y;
wire [11:11] Load_RNIE595D_Y;
wire [12:12] Load_RNIBEB2E_Y;
wire [13:13] Load_RNIAPDVE_Y;
wire [15:15] Count_RNO_FCO;
wire [15:15] Count_RNO_Y;
wire [14:14] Load_RNIB6GSF_Y;
wire [8:1] PreScale_cry;
wire [9:1] PreScale_s;
wire [8:1] PreScale_cry_Y;
wire [9:9] PreScale_s_FCO;
wire [9:9] PreScale_s_Y;
wire [0:0] PrdataNext_iv_0_a3_1;
wire [2:1] PrdataNext_0_iv_0;
wire [3:3] PrdataNext_0_iv_0_0;
wire [0:0] PrdataNext_iv_0_1;
wire [2:1] PrdataNext_0_iv_1;
wire VCC ;
wire GND ;
wire un5_prescaleen_Z ;
wire un6_ctrlen_Z ;
wire un5_loaden_Z ;
wire CountPulse_Z ;
wire NextCountPulse ;
wire LoadEnReg_Z ;
wire CountIsZeroReg_Z ;
wire countiszero_Z ;
wire IntClr_Z ;
wire un5_intclren_Z ;
wire un3_nxtrawtimint_Z ;
wire Counte ;
wire Count_cry_cy ;
wire LoadEnReg_RNIQHVE_S ;
wire LoadEnReg_RNIQHVE_Y ;
wire PreScale_s_791_FCO ;
wire PreScale_s_791_S ;
wire PreScale_s_791_Y ;
wire un9_loadenreg ;
wire nextcountpulse54 ;
wire un1_TimerPre_1 ;
wire un3_ctrlen_Z ;
wire NextCountPulse_0_sqmuxa_6_0 ;
wire N_335 ;
wire NextCountPulse_0_sqmuxa_5_i_3 ;
wire NextCountPulse_0_sqmuxa_4_i_4 ;
wire NextCountPulse_0_sqmuxa_i_2 ;
wire N_171 ;
wire NextCountPulse_0_sqmuxa_2_Z ;
wire NextCountPulse_0_sqmuxa_5_Z ;
wire NextCountPulse_0_sqmuxa_4_Z ;
wire NextCountPulse_0_sqmuxa_6_Z ;
wire NextCountPulse_iv_4_Z ;
wire countiszero_11_Z ;
wire countiszero_10_Z ;
wire countiszero_9_Z ;
wire countiszero_8_Z ;
wire NextCountPulse_0_sqmuxa_2_1_Z ;
wire un6_loaden_Z ;
wire NextCountPulse_0_sqmuxa_3_i_4 ;
wire un3_prdatanexten_i ;
wire N_172 ;
wire NextCountPulse_0_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_1_Z ;
wire NextCountPulse_0_sqmuxa_8_Z ;
wire NextCountPulse_0_sqmuxa_3_Z ;
wire NextCountPulse_iv_5_Z ;
wire NextCountPulse_0_sqmuxa_7_i_3_0 ;
wire DataOut_1_sqmuxa_Z ;
wire N_131 ;
wire N_129 ;
wire N_118 ;
wire un34_prescale_slv_m ;
wire NextCountPulse_0_sqmuxa_7_Z ;
wire Count_0_sqmuxa_Z ;
// @36:457
  SLE \iPRDATA[8]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[9]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[10]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[11]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[12]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[13]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[14]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[15]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[0]  (
	.Q(TimerPre[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[1]  (
	.Q(TimerPre[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[2]  (
	.Q(TimerPre[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[3]  (
	.Q(TimerPre[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:147
  SLE \CtrlReg[0]  (
	.Q(CtrlReg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un6_ctrlen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:147
  SLE \CtrlReg[1]  (
	.Q(CtrlReg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un6_ctrlen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:147
  SLE \CtrlReg[2]  (
	.Q(CtrlReg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un6_ctrlen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[1]  (
	.Q(Load[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[2]  (
	.Q(Load[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[3]  (
	.Q(Load[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[4]  (
	.Q(Load[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[5]  (
	.Q(Load[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[6]  (
	.Q(Load[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[7]  (
	.Q(Load[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[8]  (
	.Q(Load[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[8]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[9]  (
	.Q(Load[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[9]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[10]  (
	.Q(Load[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[10]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[11]  (
	.Q(Load[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[11]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[12]  (
	.Q(Load[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[12]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[13]  (
	.Q(Load[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[13]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[14]  (
	.Q(Load[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[14]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[15]  (
	.Q(Load[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[15]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[0]  (
	.Q(Load[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:293
  SLE CountPulse (
	.Q(CountPulse_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(NextCountPulse),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:203
  SLE LoadEnReg (
	.Q(LoadEnReg_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_loaden_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:340
  SLE CountIsZeroReg (
	.Q(CountIsZeroReg_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(countiszero_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:396
  SLE IntClr (
	.Q(IntClr_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_intclren_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:367
  SLE RawTimInt (
	.Q(RawTimInt_1z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un3_nxtrawtimint_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[0]  (
	.Q(PreScale[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[1]  (
	.Q(PreScale[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[2]  (
	.Q(PreScale[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[3]  (
	.Q(PreScale[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[4]  (
	.Q(PreScale[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[5]  (
	.Q(PreScale[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[6]  (
	.Q(PreScale[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[7]  (
	.Q(PreScale[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[8]  (
	.Q(PreScale[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[9]  (
	.Q(PreScale[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[0]  (
	.Q(Count[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[0]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[1]  (
	.Q(Count[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[1]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[2]  (
	.Q(Count[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[2]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[3]  (
	.Q(Count[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[3]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[4]  (
	.Q(Count[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[4]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[5]  (
	.Q(Count[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[5]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[6]  (
	.Q(Count[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[6]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[7]  (
	.Q(Count[7]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[7]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[8]  (
	.Q(Count[8]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[8]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[9]  (
	.Q(Count[9]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[9]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[10]  (
	.Q(Count[10]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[10]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[11]  (
	.Q(Count[11]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[11]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[12]  (
	.Q(Count[12]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[12]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[13]  (
	.Q(Count[13]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[13]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[14]  (
	.Q(Count[14]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[14]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[15]  (
	.Q(Count[15]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[15]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:84
  ARI1 LoadEnReg_RNIQHVE (
	.FCO(Count_cry_cy),
	.S(LoadEnReg_RNIQHVE_S),
	.Y(LoadEnReg_RNIQHVE_Y),
	.B(LoadEnReg_Z),
	.C(countiszero_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam LoadEnReg_RNIQHVE.INIT=20'h4EE00;
// @37:84
  ARI1 \Load_RNIHCPH1[0]  (
	.FCO(Count_cry[0]),
	.S(Count_s[0]),
	.Y(Load_RNIHCPH1_Y[0]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[0]),
	.D(Load[0]),
	.A(VCC),
	.FCI(Count_cry_cy)
);
defparam \Load_RNIHCPH1[0] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIA9JK2[1]  (
	.FCO(Count_cry[1]),
	.S(Count_s[1]),
	.Y(Load_RNIA9JK2_Y[1]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[1]),
	.D(Load[1]),
	.A(VCC),
	.FCI(Count_cry[0])
);
defparam \Load_RNIA9JK2[1] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI58DN3[2]  (
	.FCO(Count_cry[2]),
	.S(Count_s[2]),
	.Y(Load_RNI58DN3_Y[2]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[2]),
	.D(Load[2]),
	.A(VCC),
	.FCI(Count_cry[1])
);
defparam \Load_RNI58DN3[2] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI297Q4[3]  (
	.FCO(Count_cry[3]),
	.S(Count_s[3]),
	.Y(Load_RNI297Q4_Y[3]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[3]),
	.D(Load[3]),
	.A(VCC),
	.FCI(Count_cry[2])
);
defparam \Load_RNI297Q4[3] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI1C1T5[4]  (
	.FCO(Count_cry[4]),
	.S(Count_s[4]),
	.Y(Load_RNI1C1T5_Y[4]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[4]),
	.D(Load[4]),
	.A(VCC),
	.FCI(Count_cry[3])
);
defparam \Load_RNI1C1T5[4] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI2HRV6[5]  (
	.FCO(Count_cry[5]),
	.S(Count_s[5]),
	.Y(Load_RNI2HRV6_Y[5]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[5]),
	.D(Load[5]),
	.A(VCC),
	.FCI(Count_cry[4])
);
defparam \Load_RNI2HRV6[5] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI5OL28[6]  (
	.FCO(Count_cry[6]),
	.S(Count_s[6]),
	.Y(Load_RNI5OL28_Y[6]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[6]),
	.D(Load[6]),
	.A(VCC),
	.FCI(Count_cry[5])
);
defparam \Load_RNI5OL28[6] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIA1G59[7]  (
	.FCO(Count_cry[7]),
	.S(Count_s[7]),
	.Y(Load_RNIA1G59_Y[7]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[7]),
	.D(Load[7]),
	.A(VCC),
	.FCI(Count_cry[6])
);
defparam \Load_RNIA1G59[7] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIHCA8A[8]  (
	.FCO(Count_cry[8]),
	.S(Count_s[8]),
	.Y(Load_RNIHCA8A_Y[8]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[8]),
	.D(Load[8]),
	.A(VCC),
	.FCI(Count_cry[7])
);
defparam \Load_RNIHCA8A[8] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIQP4BB[9]  (
	.FCO(Count_cry[9]),
	.S(Count_s[9]),
	.Y(Load_RNIQP4BB_Y[9]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[9]),
	.D(Load[9]),
	.A(VCC),
	.FCI(Count_cry[8])
);
defparam \Load_RNIQP4BB[9] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIJU68C[10]  (
	.FCO(Count_cry[10]),
	.S(Count_s[10]),
	.Y(Load_RNIJU68C_Y[10]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[10]),
	.D(Load[10]),
	.A(VCC),
	.FCI(Count_cry[9])
);
defparam \Load_RNIJU68C[10] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIE595D[11]  (
	.FCO(Count_cry[11]),
	.S(Count_s[11]),
	.Y(Load_RNIE595D_Y[11]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[11]),
	.D(Load[11]),
	.A(VCC),
	.FCI(Count_cry[10])
);
defparam \Load_RNIE595D[11] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIBEB2E[12]  (
	.FCO(Count_cry[12]),
	.S(Count_s[12]),
	.Y(Load_RNIBEB2E_Y[12]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[12]),
	.D(Load[12]),
	.A(VCC),
	.FCI(Count_cry[11])
);
defparam \Load_RNIBEB2E[12] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIAPDVE[13]  (
	.FCO(Count_cry[13]),
	.S(Count_s[13]),
	.Y(Load_RNIAPDVE_Y[13]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[13]),
	.D(Load[13]),
	.A(VCC),
	.FCI(Count_cry[12])
);
defparam \Load_RNIAPDVE[13] .INIT=20'h61B00;
// @37:84
  ARI1 \Count_RNO[15]  (
	.FCO(Count_RNO_FCO[15]),
	.S(Count_s[15]),
	.Y(Count_RNO_Y[15]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[15]),
	.D(Load[15]),
	.A(VCC),
	.FCI(Count_cry[14])
);
defparam \Count_RNO[15] .INIT=20'h41B00;
// @37:84
  ARI1 \Load_RNIB6GSF[14]  (
	.FCO(Count_cry[14]),
	.S(Count_s[14]),
	.Y(Load_RNIB6GSF_Y[14]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[14]),
	.D(Load[14]),
	.A(VCC),
	.FCI(Count_cry[13])
);
defparam \Load_RNIB6GSF[14] .INIT=20'h61B00;
// @36:233
  ARI1 PreScale_s_791 (
	.FCO(PreScale_s_791_FCO),
	.S(PreScale_s_791_S),
	.Y(PreScale_s_791_Y),
	.B(PreScale[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PreScale_s_791.INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[1]  (
	.FCO(PreScale_cry[1]),
	.S(PreScale_s[1]),
	.Y(PreScale_cry_Y[1]),
	.B(PreScale[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_s_791_FCO)
);
defparam \PreScale_cry[1] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[2]  (
	.FCO(PreScale_cry[2]),
	.S(PreScale_s[2]),
	.Y(PreScale_cry_Y[2]),
	.B(PreScale[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[1])
);
defparam \PreScale_cry[2] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[3]  (
	.FCO(PreScale_cry[3]),
	.S(PreScale_s[3]),
	.Y(PreScale_cry_Y[3]),
	.B(PreScale[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[2])
);
defparam \PreScale_cry[3] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[4]  (
	.FCO(PreScale_cry[4]),
	.S(PreScale_s[4]),
	.Y(PreScale_cry_Y[4]),
	.B(PreScale[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[3])
);
defparam \PreScale_cry[4] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[5]  (
	.FCO(PreScale_cry[5]),
	.S(PreScale_s[5]),
	.Y(PreScale_cry_Y[5]),
	.B(PreScale[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[4])
);
defparam \PreScale_cry[5] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[6]  (
	.FCO(PreScale_cry[6]),
	.S(PreScale_s[6]),
	.Y(PreScale_cry_Y[6]),
	.B(PreScale[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[5])
);
defparam \PreScale_cry[6] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[7]  (
	.FCO(PreScale_cry[7]),
	.S(PreScale_s[7]),
	.Y(PreScale_cry_Y[7]),
	.B(PreScale[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[6])
);
defparam \PreScale_cry[7] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_s[9]  (
	.FCO(PreScale_s_FCO[9]),
	.S(PreScale_s[9]),
	.Y(PreScale_s_Y[9]),
	.B(PreScale[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[8])
);
defparam \PreScale_s[9] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[8]  (
	.FCO(PreScale_cry[8]),
	.S(PreScale_s[8]),
	.Y(PreScale_cry_Y[8]),
	.B(PreScale[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[7])
);
defparam \PreScale_cry[8] .INIT=20'h4AA00;
// @36:233
  CFG2 \PreScale_lm_0[0]  (
	.A(un9_loadenreg),
	.B(PreScale[0]),
	.Y(PreScale_lm[0])
);
defparam \PreScale_lm_0[0] .INIT=4'h1;
// @36:282
  CFG4 \p_NextCountPulseComb.nextcountpulse54  (
	.A(TimerPre[1]),
	.B(TimerPre[2]),
	.C(TimerPre[0]),
	.D(TimerPre[3]),
	.Y(nextcountpulse54)
);
defparam \p_NextCountPulseComb.nextcountpulse54 .INIT=16'h1000;
// @36:282
  CFG3 \p_NextCountPulseComb.un1_TimerPre_1  (
	.A(TimerPre[1]),
	.B(TimerPre[2]),
	.C(TimerPre[3]),
	.Y(un1_TimerPre_1)
);
defparam \p_NextCountPulseComb.un1_TimerPre_1 .INIT=8'h1F;
// @36:140
  CFG4 un6_ctrlen (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(un3_ctrlen_Z),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un6_ctrlen_Z)
);
defparam un6_ctrlen.INIT=16'h0020;
// @36:273
  CFG2 NextCountPulse_0_sqmuxa_6_0_0 (
	.A(TimerPre[0]),
	.B(PreScale[6]),
	.Y(NextCountPulse_0_sqmuxa_6_0)
);
defparam NextCountPulse_0_sqmuxa_6_0_0.INIT=4'h4;
// @36:254
  CFG2 un1_nextcountpulse54 (
	.A(nextcountpulse54),
	.B(un1_TimerPre_1),
	.Y(N_335)
);
defparam un1_nextcountpulse54.INIT=4'hB;
// @36:270
  CFG2 NextCountPulse_0_sqmuxa_5_3 (
	.A(PreScale[4]),
	.B(PreScale[5]),
	.Y(NextCountPulse_0_sqmuxa_5_i_3)
);
defparam NextCountPulse_0_sqmuxa_5_3.INIT=4'h8;
// @36:267
  CFG2 NextCountPulse_0_sqmuxa_4_4 (
	.A(TimerPre[3]),
	.B(TimerPre[1]),
	.Y(NextCountPulse_0_sqmuxa_4_i_4)
);
defparam NextCountPulse_0_sqmuxa_4_4.INIT=4'h1;
// @36:258
  CFG2 NextCountPulse_0_sqmuxa_1_2 (
	.A(TimerPre[2]),
	.B(TimerPre[1]),
	.Y(NextCountPulse_0_sqmuxa_i_2)
);
defparam NextCountPulse_0_sqmuxa_1_2.INIT=4'h1;
// @36:141
  CFG2 un7_ctrlen_0_a2 (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(N_171)
);
defparam un7_ctrlen_0_a2.INIT=4'h2;
// @32:672
  CFG2 \CtrlReg_RNIVUIT[1]  (
	.A(CtrlReg_0),
	.B(RawTimInt_1z),
	.Y(N_20_i_0)
);
defparam \CtrlReg_RNIVUIT[1] .INIT=4'h8;
// @36:254
  CFG4 NextCountPulse_iv_4 (
	.A(NextCountPulse_0_sqmuxa_2_Z),
	.B(NextCountPulse_0_sqmuxa_5_Z),
	.C(NextCountPulse_0_sqmuxa_4_Z),
	.D(NextCountPulse_0_sqmuxa_6_Z),
	.Y(NextCountPulse_iv_4_Z)
);
defparam NextCountPulse_iv_4.INIT=16'hFFFE;
// @36:336
  CFG4 countiszero_11 (
	.A(Count[3]),
	.B(Count[2]),
	.C(Count[1]),
	.D(Count[0]),
	.Y(countiszero_11_Z)
);
defparam countiszero_11.INIT=16'h0001;
// @36:336
  CFG4 countiszero_10 (
	.A(Count[7]),
	.B(Count[6]),
	.C(Count[5]),
	.D(Count[4]),
	.Y(countiszero_10_Z)
);
defparam countiszero_10.INIT=16'h0001;
// @36:336
  CFG4 countiszero_9 (
	.A(Count[15]),
	.B(Count[14]),
	.C(Count[13]),
	.D(Count[12]),
	.Y(countiszero_9_Z)
);
defparam countiszero_9.INIT=16'h0001;
// @36:336
  CFG4 countiszero_8 (
	.A(Count[11]),
	.B(Count[10]),
	.C(Count[9]),
	.D(Count[8]),
	.Y(countiszero_8_Z)
);
defparam countiszero_8.INIT=16'h0001;
// @36:261
  CFG4 NextCountPulse_0_sqmuxa_2_1 (
	.A(PreScale[0]),
	.B(TimerPre[0]),
	.C(PreScale[2]),
	.D(PreScale[1]),
	.Y(NextCountPulse_0_sqmuxa_2_1_Z)
);
defparam NextCountPulse_0_sqmuxa_2_1.INIT=16'h2000;
// @36:197
  CFG3 un6_loaden (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un6_loaden_Z)
);
defparam un6_loaden.INIT=8'h01;
// @36:264
  CFG4 NextCountPulse_0_sqmuxa_3_4 (
	.A(PreScale[3]),
	.B(PreScale[2]),
	.C(PreScale[1]),
	.D(PreScale[0]),
	.Y(NextCountPulse_0_sqmuxa_3_i_4)
);
defparam NextCountPulse_0_sqmuxa_3_4.INIT=16'h8000;
// @36:449
  CFG2 DataOut_2_sqmuxa_0_a2 (
	.A(un3_prdatanexten_i),
	.B(N_171),
	.Y(N_172)
);
defparam DataOut_2_sqmuxa_0_a2.INIT=4'h8;
// @36:254
  CFG4 NextCountPulse_iv_5 (
	.A(NextCountPulse_0_sqmuxa_Z),
	.B(NextCountPulse_0_sqmuxa_1_Z),
	.C(NextCountPulse_0_sqmuxa_8_Z),
	.D(NextCountPulse_0_sqmuxa_3_Z),
	.Y(NextCountPulse_iv_5_Z)
);
defparam NextCountPulse_iv_5.INIT=16'hFFFE;
// @36:261
  CFG3 NextCountPulse_0_sqmuxa_2 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_2_1_Z),
	.C(TimerPre[2]),
	.Y(NextCountPulse_0_sqmuxa_2_Z)
);
defparam NextCountPulse_0_sqmuxa_2.INIT=8'h04;
// @36:258
  CFG4 NextCountPulse_0_sqmuxa_1 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale[1]),
	.D(PreScale[0]),
	.Y(NextCountPulse_0_sqmuxa_1_Z)
);
defparam NextCountPulse_0_sqmuxa_1.INIT=16'h4000;
// @36:255
  CFG4 NextCountPulse_0_sqmuxa (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale[0]),
	.D(TimerPre[0]),
	.Y(NextCountPulse_0_sqmuxa_Z)
);
defparam NextCountPulse_0_sqmuxa.INIT=16'h0040;
// @36:276
  CFG4 NextCountPulse_0_sqmuxa_7_3_0 (
	.A(PreScale[7]),
	.B(PreScale[6]),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_7_i_3_0)
);
defparam NextCountPulse_0_sqmuxa_7_3_0.INIT=16'h8000;
// @36:270
  CFG3 NextCountPulse_0_sqmuxa_5 (
	.A(NextCountPulse_0_sqmuxa_5_i_3),
	.B(NextCountPulse_0_sqmuxa_4_i_4),
	.C(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_5_Z)
);
defparam NextCountPulse_0_sqmuxa_5.INIT=8'h80;
// @36:267
  CFG4 NextCountPulse_0_sqmuxa_4 (
	.A(TimerPre[0]),
	.B(PreScale[4]),
	.C(NextCountPulse_0_sqmuxa_3_i_4),
	.D(NextCountPulse_0_sqmuxa_4_i_4),
	.Y(NextCountPulse_0_sqmuxa_4_Z)
);
defparam NextCountPulse_0_sqmuxa_4.INIT=16'h4000;
// @36:449
  CFG4 DataOut_1_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(un3_prdatanexten_i),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(DataOut_1_sqmuxa_Z)
);
defparam DataOut_1_sqmuxa.INIT=16'h0008;
// @36:452
  CFG4 \PrdataNext_iv_0_a3_0[0]  (
	.A(CtrlReg[0]),
	.B(TimerPre[0]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(N_172),
	.Y(N_131)
);
defparam \PrdataNext_iv_0_a3_0[0] .INIT=16'hCA00;
// @36:452
  CFG3 \PrdataNext_iv_0_o2[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(CtrlReg_0),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(N_129)
);
defparam \PrdataNext_iv_0_o2[0] .INIT=8'h4A;
// @36:449
  CFG2 DataOut_0_sqmuxa_i_o3 (
	.A(un3_prdatanexten_i),
	.B(un6_loaden_Z),
	.Y(N_118)
);
defparam DataOut_0_sqmuxa_i_o3.INIT=4'h7;
// @36:264
  CFG3 NextCountPulse_0_sqmuxa_3 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_3_i_4),
	.C(TimerPre[2]),
	.Y(NextCountPulse_0_sqmuxa_3_Z)
);
defparam NextCountPulse_0_sqmuxa_3.INIT=8'h04;
// @36:452
  CFG3 \PrdataNext_iv_0_a3_1_0[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(N_129),
	.C(RawTimInt_1z),
	.Y(PrdataNext_iv_0_a3_1[0])
);
defparam \PrdataNext_iv_0_a3_1_0[0] .INIT=8'h80;
// @36:336
  CFG4 countiszero (
	.A(countiszero_11_Z),
	.B(countiszero_10_Z),
	.C(countiszero_9_Z),
	.D(countiszero_8_Z),
	.Y(countiszero_Z)
);
defparam countiszero.INIT=16'h8000;
// @36:254
  CFG4 NextCountPulse_iv_RNO (
	.A(N_335),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale[9]),
	.D(PreScale[8]),
	.Y(un34_prescale_slv_m)
);
defparam NextCountPulse_iv_RNO.INIT=16'h8000;
// @36:279
  CFG4 NextCountPulse_0_sqmuxa_8 (
	.A(TimerPre[0]),
	.B(PreScale[8]),
	.C(NextCountPulse_0_sqmuxa_7_i_3_0),
	.D(NextCountPulse_0_sqmuxa_i_2),
	.Y(NextCountPulse_0_sqmuxa_8_Z)
);
defparam NextCountPulse_0_sqmuxa_8.INIT=16'h4000;
// @36:273
  CFG4 NextCountPulse_0_sqmuxa_6 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_6_0),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_6_Z)
);
defparam NextCountPulse_0_sqmuxa_6.INIT=16'h4000;
// @36:276
  CFG2 NextCountPulse_0_sqmuxa_7 (
	.A(NextCountPulse_0_sqmuxa_7_i_3_0),
	.B(TimerPre[3]),
	.Y(NextCountPulse_0_sqmuxa_7_Z)
);
defparam NextCountPulse_0_sqmuxa_7.INIT=4'h2;
// @36:140
  CFG3 un3_ctrlen (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(N_117),
	.Y(un3_ctrlen_Z)
);
defparam un3_ctrlen.INIT=8'h20;
// @36:449
  CFG3 un3_prdatanexten_0_a3 (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(N_117),
	.Y(un3_prdatanexten_i)
);
defparam un3_prdatanexten_0_a3.INIT=8'h02;
// @36:452
  CFG4 \PrdataNext_0_iv_0[1]  (
	.A(Load[1]),
	.B(Count[1]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_0_iv_0[1])
);
defparam \PrdataNext_0_iv_0[1] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[2]  (
	.A(Load[2]),
	.B(Count[2]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_0_iv_0[2])
);
defparam \PrdataNext_0_iv_0[2] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0_0[3]  (
	.A(Load[3]),
	.B(Count[3]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_0_iv_0_0[3])
);
defparam \PrdataNext_0_iv_0_0[3] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_iv_0_1[0]  (
	.A(Load[0]),
	.B(Count[0]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext_iv_0_1[0])
);
defparam \PrdataNext_iv_0_1[0] .INIT=16'hCE0A;
// @36:174
  CFG3 un5_prescaleen (
	.A(un3_ctrlen_Z),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(N_171),
	.Y(un5_prescaleen_Z)
);
defparam un5_prescaleen.INIT=8'h80;
// @36:390
  CFG4 un5_intclren (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(un3_ctrlen_Z),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(COREABC_C0_0_APB3master_PADDR[3]),
	.Y(un5_intclren_Z)
);
defparam un5_intclren.INIT=16'h0040;
// @36:452
  CFG4 \PrdataNext_0_iv_0[4]  (
	.A(Load[4]),
	.B(Count[4]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[4])
);
defparam \PrdataNext_0_iv_0[4] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[5]  (
	.A(Load[5]),
	.B(Count[5]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[5])
);
defparam \PrdataNext_0_iv_0[5] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[6]  (
	.A(Load[6]),
	.B(Count[6]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[6])
);
defparam \PrdataNext_0_iv_0[6] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[7]  (
	.A(Load[7]),
	.B(Count[7]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[7])
);
defparam \PrdataNext_0_iv_0[7] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[8]  (
	.A(Load[8]),
	.B(Count[8]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[8])
);
defparam \PrdataNext_0_iv_0[8] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[9]  (
	.A(Load[9]),
	.B(Count[9]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[9])
);
defparam \PrdataNext_0_iv_0[9] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[10]  (
	.A(Load[10]),
	.B(Count[10]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[10])
);
defparam \PrdataNext_0_iv_0[10] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[11]  (
	.A(Load[11]),
	.B(Count[11]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[11])
);
defparam \PrdataNext_0_iv_0[11] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[12]  (
	.A(Load[12]),
	.B(Count[12]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[12])
);
defparam \PrdataNext_0_iv_0[12] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[13]  (
	.A(Load[13]),
	.B(Count[13]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[13])
);
defparam \PrdataNext_0_iv_0[13] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[14]  (
	.A(Load[14]),
	.B(Count[14]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[14])
);
defparam \PrdataNext_0_iv_0[14] .INIT=16'hCE0A;
// @36:452
  CFG4 \PrdataNext_0_iv_0[15]  (
	.A(Load[15]),
	.B(Count[15]),
	.C(N_118),
	.D(DataOut_1_sqmuxa_Z),
	.Y(PrdataNext[15])
);
defparam \PrdataNext_0_iv_0[15] .INIT=16'hCE0A;
// @36:196
  CFG2 un5_loaden (
	.A(un3_ctrlen_Z),
	.B(un6_loaden_Z),
	.Y(un5_loaden_Z)
);
defparam un5_loaden.INIT=4'h8;
// @36:336
  CFG2 Count_0_sqmuxa (
	.A(countiszero_Z),
	.B(CtrlReg[2]),
	.Y(Count_0_sqmuxa_Z)
);
defparam Count_0_sqmuxa.INIT=4'h8;
// @36:452
  CFG4 \PrdataNext_0_iv_1[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(CtrlReg_0),
	.C(PrdataNext_0_iv_0[1]),
	.D(N_172),
	.Y(PrdataNext_0_iv_1[1])
);
defparam \PrdataNext_0_iv_1[1] .INIT=16'hF4F0;
// @36:452
  CFG4 \PrdataNext_0_iv_1[2]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(CtrlReg[2]),
	.C(PrdataNext_0_iv_0[2]),
	.D(N_172),
	.Y(PrdataNext_0_iv_1[2])
);
defparam \PrdataNext_0_iv_1[2] .INIT=16'hF4F0;
// @36:452
  CFG4 \PrdataNext_0_iv_0[3]  (
	.A(TimerPre[3]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(N_172),
	.D(PrdataNext_0_iv_0_0[3]),
	.Y(PrdataNext[3])
);
defparam \PrdataNext_0_iv_0[3] .INIT=16'hFF80;
// @36:254
  CFG4 NextCountPulse_iv (
	.A(NextCountPulse_iv_4_Z),
	.B(NextCountPulse_0_sqmuxa_7_Z),
	.C(un34_prescale_slv_m),
	.D(NextCountPulse_iv_5_Z),
	.Y(NextCountPulse)
);
defparam NextCountPulse_iv.INIT=16'hFFFE;
// @36:452
  CFG4 \PrdataNext_0_iv[1]  (
	.A(TimerPre[1]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(N_172),
	.D(PrdataNext_0_iv_1[1]),
	.Y(PrdataNext[1])
);
defparam \PrdataNext_0_iv[1] .INIT=16'hFF80;
// @36:452
  CFG4 \PrdataNext_0_iv[2]  (
	.A(TimerPre[2]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(N_172),
	.D(PrdataNext_0_iv_1[2]),
	.Y(PrdataNext[2])
);
defparam \PrdataNext_0_iv[2] .INIT=16'hFF80;
// @36:452
  CFG4 \PrdataNext_iv_0[0]  (
	.A(N_131),
	.B(PrdataNext_iv_0_1[0]),
	.C(PrdataNext_iv_0_a3_1[0]),
	.D(un3_prdatanexten_i),
	.Y(PrdataNext[0])
);
defparam \PrdataNext_iv_0[0] .INIT=16'hFEEE;
// @36:360
  CFG4 un3_nxtrawtimint (
	.A(CountIsZeroReg_Z),
	.B(IntClr_Z),
	.C(countiszero_Z),
	.D(RawTimInt_1z),
	.Y(un3_nxtrawtimint_Z)
);
defparam un3_nxtrawtimint.INIT=16'h3310;
// @36:240
  CFG4 \p_PrescalerSeq.un9_loadenreg  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un6_ctrlen_Z),
	.C(LoadEnReg_Z),
	.D(Count_0_sqmuxa_Z),
	.Y(un9_loadenreg)
);
defparam \p_PrescalerSeq.un9_loadenreg .INIT=16'hF4F0;
// @36:233
  CFG2 \PreScale_lm_0[9]  (
	.A(un9_loadenreg),
	.B(PreScale_s[9]),
	.Y(PreScale_lm[9])
);
defparam \PreScale_lm_0[9] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[8]  (
	.A(un9_loadenreg),
	.B(PreScale_s[8]),
	.Y(PreScale_lm[8])
);
defparam \PreScale_lm_0[8] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[7]  (
	.A(un9_loadenreg),
	.B(PreScale_s[7]),
	.Y(PreScale_lm[7])
);
defparam \PreScale_lm_0[7] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[6]  (
	.A(un9_loadenreg),
	.B(PreScale_s[6]),
	.Y(PreScale_lm[6])
);
defparam \PreScale_lm_0[6] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[5]  (
	.A(un9_loadenreg),
	.B(PreScale_s[5]),
	.Y(PreScale_lm[5])
);
defparam \PreScale_lm_0[5] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[4]  (
	.A(un9_loadenreg),
	.B(PreScale_s[4]),
	.Y(PreScale_lm[4])
);
defparam \PreScale_lm_0[4] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[3]  (
	.A(un9_loadenreg),
	.B(PreScale_s[3]),
	.Y(PreScale_lm[3])
);
defparam \PreScale_lm_0[3] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[2]  (
	.A(un9_loadenreg),
	.B(PreScale_s[2]),
	.Y(PreScale_lm[2])
);
defparam \PreScale_lm_0[2] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[1]  (
	.A(un9_loadenreg),
	.B(PreScale_s[1]),
	.Y(PreScale_lm[1])
);
defparam \PreScale_lm_0[1] .INIT=4'h4;
// @37:84
  CFG4 CountPulse_RNIU3AG1 (
	.A(CountPulse_Z),
	.B(CtrlReg[0]),
	.C(Count_0_sqmuxa_Z),
	.D(un9_loadenreg),
	.Y(Counte)
);
defparam CountPulse_RNIU3AG1.INIT=16'hFF08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer */

module CoreTimer_C0 (
  CtrlReg_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  PWDATA_M_i_m2_0,
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  RawTimInt,
  N_20_i_0,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  N_117
)
;
output CtrlReg_0 ;
output [15:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input PWDATA_M_i_m2_0 ;
input [15:0] COREABC_C0_0_APB3master_PWDATA ;
input [4:2] COREABC_C0_0_APB3master_PADDR ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output RawTimInt ;
output N_20_i_0 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
input N_117 ;
wire CtrlReg_0 ;
wire PWDATA_M_i_m2_0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire RawTimInt ;
wire N_20_i_0 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire N_117 ;
wire N_1794 ;
wire GND ;
wire VCC ;
// @37:84
  CoreTimer CoreTimer_C0_0 (
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[4:2]),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[15:8], N_1794, COREABC_C0_0_APB3master_PWDATA[6:0]}),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[15:0]),
	.CtrlReg_0(CtrlReg_0),
	.N_117(N_117),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.N_20_i_0(N_20_i_0),
	.RawTimInt_1z(RawTimInt),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_C0 */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @21:107
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @21:98
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
//@38:83
//@38:83
// @21:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C6308C271839DEC0404072000301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @38:83
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module I2C_Core (
  i2c_reg_ctrl_4,
  i2c_reg_ctrl_0,
  status_sig_d_0,
  uSRAM_B_DOUT_sig,
  i2c_reg_datI,
  i2c_reg_clk,
  i2c_status_out_0,
  i2c_data_out,
  i2c_instruct_sig,
  i2c_instruct_sig_0_iv_0,
  i2c_run,
  N_491_2,
  i2c_initiate_sig,
  i2c_int,
  Board_J11_c,
  Board_J10_c,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN,
  SDAO_sig_i,
  SCLO_sig_i
)
;
input i2c_reg_ctrl_4 ;
input i2c_reg_ctrl_0 ;
input status_sig_d_0 ;
input [7:0] uSRAM_B_DOUT_sig ;
input [7:0] i2c_reg_datI ;
input [15:1] i2c_reg_clk ;
output i2c_status_out_0 ;
output [7:0] i2c_data_out ;
input [1:0] i2c_instruct_sig ;
input i2c_instruct_sig_0_iv_0 ;
input i2c_run ;
output N_491_2 ;
input i2c_initiate_sig ;
output i2c_int ;
input Board_J11_c ;
input Board_J10_c ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
output SDAO_sig_i ;
output SCLO_sig_i ;
wire i2c_reg_ctrl_4 ;
wire i2c_reg_ctrl_0 ;
wire status_sig_d_0 ;
wire i2c_status_out_0 ;
wire i2c_instruct_sig_0_iv_0 ;
wire i2c_run ;
wire N_491_2 ;
wire i2c_initiate_sig ;
wire i2c_int ;
wire Board_J11_c ;
wire Board_J10_c ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire SDAO_sig_i ;
wire SCLO_sig_i ;
wire [15:0] i2c_clk_cnt;
wire [0:0] i2c_clk_cnt_lm_0_fast;
wire [2:0] i2c_instr_reg_2_RNO;
wire [2:0] SDA_filt;
wire [1:0] SCLI_sig_history;
wire [0:0] SCLI_sig_history_5;
wire [1:0] SDAI_sig_history;
wire [0:0] SDAI_sig_history_6;
wire [2:0] bit_counter;
wire [1:1] bit_counter_7;
wire [2:0] SCL_filt;
wire [2:0] i2c_instr_reg;
wire [0:0] i2c_read_reg;
wire [0:0] i2c_read_reg_5;
wire [16:0] i2c_state_cur;
wire [1:1] status_sig_ns;
wire [0:0] status_sig_ns_i_a4_1_0;
wire [13:0] i2c_state_cur_ns;
wire [15:1] i2c_clk_cnt_s;
wire [14:1] un20_i2c_bus_ready_cnt_a_4;
wire [13:1] un14_i2c_clk_cnt_a_4;
wire [7:0] un20_i2c_bus_ready_cnt_0_data_tmp;
wire [7:0] un14_i2c_clk_cnt_0_data_tmp;
wire [14:1] i2c_clk_cnt_cry;
wire [14:1] i2c_clk_cnt_cry_Y;
wire [15:15] i2c_clk_cnt_s_FCO;
wire [15:15] i2c_clk_cnt_s_Y;
wire [0:0] bit_counter_7_i_m2_1_1;
wire [0:0] status_sig_ns_i_a3_2;
wire [0:0] status_sig_ns_i_a4_0;
wire [13:13] i2c_state_cur_ns_0;
wire [0:0] status_sig_ns_i_0;
wire [1:1] bit_counter_7_0_0;
wire SCLO_sig_Z ;
wire SDAO_sig_Z ;
wire state_handshake_Z ;
wire state_handshake_i_0 ;
wire i2c_bus_ready_Z ;
wire i2c_bus_ready_i ;
wire un40_i2c_state_cur ;
wire GND ;
wire VCC ;
wire i2c_read_reg_299 ;
wire N_188_i ;
wire N_191_i ;
wire un1_i2c_instr_reg_0_sqmuxa_Z ;
wire N_186_i ;
wire i2c_bus_busy_sig_Z ;
wire un48_sdai_sig_history ;
wire i2c_clk_pulse_Z ;
wire un1_status_sig_2_Z ;
wire un1_i2c_bus_ready_cnt_i ;
wire i2c_bus_ready_0_sqmuxa_Z ;
wire i2c_bus_ready_1_sqmuxa_1_i_Z ;
wire SDAO_sig_6_iv_i ;
wire N_183_i ;
wire did_ack_Z ;
wire did_ack_4 ;
wire N_243 ;
wire un1_state_handshake_0_sqmuxa_0_Z ;
wire i2c_bus_ready_cnt_Z ;
wire i2c_bus_ready_cnt_0_sqmuxa_i_Z ;
wire N_485_i ;
wire N_149_i ;
wire N_155_i ;
wire N_163_i ;
wire N_147_i ;
wire initiate_last_Z ;
wire SCL_mismatch_Z ;
wire SCL_mismatch_1 ;
wire i2c_clk_cnte ;
wire un1_i2c_clk_cnt_1_sqmuxa_Z ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_3 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_3_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_5 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_5_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_7 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_7_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_9 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_9_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_11 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_11_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_13 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_13_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_Y ;
wire un14_i2c_clk_cnt_a_4_cry_0 ;
wire un14_i2c_clk_cnt_a_4_cry_0_S ;
wire un14_i2c_clk_cnt_a_4_cry_0_Y ;
wire un14_i2c_clk_cnt_a_4_cry_1 ;
wire un14_i2c_clk_cnt_a_4_cry_1_Y ;
wire un14_i2c_clk_cnt_a_4_cry_2 ;
wire un14_i2c_clk_cnt_a_4_cry_2_Y ;
wire un14_i2c_clk_cnt_a_4_cry_3 ;
wire un14_i2c_clk_cnt_a_4_cry_3_Y ;
wire un14_i2c_clk_cnt_a_4_cry_4 ;
wire un14_i2c_clk_cnt_a_4_cry_4_Y ;
wire un14_i2c_clk_cnt_a_4_cry_5 ;
wire un14_i2c_clk_cnt_a_4_cry_5_Y ;
wire un14_i2c_clk_cnt_a_4_cry_6 ;
wire un14_i2c_clk_cnt_a_4_cry_6_Y ;
wire un14_i2c_clk_cnt_a_4_cry_7 ;
wire un14_i2c_clk_cnt_a_4_cry_7_Y ;
wire un14_i2c_clk_cnt_a_4_cry_8 ;
wire un14_i2c_clk_cnt_a_4_cry_8_Y ;
wire un14_i2c_clk_cnt_a_4_cry_9 ;
wire un14_i2c_clk_cnt_a_4_cry_9_Y ;
wire un14_i2c_clk_cnt_a_4_cry_10 ;
wire un14_i2c_clk_cnt_a_4_cry_10_Y ;
wire un14_i2c_clk_cnt_a_4_cry_11 ;
wire un14_i2c_clk_cnt_a_4_cry_11_Y ;
wire un14_i2c_clk_cnt_a_4_cry_12 ;
wire un14_i2c_clk_cnt_a_4_cry_12_Y ;
wire un14_i2c_clk_cnt_a_4_cry_13 ;
wire un14_i2c_clk_cnt_a_4_cry_13_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_Y ;
wire un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_S ;
wire un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_Y ;
wire un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_S ;
wire un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_Y ;
wire un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_S ;
wire un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_Y ;
wire un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_S ;
wire un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_Y ;
wire un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_S ;
wire un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_Y ;
wire un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_S ;
wire un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_Y ;
wire un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_S ;
wire un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_Y ;
wire un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_S ;
wire un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_Y ;
wire i2c_clk_cnt_s_790_FCO ;
wire i2c_clk_cnt_s_790_S ;
wire i2c_clk_cnt_s_790_Y ;
wire un15_bit_to_sda_7_1_0_co1_3 ;
wire un15_bit_to_sda_7_1_0_wmux_8_S ;
wire un15_bit_to_sda ;
wire un15_bit_to_sda_7_1_0_y3 ;
wire un15_bit_to_sda_7_1_0_y1 ;
wire un15_bit_to_sda_7_1_0_y0_3 ;
wire un15_bit_to_sda_7_1_0_co0_3 ;
wire un15_bit_to_sda_7_1_0_wmux_7_S ;
wire un15_bit_to_sda_7_1_0_y5 ;
wire un15_bit_to_sda_7_1_0_y7 ;
wire un15_bit_to_sda_7_1_0_co1_2 ;
wire un15_bit_to_sda_7_1_0_wmux_6_S ;
wire un15_bit_to_sda_7_1_0_y0_2 ;
wire un15_bit_to_sda_7_1_0_co0_2 ;
wire un15_bit_to_sda_7_1_0_wmux_5_S ;
wire un15_bit_to_sda_7_1_0_co1_1 ;
wire un15_bit_to_sda_7_1_0_wmux_4_S ;
wire un15_bit_to_sda_7_1_0_y0_1 ;
wire un15_bit_to_sda_7_1_0_co0_1 ;
wire un15_bit_to_sda_7_1_0_wmux_3_S ;
wire un15_bit_to_sda_7_1_0_co1_0 ;
wire un15_bit_to_sda_7_1_0_wmux_2_S ;
wire un15_bit_to_sda_7_1_0_y0_0 ;
wire un15_bit_to_sda_7_1_0_co0_0 ;
wire un15_bit_to_sda_7_1_0_wmux_1_S ;
wire un15_bit_to_sda_7_1_0_co1 ;
wire un15_bit_to_sda_7_1_0_wmux_0_S ;
wire un15_bit_to_sda_7_1_0_y0 ;
wire un15_bit_to_sda_7_1_0_co0 ;
wire un15_bit_to_sda_7_1_0_wmux_S ;
wire N_411 ;
wire N_204_li ;
wire un13_i2c_clk_pulse ;
wire un1_i2c_instr_reg_0_sqmuxa_i_tz ;
wire un8_i2c_bus_ready_cnt ;
wire un1_i2c_bus_ready_1_sqmuxa_1_1_Z ;
wire un1_i2c_bus_ready_1_sqmuxa_1_Z ;
wire N_226 ;
wire N_497_2 ;
wire un2_bit_to_sda_i ;
wire N_242_i ;
wire un15_bit_to_sda_i_m_0 ;
wire un1_scl_mismatch_tz_Z ;
wire N_303_i ;
wire un34_sdai_sig_history_1 ;
wire N_257_i ;
wire un1_i2c_state_cur_11_0_a3_0_2 ;
wire N_223 ;
wire N_203_i ;
wire N_494 ;
wire N_258_i ;
wire N_200_i ;
wire N_497 ;
wire N_493 ;
wire N_305 ;
wire N_247 ;
wire N_246 ;
wire N_261 ;
wire N_209 ;
wire N_490 ;
wire N_255_1 ;
wire N_202 ;
wire N_265 ;
wire N_201 ;
wire N_228 ;
wire N_249 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_306 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
  CFG1 SCLO_sig_RNIPUP8 (
	.A(SCLO_sig_Z),
	.Y(SCLO_sig_i)
);
defparam SCLO_sig_RNIPUP8.INIT=2'h1;
  CFG1 SDAO_sig_RNIFDPB (
	.A(SDAO_sig_Z),
	.Y(SDAO_sig_i)
);
defparam SDAO_sig_RNIFDPB.INIT=2'h1;
  CFG1 state_handshake_RNO (
	.A(state_handshake_Z),
	.Y(state_handshake_i_0)
);
defparam state_handshake_RNO.INIT=2'h1;
  CFG1 i2c_bus_ready_cnt_RNO (
	.A(i2c_bus_ready_Z),
	.Y(i2c_bus_ready_i)
);
defparam i2c_bus_ready_cnt_RNO.INIT=2'h1;
// @24:242
  CFG1 \i2c_clk_cnt_lm_0_fast[0]  (
	.A(i2c_clk_cnt[0]),
	.Y(i2c_clk_cnt_lm_0_fast[0])
);
defparam \i2c_clk_cnt_lm_0_fast[0] .INIT=2'h1;
// @42:173
  CFG2 \i2c_instr_reg_2_RNO[2]  (
	.A(i2c_instruct_sig_0_iv_0),
	.B(un40_i2c_state_cur),
	.Y(i2c_instr_reg_2_RNO[2])
);
defparam \i2c_instr_reg_2_RNO[2] .INIT=4'h4;
// @42:173
  CFG2 \i2c_instr_reg_2_RNO[1]  (
	.A(i2c_instruct_sig[1]),
	.B(un40_i2c_state_cur),
	.Y(i2c_instr_reg_2_RNO[1])
);
defparam \i2c_instr_reg_2_RNO[1] .INIT=4'h8;
// @42:173
  CFG2 \i2c_instr_reg_2_RNO[0]  (
	.A(i2c_instruct_sig[0]),
	.B(un40_i2c_state_cur),
	.Y(i2c_instr_reg_2_RNO[0])
);
defparam \i2c_instr_reg_2_RNO[0] .INIT=4'h8;
// @24:136
  SLE \SDA_filt[1]  (
	.Q(SDA_filt[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDA_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDA_filt[2]  (
	.Q(SDA_filt[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDA_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[5]  (
	.Q(i2c_data_out[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[3]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[6]  (
	.Q(i2c_data_out[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[4]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[7]  (
	.Q(i2c_data_out[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[5]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[8]  (
	.Q(i2c_data_out[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[6]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCLI_sig_history[0]  (
	.Q(SCLI_sig_history[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_sig_history_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCLI_sig_history[1]  (
	.Q(SCLI_sig_history[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_sig_history[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDAI_sig_history[0]  (
	.Q(SDAI_sig_history[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_sig_history_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDAI_sig_history[1]  (
	.Q(SDAI_sig_history[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_sig_history[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \bit_counter[0]  (
	.Q(bit_counter[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_188_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \bit_counter[1]  (
	.Q(bit_counter[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(bit_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \bit_counter[2]  (
	.Q(bit_counter[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_191_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCL_filt[0]  (
	.Q(SCL_filt[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Board_J10_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCL_filt[1]  (
	.Q(SCL_filt[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCL_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCL_filt[2]  (
	.Q(SCL_filt[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCL_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDA_filt[0]  (
	.Q(SDA_filt[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Board_J11_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:173
  SLE \i2c_instr_reg_2[0]  (
	.Q(i2c_instr_reg[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_instr_reg_2_RNO[0]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:173
  SLE \i2c_instr_reg_2[1]  (
	.Q(i2c_instr_reg[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_instr_reg_2_RNO[1]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:173
  SLE \i2c_instr_reg_2[2]  (
	.Q(i2c_instr_reg[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_instr_reg_2_RNO[2]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[0]  (
	.Q(i2c_read_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_read_reg_5[0]),
	.EN(N_186_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[1]  (
	.Q(i2c_data_out[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_read_reg[0]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[2]  (
	.Q(i2c_data_out[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[0]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[3]  (
	.Q(i2c_data_out[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[1]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[4]  (
	.Q(i2c_data_out[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[2]),
	.EN(i2c_read_reg_299),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:179
  SLE i2c_bus_busy_sig (
	.Q(i2c_bus_busy_sig_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_sig_history[1]),
	.EN(un48_sdai_sig_history),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:242
  SLE i2c_clk_pulse (
	.Q(i2c_clk_pulse_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_status_sig_2_Z),
	.EN(un1_i2c_bus_ready_cnt_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:242
  SLE i2c_bus_ready (
	.Q(i2c_bus_ready_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_bus_ready_0_sqmuxa_Z),
	.EN(i2c_bus_ready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE SDAO_sig (
	.Q(SDAO_sig_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAO_sig_6_iv_i),
	.EN(N_183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE did_ack (
	.Q(did_ack_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(did_ack_4),
	.EN(i2c_state_cur[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE SCLO_sig (
	.Q(SCLO_sig_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_243),
	.EN(N_183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE state_handshake (
	.Q(state_handshake_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(state_handshake_i_0),
	.EN(un1_state_handshake_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:179
  SLE i2c_bus_ready_cnt (
	.Q(i2c_bus_ready_cnt_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_bus_ready_i),
	.EN(i2c_bus_ready_cnt_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \status_sig[0]  (
	.Q(i2c_status_out_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_485_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \status_sig[1]  (
	.Q(i2c_int),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(status_sig_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[14]  (
	.Q(i2c_state_cur[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_149_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[13]  (
	.Q(i2c_state_cur[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[14]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[12]  (
	.Q(i2c_state_cur[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[13]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[11]  (
	.Q(i2c_state_cur[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_155_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[10]  (
	.Q(i2c_state_cur[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[11]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[9]  (
	.Q(i2c_state_cur[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[10]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[8]  (
	.Q(i2c_state_cur[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[9]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[7]  (
	.Q(i2c_state_cur[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_163_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[6]  (
	.Q(i2c_state_cur[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[7]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[5]  (
	.Q(i2c_state_cur[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[6]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[4]  (
	.Q(i2c_state_cur[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[5]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[3]  (
	.Q(i2c_state_cur[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[2]  (
	.Q(i2c_state_cur[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[3]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[1]  (
	.Q(i2c_state_cur[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[2]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[0]  (
	.Q(i2c_state_cur[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[1]),
	.EN(status_sig_ns_i_a4_1_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[16]  (
	.Q(i2c_state_cur[16]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[15]  (
	.Q(i2c_state_cur[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_147_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE initiate_last (
	.Q(initiate_last_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_initiate_sig),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE SCL_mismatch (
	.Q(SCL_mismatch_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCL_mismatch_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:242
  SLE \i2c_clk_cnt[0]  (
	.Q(i2c_clk_cnt[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_lm_0_fast[0]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[1]  (
	.Q(i2c_clk_cnt[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[1]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[2]  (
	.Q(i2c_clk_cnt[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[2]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[3]  (
	.Q(i2c_clk_cnt[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[3]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[4]  (
	.Q(i2c_clk_cnt[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[4]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[5]  (
	.Q(i2c_clk_cnt[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[5]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[6]  (
	.Q(i2c_clk_cnt[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[6]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[7]  (
	.Q(i2c_clk_cnt[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[7]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[8]  (
	.Q(i2c_clk_cnt[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[8]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[9]  (
	.Q(i2c_clk_cnt[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[9]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[10]  (
	.Q(i2c_clk_cnt[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[10]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[11]  (
	.Q(i2c_clk_cnt[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[11]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[12]  (
	.Q(i2c_clk_cnt[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[12]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[13]  (
	.Q(i2c_clk_cnt[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[13]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[14]  (
	.Q(i2c_clk_cnt[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[14]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[15]  (
	.Q(i2c_clk_cnt[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[15]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_0),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_0_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_0_Y),
	.B(i2c_reg_clk[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_1),
	.S(un20_i2c_bus_ready_cnt_a_4[1]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_1_Y),
	.B(i2c_reg_clk[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_2),
	.S(un20_i2c_bus_ready_cnt_a_4[2]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_2_Y),
	.B(i2c_reg_clk[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_3  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_3),
	.S(un20_i2c_bus_ready_cnt_a_4[3]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_3_Y),
	.B(i2c_reg_clk[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_3 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_4),
	.S(un20_i2c_bus_ready_cnt_a_4[4]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_4_Y),
	.B(i2c_reg_clk[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_5  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_5),
	.S(un20_i2c_bus_ready_cnt_a_4[5]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_5_Y),
	.B(i2c_reg_clk[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_5 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_6),
	.S(un20_i2c_bus_ready_cnt_a_4[6]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_6_Y),
	.B(i2c_reg_clk[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_7  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_7),
	.S(un20_i2c_bus_ready_cnt_a_4[7]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_7_Y),
	.B(i2c_reg_clk[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_7 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_8),
	.S(un20_i2c_bus_ready_cnt_a_4[8]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_8_Y),
	.B(i2c_reg_clk[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_9  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_9),
	.S(un20_i2c_bus_ready_cnt_a_4[9]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_9_Y),
	.B(i2c_reg_clk[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_9 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_10),
	.S(un20_i2c_bus_ready_cnt_a_4[10]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_10_Y),
	.B(i2c_reg_clk[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_11  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_11),
	.S(un20_i2c_bus_ready_cnt_a_4[11]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_11_Y),
	.B(i2c_reg_clk[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_11 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_12),
	.S(un20_i2c_bus_ready_cnt_a_4[12]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_12_Y),
	.B(i2c_reg_clk[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_13  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_13),
	.S(un20_i2c_bus_ready_cnt_a_4[13]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_13_Y),
	.B(i2c_reg_clk[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_13 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_14),
	.S(un20_i2c_bus_ready_cnt_a_4[14]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_14_Y),
	.B(i2c_reg_clk[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_13)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_0),
	.S(un14_i2c_clk_cnt_a_4_cry_0_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_0_Y),
	.B(i2c_reg_clk[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_1),
	.S(un14_i2c_clk_cnt_a_4[1]),
	.Y(un14_i2c_clk_cnt_a_4_cry_1_Y),
	.B(i2c_reg_clk[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_2),
	.S(un14_i2c_clk_cnt_a_4[2]),
	.Y(un14_i2c_clk_cnt_a_4_cry_2_Y),
	.B(i2c_reg_clk[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_3  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_3),
	.S(un14_i2c_clk_cnt_a_4[3]),
	.Y(un14_i2c_clk_cnt_a_4_cry_3_Y),
	.B(i2c_reg_clk[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_3 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_4),
	.S(un14_i2c_clk_cnt_a_4[4]),
	.Y(un14_i2c_clk_cnt_a_4_cry_4_Y),
	.B(i2c_reg_clk[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_5  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_5),
	.S(un14_i2c_clk_cnt_a_4[5]),
	.Y(un14_i2c_clk_cnt_a_4_cry_5_Y),
	.B(i2c_reg_clk[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_5 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_6),
	.S(un14_i2c_clk_cnt_a_4[6]),
	.Y(un14_i2c_clk_cnt_a_4_cry_6_Y),
	.B(i2c_reg_clk[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_7  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_7),
	.S(un14_i2c_clk_cnt_a_4[7]),
	.Y(un14_i2c_clk_cnt_a_4_cry_7_Y),
	.B(i2c_reg_clk[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_7 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_8),
	.S(un14_i2c_clk_cnt_a_4[8]),
	.Y(un14_i2c_clk_cnt_a_4_cry_8_Y),
	.B(i2c_reg_clk[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_9  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_9),
	.S(un14_i2c_clk_cnt_a_4[9]),
	.Y(un14_i2c_clk_cnt_a_4_cry_9_Y),
	.B(i2c_reg_clk[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_9 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_10),
	.S(un14_i2c_clk_cnt_a_4[10]),
	.Y(un14_i2c_clk_cnt_a_4_cry_10_Y),
	.B(i2c_reg_clk[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_11  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_11),
	.S(un14_i2c_clk_cnt_a_4[11]),
	.Y(un14_i2c_clk_cnt_a_4_cry_11_Y),
	.B(i2c_reg_clk[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_11 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_12),
	.S(un14_i2c_clk_cnt_a_4[12]),
	.Y(un14_i2c_clk_cnt_a_4_cry_12_Y),
	.B(i2c_reg_clk[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_13),
	.S(un14_i2c_clk_cnt_a_4[13]),
	.Y(un14_i2c_clk_cnt_a_4_cry_13_Y),
	.B(i2c_reg_clk[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13 .INIT=20'h65500;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[0]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un20_i2c_bus_ready_cnt_a_4[1]),
	.A(i2c_reg_clk[1]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ .INIT=20'h64182;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[1]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un20_i2c_bus_ready_cnt_a_4[2]),
	.A(un20_i2c_bus_ready_cnt_a_4[3]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[2]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un20_i2c_bus_ready_cnt_a_4[4]),
	.A(un20_i2c_bus_ready_cnt_a_4[5]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[3]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un20_i2c_bus_ready_cnt_a_4[6]),
	.A(un20_i2c_bus_ready_cnt_a_4[7]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[4]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un20_i2c_bus_ready_cnt_a_4[8]),
	.A(un20_i2c_bus_ready_cnt_a_4[9]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[5]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un20_i2c_bus_ready_cnt_a_4[10]),
	.A(un20_i2c_bus_ready_cnt_a_4[11]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[6]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un20_i2c_bus_ready_cnt_a_4[12]),
	.A(un20_i2c_bus_ready_cnt_a_4[13]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un20_i2c_bus_ready_cnt_a_4[14]),
	.A(un20_i2c_bus_ready_cnt_a_4_cry_14),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07 .INIT=20'h62184;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[0]),
	.S(un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un14_i2c_clk_cnt_a_4[1]),
	.A(i2c_reg_clk[2]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41 .INIT=20'h64182;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[1]),
	.S(un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un14_i2c_clk_cnt_a_4[2]),
	.A(un14_i2c_clk_cnt_a_4[3]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4_RNI8P914  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[2]),
	.S(un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un14_i2c_clk_cnt_a_4[4]),
	.A(un14_i2c_clk_cnt_a_4[5]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4_RNI8P914 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[3]),
	.S(un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un14_i2c_clk_cnt_a_4[6]),
	.A(un14_i2c_clk_cnt_a_4[7]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[4]),
	.S(un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un14_i2c_clk_cnt_a_4[8]),
	.A(un14_i2c_clk_cnt_a_4[9]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[5]),
	.S(un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un14_i2c_clk_cnt_a_4[10]),
	.A(un14_i2c_clk_cnt_a_4[11]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[6]),
	.S(un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un14_i2c_clk_cnt_a_4[12]),
	.A(un14_i2c_clk_cnt_a_4[13]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8 .INIT=20'h68421;
// @42:173
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13_RNIN8669  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[7]),
	.S(un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un14_i2c_clk_cnt_a_4_cry_13),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13_RNIN8669 .INIT=20'h61800;
// @24:242
  ARI1 i2c_clk_cnt_s_790 (
	.FCO(i2c_clk_cnt_s_790_FCO),
	.S(i2c_clk_cnt_s_790_S),
	.Y(i2c_clk_cnt_s_790_Y),
	.B(i2c_clk_cnt[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam i2c_clk_cnt_s_790.INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[1]  (
	.FCO(i2c_clk_cnt_cry[1]),
	.S(i2c_clk_cnt_s[1]),
	.Y(i2c_clk_cnt_cry_Y[1]),
	.B(i2c_clk_cnt[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_s_790_FCO)
);
defparam \i2c_clk_cnt_cry[1] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[2]  (
	.FCO(i2c_clk_cnt_cry[2]),
	.S(i2c_clk_cnt_s[2]),
	.Y(i2c_clk_cnt_cry_Y[2]),
	.B(i2c_clk_cnt[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[1])
);
defparam \i2c_clk_cnt_cry[2] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[3]  (
	.FCO(i2c_clk_cnt_cry[3]),
	.S(i2c_clk_cnt_s[3]),
	.Y(i2c_clk_cnt_cry_Y[3]),
	.B(i2c_clk_cnt[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[2])
);
defparam \i2c_clk_cnt_cry[3] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[4]  (
	.FCO(i2c_clk_cnt_cry[4]),
	.S(i2c_clk_cnt_s[4]),
	.Y(i2c_clk_cnt_cry_Y[4]),
	.B(i2c_clk_cnt[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[3])
);
defparam \i2c_clk_cnt_cry[4] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[5]  (
	.FCO(i2c_clk_cnt_cry[5]),
	.S(i2c_clk_cnt_s[5]),
	.Y(i2c_clk_cnt_cry_Y[5]),
	.B(i2c_clk_cnt[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[4])
);
defparam \i2c_clk_cnt_cry[5] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[6]  (
	.FCO(i2c_clk_cnt_cry[6]),
	.S(i2c_clk_cnt_s[6]),
	.Y(i2c_clk_cnt_cry_Y[6]),
	.B(i2c_clk_cnt[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[5])
);
defparam \i2c_clk_cnt_cry[6] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[7]  (
	.FCO(i2c_clk_cnt_cry[7]),
	.S(i2c_clk_cnt_s[7]),
	.Y(i2c_clk_cnt_cry_Y[7]),
	.B(i2c_clk_cnt[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[6])
);
defparam \i2c_clk_cnt_cry[7] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[8]  (
	.FCO(i2c_clk_cnt_cry[8]),
	.S(i2c_clk_cnt_s[8]),
	.Y(i2c_clk_cnt_cry_Y[8]),
	.B(i2c_clk_cnt[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[7])
);
defparam \i2c_clk_cnt_cry[8] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[9]  (
	.FCO(i2c_clk_cnt_cry[9]),
	.S(i2c_clk_cnt_s[9]),
	.Y(i2c_clk_cnt_cry_Y[9]),
	.B(i2c_clk_cnt[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[8])
);
defparam \i2c_clk_cnt_cry[9] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[10]  (
	.FCO(i2c_clk_cnt_cry[10]),
	.S(i2c_clk_cnt_s[10]),
	.Y(i2c_clk_cnt_cry_Y[10]),
	.B(i2c_clk_cnt[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[9])
);
defparam \i2c_clk_cnt_cry[10] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[11]  (
	.FCO(i2c_clk_cnt_cry[11]),
	.S(i2c_clk_cnt_s[11]),
	.Y(i2c_clk_cnt_cry_Y[11]),
	.B(i2c_clk_cnt[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[10])
);
defparam \i2c_clk_cnt_cry[11] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[12]  (
	.FCO(i2c_clk_cnt_cry[12]),
	.S(i2c_clk_cnt_s[12]),
	.Y(i2c_clk_cnt_cry_Y[12]),
	.B(i2c_clk_cnt[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[11])
);
defparam \i2c_clk_cnt_cry[12] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[13]  (
	.FCO(i2c_clk_cnt_cry[13]),
	.S(i2c_clk_cnt_s[13]),
	.Y(i2c_clk_cnt_cry_Y[13]),
	.B(i2c_clk_cnt[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[12])
);
defparam \i2c_clk_cnt_cry[13] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_s[15]  (
	.FCO(i2c_clk_cnt_s_FCO[15]),
	.S(i2c_clk_cnt_s[15]),
	.Y(i2c_clk_cnt_s_Y[15]),
	.B(i2c_clk_cnt[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[14])
);
defparam \i2c_clk_cnt_s[15] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[14]  (
	.FCO(i2c_clk_cnt_cry[14]),
	.S(i2c_clk_cnt_s[14]),
	.Y(i2c_clk_cnt_cry_Y[14]),
	.B(i2c_clk_cnt[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[13])
);
defparam \i2c_clk_cnt_cry[14] .INIT=20'h4AA00;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_8 (
	.FCO(un15_bit_to_sda_7_1_0_co1_3),
	.S(un15_bit_to_sda_7_1_0_wmux_8_S),
	.Y(un15_bit_to_sda),
	.B(un15_bit_to_sda_7_1_0_y3),
	.C(un15_bit_to_sda_7_1_0_y1),
	.D(bit_counter[2]),
	.A(un15_bit_to_sda_7_1_0_y0_3),
	.FCI(un15_bit_to_sda_7_1_0_co0_3)
);
defparam un15_bit_to_sda_7_1_0_wmux_8.INIT=20'h0FA0C;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_7 (
	.FCO(un15_bit_to_sda_7_1_0_co0_3),
	.S(un15_bit_to_sda_7_1_0_wmux_7_S),
	.Y(un15_bit_to_sda_7_1_0_y0_3),
	.B(un15_bit_to_sda_7_1_0_y5),
	.C(bit_counter[0]),
	.D(bit_counter[2]),
	.A(un15_bit_to_sda_7_1_0_y7),
	.FCI(un15_bit_to_sda_7_1_0_co1_2)
);
defparam un15_bit_to_sda_7_1_0_wmux_7.INIT=20'h0EC2C;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_6 (
	.FCO(un15_bit_to_sda_7_1_0_co1_2),
	.S(un15_bit_to_sda_7_1_0_wmux_6_S),
	.Y(un15_bit_to_sda_7_1_0_y7),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[7]),
	.D(uSRAM_B_DOUT_sig[7]),
	.A(un15_bit_to_sda_7_1_0_y0_2),
	.FCI(un15_bit_to_sda_7_1_0_co0_2)
);
defparam un15_bit_to_sda_7_1_0_wmux_6.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_5 (
	.FCO(un15_bit_to_sda_7_1_0_co0_2),
	.S(un15_bit_to_sda_7_1_0_wmux_5_S),
	.Y(un15_bit_to_sda_7_1_0_y0_2),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[5]),
	.D(uSRAM_B_DOUT_sig[5]),
	.A(i2c_reg_ctrl_4),
	.FCI(un15_bit_to_sda_7_1_0_co1_1)
);
defparam un15_bit_to_sda_7_1_0_wmux_5.INIT=20'h0FA44;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_4 (
	.FCO(un15_bit_to_sda_7_1_0_co1_1),
	.S(un15_bit_to_sda_7_1_0_wmux_4_S),
	.Y(un15_bit_to_sda_7_1_0_y5),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[6]),
	.D(uSRAM_B_DOUT_sig[6]),
	.A(un15_bit_to_sda_7_1_0_y0_1),
	.FCI(un15_bit_to_sda_7_1_0_co0_1)
);
defparam un15_bit_to_sda_7_1_0_wmux_4.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_3 (
	.FCO(un15_bit_to_sda_7_1_0_co0_1),
	.S(un15_bit_to_sda_7_1_0_wmux_3_S),
	.Y(un15_bit_to_sda_7_1_0_y0_1),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[4]),
	.D(uSRAM_B_DOUT_sig[4]),
	.A(i2c_reg_ctrl_4),
	.FCI(un15_bit_to_sda_7_1_0_co1_0)
);
defparam un15_bit_to_sda_7_1_0_wmux_3.INIT=20'h0FA44;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_2 (
	.FCO(un15_bit_to_sda_7_1_0_co1_0),
	.S(un15_bit_to_sda_7_1_0_wmux_2_S),
	.Y(un15_bit_to_sda_7_1_0_y3),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[3]),
	.D(uSRAM_B_DOUT_sig[3]),
	.A(un15_bit_to_sda_7_1_0_y0_0),
	.FCI(un15_bit_to_sda_7_1_0_co0_0)
);
defparam un15_bit_to_sda_7_1_0_wmux_2.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_1 (
	.FCO(un15_bit_to_sda_7_1_0_co0_0),
	.S(un15_bit_to_sda_7_1_0_wmux_1_S),
	.Y(un15_bit_to_sda_7_1_0_y0_0),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[1]),
	.D(uSRAM_B_DOUT_sig[1]),
	.A(i2c_reg_ctrl_4),
	.FCI(un15_bit_to_sda_7_1_0_co1)
);
defparam un15_bit_to_sda_7_1_0_wmux_1.INIT=20'h0FA44;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux_0 (
	.FCO(un15_bit_to_sda_7_1_0_co1),
	.S(un15_bit_to_sda_7_1_0_wmux_0_S),
	.Y(un15_bit_to_sda_7_1_0_y1),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[2]),
	.D(uSRAM_B_DOUT_sig[2]),
	.A(un15_bit_to_sda_7_1_0_y0),
	.FCI(un15_bit_to_sda_7_1_0_co0)
);
defparam un15_bit_to_sda_7_1_0_wmux_0.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_1_0_wmux (
	.FCO(un15_bit_to_sda_7_1_0_co0),
	.S(un15_bit_to_sda_7_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_1_0_y0),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[0]),
	.D(uSRAM_B_DOUT_sig[0]),
	.A(i2c_reg_ctrl_4),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_1_0_wmux.INIT=20'h0FA44;
// @24:251
  CFG4 un1_status_sig24_1_i_i3_i (
	.A(state_handshake_Z),
	.B(i2c_clk_pulse_Z),
	.C(status_sig_d_0),
	.D(i2c_state_cur[16]),
	.Y(N_411)
);
defparam un1_status_sig24_1_i_i3_i.INIT=16'hF044;
// @24:287
  CFG4 \status_sig_ns_0_a4_0_2[1]  (
	.A(i2c_instr_reg[2]),
	.B(i2c_instr_reg[1]),
	.C(N_491_2),
	.D(i2c_state_cur[16]),
	.Y(N_204_li)
);
defparam \status_sig_ns_0_a4_0_2[1] .INIT=16'h0200;
// @24:365
  CFG3 \p_i2c_data_state_machine.un13_i2c_clk_pulse_0_a2_0_a3  (
	.A(i2c_clk_pulse_Z),
	.B(state_handshake_Z),
	.C(i2c_state_cur[16]),
	.Y(un13_i2c_clk_pulse)
);
defparam \p_i2c_data_state_machine.un13_i2c_clk_pulse_0_a2_0_a3 .INIT=8'h02;
// @24:287
  CFG3 un1_i2c_instr_reg_0_sqmuxa_tz (
	.A(i2c_int),
	.B(un40_i2c_state_cur),
	.C(i2c_status_out_0),
	.Y(un1_i2c_instr_reg_0_sqmuxa_i_tz)
);
defparam un1_i2c_instr_reg_0_sqmuxa_tz.INIT=8'hCD;
// @24:190
  CFG4 \p_i2c_busy_monitor.un48_sdai_sig_history  (
	.A(SCLI_sig_history[1]),
	.B(SDAI_sig_history[1]),
	.C(SCLI_sig_history[0]),
	.D(SDAI_sig_history[0]),
	.Y(un48_sdai_sig_history)
);
defparam \p_i2c_busy_monitor.un48_sdai_sig_history .INIT=16'h2080;
// @24:329
  CFG4 \p_i2c_data_state_machine.un40_i2c_state_cur  (
	.A(i2c_reg_ctrl_0),
	.B(i2c_reg_ctrl_4),
	.C(initiate_last_Z),
	.D(i2c_run),
	.Y(un40_i2c_state_cur)
);
defparam \p_i2c_data_state_machine.un40_i2c_state_cur .INIT=16'h0E02;
// @24:251
  CFG4 un1_i2c_clk_cnt_1_sqmuxa (
	.A(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.B(un14_i2c_clk_cnt_0_data_tmp[7]),
	.C(un8_i2c_bus_ready_cnt),
	.D(status_sig_d_0),
	.Y(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
defparam un1_i2c_clk_cnt_1_sqmuxa.INIT=16'h00AC;
// @24:251
  CFG4 un1_i2c_bus_ready_1_sqmuxa_1 (
	.A(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.B(un14_i2c_clk_cnt_0_data_tmp[7]),
	.C(un8_i2c_bus_ready_cnt),
	.D(un1_i2c_bus_ready_1_sqmuxa_1_1_Z),
	.Y(un1_i2c_bus_ready_1_sqmuxa_1_Z)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1.INIT=16'hAC00;
// @24:251
  CFG3 un1_i2c_bus_ready_1_sqmuxa_1_1 (
	.A(SCL_mismatch_Z),
	.B(un8_i2c_bus_ready_cnt),
	.C(status_sig_d_0),
	.Y(un1_i2c_bus_ready_1_sqmuxa_1_1_Z)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_1.INIT=8'h0D;
// @24:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_m2[0]  (
	.A(bit_counter_7_i_m2_1_1[0]),
	.B(N_204_li),
	.C(bit_counter[0]),
	.D(N_491_2),
	.Y(N_226)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_m2[0] .INIT=16'hF535;
// @24:300
  CFG3 \p_i2c_data_state_machine.bit_counter_7_i_m2_1_1[0]  (
	.A(N_491_2),
	.B(un40_i2c_state_cur),
	.C(N_497_2),
	.Y(bit_counter_7_i_m2_1_1[0])
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_m2_1_1[0] .INIT=8'h27;
// @24:300
  CFG2 \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO  (
	.A(un2_bit_to_sda_i),
	.B(N_242_i),
	.Y(un15_bit_to_sda_i_m_0)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO .INIT=4'h2;
// @24:287
  CFG2 \status_sig_ns_0_a4_0_0[1]  (
	.A(i2c_instr_reg[1]),
	.B(i2c_instr_reg[2]),
	.Y(N_497_2)
);
defparam \status_sig_ns_0_a4_0_0[1] .INIT=4'h4;
// @24:287
  CFG2 \status_sig_ns_i_a4_1_0[0]  (
	.A(state_handshake_Z),
	.B(i2c_clk_pulse_Z),
	.Y(status_sig_ns_i_a4_1_0[0])
);
defparam \status_sig_ns_i_a4_1_0[0] .INIT=4'h4;
// @24:266
  CFG2 un1_scl_mismatch_tz (
	.A(state_handshake_Z),
	.B(SCL_mismatch_Z),
	.Y(un1_scl_mismatch_tz_Z)
);
defparam un1_scl_mismatch_tz.INIT=4'hD;
// @24:368
  CFG2 un1_i2c_state_cur_1_i_a2 (
	.A(i2c_state_cur[7]),
	.B(i2c_state_cur[6]),
	.Y(N_303_i)
);
defparam un1_i2c_state_cur_1_i_a2.INIT=4'h1;
// @24:287
  CFG2 \status_sig_ns_0_a4_0_3[1]  (
	.A(i2c_int),
	.B(i2c_status_out_0),
	.Y(N_491_2)
);
defparam \status_sig_ns_0_a4_0_3[1] .INIT=4'hB;
// @24:256
  CFG2 \p_i2c_clock_gen.un8_i2c_bus_ready_cnt  (
	.A(i2c_bus_ready_Z),
	.B(i2c_bus_ready_cnt_Z),
	.Y(un8_i2c_bus_ready_cnt)
);
defparam \p_i2c_clock_gen.un8_i2c_bus_ready_cnt .INIT=4'h4;
// @24:185
  CFG2 \p_i2c_busy_monitor.un34_sdai_sig_history_1  (
	.A(SCLI_sig_history[0]),
	.B(SCLI_sig_history[1]),
	.Y(un34_sdai_sig_history_1)
);
defparam \p_i2c_busy_monitor.un34_sdai_sig_history_1 .INIT=4'h8;
// @24:300
  CFG2 \p_i2c_data_state_machine.i2c_read_reg_5[0]  (
	.A(i2c_state_cur[3]),
	.B(SDAI_sig_history[0]),
	.Y(i2c_read_reg_5[0])
);
defparam \p_i2c_data_state_machine.i2c_read_reg_5[0] .INIT=4'h4;
// @24:368
  CFG2 un1_i2c_state_cur_11_0_a3 (
	.A(i2c_bus_ready_Z),
	.B(i2c_state_cur[15]),
	.Y(N_257_i)
);
defparam un1_i2c_state_cur_11_0_a3.INIT=4'h8;
// @24:229
  CFG2 un1_SCLI_sig_history (
	.A(SCLI_sig_history[0]),
	.B(SCLO_sig_Z),
	.Y(SCL_mismatch_1)
);
defparam un1_SCLI_sig_history.INIT=4'h6;
// @24:368
  CFG4 un1_i2c_state_cur_11_0_a3_0_3 (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[15]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[16]),
	.Y(un1_i2c_state_cur_11_0_a3_0_2)
);
defparam un1_i2c_state_cur_11_0_a3_0_3.INIT=16'h0001;
// @24:287
  CFG3 \status_sig_ns_i_a3_2[0]  (
	.A(i2c_instr_reg[0]),
	.B(state_handshake_Z),
	.C(i2c_instr_reg[2]),
	.Y(status_sig_ns_i_a3_2[0])
);
defparam \status_sig_ns_i_a3_2[0] .INIT=8'h01;
// @24:455
  CFG3 un2_bit_to_sda (
	.A(i2c_instr_reg[0]),
	.B(did_ack_Z),
	.C(N_497_2),
	.Y(un2_bit_to_sda_i)
);
defparam un2_bit_to_sda.INIT=8'h10;
// @24:287
  CFG2 \status_sig_ns_i_a4_0_0[0]  (
	.A(N_491_2),
	.B(i2c_state_cur[16]),
	.Y(status_sig_ns_i_a4_0[0])
);
defparam \status_sig_ns_i_a4_0_0[0] .INIT=4'h4;
// @24:368
  CFG4 un1_i2c_state_cur_6_i_a3 (
	.A(i2c_state_cur[0]),
	.B(i2c_state_cur[1]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[2]),
	.Y(N_242_i)
);
defparam un1_i2c_state_cur_6_i_a3.INIT=16'h0001;
// @24:368
  CFG3 un1_i2c_state_cur_7_0_o2 (
	.A(i2c_state_cur[12]),
	.B(i2c_state_cur[4]),
	.C(i2c_state_cur[0]),
	.Y(N_223)
);
defparam un1_i2c_state_cur_7_0_o2.INIT=8'hFE;
// @24:287
  CFG3 \status_sig_ns_0_a4[1]  (
	.A(i2c_int),
	.B(i2c_state_cur[16]),
	.C(N_203_i),
	.Y(N_494)
);
defparam \status_sig_ns_0_a4[1] .INIT=8'hA2;
// @24:251
  CFG2 un1_status_sig_2 (
	.A(un14_i2c_clk_cnt_0_data_tmp[7]),
	.B(status_sig_d_0),
	.Y(un1_status_sig_2_Z)
);
defparam un1_status_sig_2.INIT=4'hD;
// @24:287
  CFG2 i2c_read_reg_299_0 (
	.A(status_sig_ns_i_a4_1_0[0]),
	.B(i2c_state_cur[3]),
	.Y(i2c_read_reg_299)
);
defparam i2c_read_reg_299_0.INIT=4'h8;
// @24:368
  CFG4 un1_i2c_state_cur_7_0_a3 (
	.A(i2c_state_cur[11]),
	.B(i2c_state_cur[7]),
	.C(i2c_state_cur[3]),
	.D(N_223),
	.Y(N_243)
);
defparam un1_i2c_state_cur_7_0_a3.INIT=16'h0001;
// @24:368
  CFG4 un1_i2c_state_cur_11_0_a3_0 (
	.A(N_303_i),
	.B(un1_i2c_state_cur_11_0_a3_0_2),
	.C(i2c_state_cur[1]),
	.D(i2c_state_cur[0]),
	.Y(N_258_i)
);
defparam un1_i2c_state_cur_11_0_a3_0.INIT=16'h0008;
// @24:287
  CFG4 \status_sig_ns_i_a3_0[0]  (
	.A(i2c_read_reg[0]),
	.B(i2c_instr_reg[0]),
	.C(N_497_2),
	.D(N_200_i),
	.Y(N_497)
);
defparam \status_sig_ns_i_a3_0[0] .INIT=16'h00D0;
// @24:287
  CFG4 \status_sig_ns_i_a4_1[0]  (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.C(status_sig_ns_i_a4_1_0[0]),
	.D(i2c_state_cur[16]),
	.Y(N_493)
);
defparam \status_sig_ns_i_a4_1[0] .INIT=16'h00E0;
// @24:251
  CFG3 un1_state_handshake_0_sqmuxa_0 (
	.A(un13_i2c_clk_pulse),
	.B(i2c_clk_pulse_Z),
	.C(state_handshake_Z),
	.Y(un1_state_handshake_0_sqmuxa_0_Z)
);
defparam un1_state_handshake_0_sqmuxa_0.INIT=8'hBA;
// @24:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_a2[0]  (
	.A(bit_counter[2]),
	.B(bit_counter[0]),
	.C(bit_counter[1]),
	.D(N_491_2),
	.Y(N_305)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_a2[0] .INIT=16'h0001;
// @24:305
  CFG4 \p_i2c_data_state_machine.un10_i2c_state_cur_0_o2  (
	.A(bit_counter[2]),
	.B(did_ack_Z),
	.C(bit_counter[1]),
	.D(bit_counter[0]),
	.Y(N_200_i)
);
defparam \p_i2c_data_state_machine.un10_i2c_state_cur_0_o2 .INIT=16'hFFFB;
// @24:258
  CFG3 i2c_bus_ready_0_sqmuxa (
	.A(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.B(un8_i2c_bus_ready_cnt),
	.C(status_sig_d_0),
	.Y(i2c_bus_ready_0_sqmuxa_Z)
);
defparam i2c_bus_ready_0_sqmuxa.INIT=8'h04;
// @24:163
  CFG3 \p_i2c_line_filters.SCLI_sig_history_5_f0[0]  (
	.A(SCL_filt[2]),
	.B(SCL_filt[1]),
	.C(SCLI_sig_history[0]),
	.Y(SCLI_sig_history_5[0])
);
defparam \p_i2c_line_filters.SCLI_sig_history_5_f0[0] .INIT=8'hE8;
// @24:154
  CFG3 \p_i2c_line_filters.SDAI_sig_history_6_f0[0]  (
	.A(SDA_filt[2]),
	.B(SDA_filt[1]),
	.C(SDAI_sig_history[0]),
	.Y(SDAI_sig_history_6[0])
);
defparam \p_i2c_line_filters.SDAI_sig_history_6_f0[0] .INIT=8'hE8;
// @24:287
  CFG3 \i2c_read_reg_RNO[0]  (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[3]),
	.C(status_sig_ns_i_a4_1_0[0]),
	.Y(N_186_i)
);
defparam \i2c_read_reg_RNO[0] .INIT=8'hE0;
// @24:287
  CFG4 \i2c_state_cur_ns_a3_0[0]  (
	.A(i2c_state_cur[16]),
	.B(N_497_2),
	.C(N_491_2),
	.D(N_203_i),
	.Y(N_247)
);
defparam \i2c_state_cur_ns_a3_0[0] .INIT=16'hA202;
// @24:287
  CFG3 \i2c_state_cur_ns_a3[0]  (
	.A(N_223),
	.B(status_sig_ns_i_a4_1_0[0]),
	.C(i2c_state_cur[8]),
	.Y(N_246)
);
defparam \i2c_state_cur_ns_a3[0] .INIT=8'hC8;
// @24:301
  CFG2 \p_i2c_data_state_machine.did_ack_4_0_a3_0  (
	.A(N_305),
	.B(N_497_2),
	.Y(N_261)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_a3_0 .INIT=4'h8;
// @24:287
  CFG3 \i2c_state_cur_ns_i_m2[1]  (
	.A(i2c_state_cur[15]),
	.B(i2c_state_cur[16]),
	.C(un40_i2c_state_cur),
	.Y(N_209)
);
defparam \i2c_state_cur_ns_i_m2[1] .INIT=8'hE2;
// @24:287
  CFG4 \status_sig_ns_i_o4_1[0]  (
	.A(status_sig_ns_i_a3_2[0]),
	.B(N_497),
	.C(i2c_instr_reg[1]),
	.D(i2c_clk_pulse_Z),
	.Y(N_490)
);
defparam \status_sig_ns_i_o4_1[0] .INIT=16'hECCC;
// @24:179
  CFG4 i2c_bus_ready_cnt_0_sqmuxa_i (
	.A(SDAI_sig_history[0]),
	.B(SDAI_sig_history[1]),
	.C(un34_sdai_sig_history_1),
	.D(i2c_bus_ready_Z),
	.Y(i2c_bus_ready_cnt_0_sqmuxa_i_Z)
);
defparam i2c_bus_ready_cnt_0_sqmuxa_i.INIT=16'hFF20;
// @24:287
  CFG4 un1_i2c_instr_reg_0_sqmuxa (
	.A(COREABC_C0_0_PRESETN),
	.B(i2c_state_cur[16]),
	.C(un1_i2c_instr_reg_0_sqmuxa_i_tz),
	.D(N_491_2),
	.Y(un1_i2c_instr_reg_0_sqmuxa_Z)
);
defparam un1_i2c_instr_reg_0_sqmuxa.INIT=16'h8000;
// @24:287
  CFG3 \i2c_state_cur_ns_a3_0_1[13]  (
	.A(N_491_2),
	.B(un40_i2c_state_cur),
	.C(i2c_state_cur[16]),
	.Y(N_255_1)
);
defparam \i2c_state_cur_ns_a3_0_1[13] .INIT=8'h80;
// @24:287
  CFG4 \i2c_state_cur_RNO[14]  (
	.A(i2c_bus_ready_Z),
	.B(status_sig_ns_i_a4_1_0[0]),
	.C(i2c_state_cur[14]),
	.D(i2c_state_cur[15]),
	.Y(N_149_i)
);
defparam \i2c_state_cur_RNO[14] .INIT=16'hA830;
// @24:287
  CFG4 \p_i2c_data_state_machine.SDAO_sig_6_iv_i  (
	.A(N_258_i),
	.B(N_257_i),
	.C(un15_bit_to_sda),
	.D(un15_bit_to_sda_i_m_0),
	.Y(SDAO_sig_6_iv_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i .INIT=16'h1011;
// @24:287
  CFG4 \i2c_state_cur_ns_0[13]  (
	.A(i2c_state_cur[3]),
	.B(status_sig_ns_i_a4_1_0[0]),
	.C(N_200_i),
	.D(N_204_li),
	.Y(i2c_state_cur_ns_0[13])
);
defparam \i2c_state_cur_ns_0[13] .INIT=16'hF222;
// @24:287
  CFG3 \i2c_state_cur_ns_i_o2_0[5]  (
	.A(i2c_state_cur[16]),
	.B(un40_i2c_state_cur),
	.C(i2c_instruct_sig[1]),
	.Y(N_202)
);
defparam \i2c_state_cur_ns_i_o2_0[5] .INIT=8'h7F;
// @24:287
  CFG3 un1_status_sig24_1_i_i3_i_RNIC1AC (
	.A(i2c_state_cur[15]),
	.B(i2c_bus_ready_Z),
	.C(N_411),
	.Y(N_183_i)
);
defparam un1_status_sig24_1_i_i3_i_RNIC1AC.INIT=8'hD0;
// @24:242
  CFG2 i2c_bus_ready_1_sqmuxa_1_i (
	.A(i2c_bus_ready_0_sqmuxa_Z),
	.B(i2c_bus_busy_sig_Z),
	.Y(i2c_bus_ready_1_sqmuxa_1_i_Z)
);
defparam i2c_bus_ready_1_sqmuxa_1_i.INIT=4'hE;
// @24:242
  CFG4 i2c_clk_pulse_RNO (
	.A(status_sig_d_0),
	.B(un14_i2c_clk_cnt_0_data_tmp[7]),
	.C(un1_scl_mismatch_tz_Z),
	.D(un8_i2c_bus_ready_cnt),
	.Y(un1_i2c_bus_ready_cnt_i)
);
defparam i2c_clk_pulse_RNO.INIT=16'hAABF;
// @24:301
  CFG4 \p_i2c_data_state_machine.did_ack_4_0  (
	.A(un40_i2c_state_cur),
	.B(N_261),
	.C(did_ack_Z),
	.D(N_491_2),
	.Y(did_ack_4)
);
defparam \p_i2c_data_state_machine.did_ack_4_0 .INIT=16'hDCFC;
// @24:300
  CFG2 \p_i2c_data_state_machine.bit_counter_7_i_a3[2]  (
	.A(N_255_1),
	.B(bit_counter[2]),
	.Y(N_265)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_a3[2] .INIT=4'h1;
// @24:287
  CFG3 \status_sig_ns_i_0[0]  (
	.A(status_sig_ns_i_a4_0[0]),
	.B(N_490),
	.C(N_493),
	.Y(status_sig_ns_i_0[0])
);
defparam \status_sig_ns_i_0[0] .INIT=8'hF8;
// @24:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_0_0[1]  (
	.A(bit_counter[2]),
	.B(bit_counter[0]),
	.C(bit_counter[1]),
	.D(N_204_li),
	.Y(bit_counter_7_0_0[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7_0_0[1] .INIT=16'hC2F0;
// @24:287
  CFG4 \i2c_state_cur_ns[0]  (
	.A(N_246),
	.B(N_200_i),
	.C(N_247),
	.D(status_sig_ns_i_a4_0[0]),
	.Y(i2c_state_cur_ns[0])
);
defparam \i2c_state_cur_ns[0] .INIT=16'hFBFA;
// @24:287
  CFG4 \status_sig_ns_0[1]  (
	.A(N_200_i),
	.B(N_493),
	.C(N_204_li),
	.D(N_494),
	.Y(status_sig_ns[1])
);
defparam \status_sig_ns_0[1] .INIT=16'hFFDC;
// @24:287
  CFG3 \i2c_state_cur_ns_i_o2_0[9]  (
	.A(N_491_2),
	.B(i2c_instruct_sig[0]),
	.C(i2c_instruct_sig_0_iv_0),
	.Y(N_201)
);
defparam \i2c_state_cur_ns_i_o2_0[9] .INIT=8'h7F;
// @42:173
  CFG2 un1_i2c_bus_ready_1_sqmuxa_1_RNIKQ89 (
	.A(un1_i2c_clk_cnt_1_sqmuxa_Z),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_Z),
	.Y(i2c_clk_cnte)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_RNIKQ89.INIT=4'hD;
// @24:287
  CFG3 \i2c_state_cur_ns[13]  (
	.A(i2c_state_cur_ns_0[13]),
	.B(i2c_instruct_sig_0_iv_0),
	.C(N_255_1),
	.Y(i2c_state_cur_ns[13])
);
defparam \i2c_state_cur_ns[13] .INIT=8'hBA;
// @24:300
  CFG2 \p_i2c_data_state_machine.bit_counter_7[1]  (
	.A(bit_counter_7_0_0[1]),
	.B(N_255_1),
	.Y(bit_counter_7[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7[1] .INIT=4'hE;
// @24:287
  CFG4 \i2c_state_cur_ns_i_o2[5]  (
	.A(i2c_instruct_sig_0_iv_0),
	.B(N_202),
	.C(N_491_2),
	.D(i2c_instruct_sig[0]),
	.Y(N_228)
);
defparam \i2c_state_cur_ns_i_o2[5] .INIT=16'hFFDF;
// @24:334
  CFG4 status_sig_1_sqmuxa_i_o3 (
	.A(un40_i2c_state_cur),
	.B(i2c_instruct_sig[0]),
	.C(i2c_instruct_sig[1]),
	.D(i2c_instruct_sig_0_iv_0),
	.Y(N_203_i)
);
defparam status_sig_1_sqmuxa_i_o3.INIT=16'h5755;
// @24:287
  CFG4 \bit_counter_RNO[0]  (
	.A(i2c_state_cur[16]),
	.B(bit_counter[0]),
	.C(N_226),
	.D(N_305),
	.Y(N_188_i)
);
defparam \bit_counter_RNO[0] .INIT=16'h00E0;
// @24:287
  CFG4 \bit_counter_RNO[2]  (
	.A(bit_counter[0]),
	.B(bit_counter[1]),
	.C(N_204_li),
	.D(N_265),
	.Y(N_191_i)
);
defparam \bit_counter_RNO[2] .INIT=16'h00EF;
// @24:287
  CFG3 \i2c_state_cur_ns_i_a3[1]  (
	.A(i2c_instruct_sig[1]),
	.B(N_201),
	.C(i2c_state_cur[16]),
	.Y(N_249)
);
defparam \i2c_state_cur_ns_i_a3[1] .INIT=8'hE0;
// @24:287
  CFG4 \status_sig_RNO[0]  (
	.A(i2c_status_out_0),
	.B(i2c_state_cur[16]),
	.C(status_sig_ns_i_0[0]),
	.D(N_203_i),
	.Y(N_485_i)
);
defparam \status_sig_RNO[0] .INIT=16'h0A0E;
// @24:287
  CFG4 \i2c_state_cur_RNO[15]  (
	.A(i2c_bus_ready_Z),
	.B(un13_i2c_clk_pulse),
	.C(N_209),
	.D(N_249),
	.Y(N_147_i)
);
defparam \i2c_state_cur_RNO[15] .INIT=16'h0070;
// @24:287
  CFG4 \i2c_state_cur_RNO[7]  (
	.A(un13_i2c_clk_pulse),
	.B(i2c_state_cur[7]),
	.C(N_201),
	.D(N_202),
	.Y(N_163_i)
);
defparam \i2c_state_cur_RNO[7] .INIT=16'h4445;
// @24:287
  CFG3 \i2c_state_cur_RNO[11]  (
	.A(un13_i2c_clk_pulse),
	.B(N_228),
	.C(i2c_state_cur[11]),
	.Y(N_155_i)
);
defparam \i2c_state_cur_RNO[11] .INIT=8'h51;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core */

module I2C_Instruction_RAM (
  i2c_reg_clk,
  i2c_reg_datI,
  i2c_data_out,
  PWDATA_M_i_m2_0,
  COREABC_C0_0_APB3master_PADDR,
  i2c_reg_ctrl,
  i2c_status_out_0,
  COREABC_C0_0_APB3master_PWDATA,
  i2c_adr_to_mem,
  uSRAM_A_DOUT_sig,
  i2c_seq_count,
  SCLO_sig_i,
  SDAO_sig_i,
  Board_J10_c,
  Board_J11_c,
  i2c_bus_w_en_0,
  N_117,
  i2c_int,
  i2c_bus_active,
  i2c_mem_done,
  i2c_seq_finished,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input [15:1] i2c_reg_clk ;
input [7:0] i2c_reg_datI ;
output [7:0] i2c_data_out ;
input PWDATA_M_i_m2_0 ;
input [7:6] COREABC_C0_0_APB3master_PADDR ;
input [4:0] i2c_reg_ctrl ;
output i2c_status_out_0 ;
input [6:0] COREABC_C0_0_APB3master_PWDATA ;
input [4:0] i2c_adr_to_mem ;
output [9:0] uSRAM_A_DOUT_sig ;
output [4:0] i2c_seq_count ;
output SCLO_sig_i ;
output SDAO_sig_i ;
input Board_J10_c ;
input Board_J11_c ;
input i2c_bus_w_en_0 ;
input N_117 ;
output i2c_int ;
input i2c_bus_active ;
output i2c_mem_done ;
output i2c_seq_finished ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire PWDATA_M_i_m2_0 ;
wire i2c_status_out_0 ;
wire SCLO_sig_i ;
wire SDAO_sig_i ;
wire Board_J10_c ;
wire Board_J11_c ;
wire i2c_bus_w_en_0 ;
wire N_117 ;
wire i2c_int ;
wire i2c_bus_active ;
wire i2c_mem_done ;
wire i2c_seq_finished ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [4:0] sequence_cnt_6;
wire [1:0] mem_delay_cnt;
wire [0:0] mem_delay_cnt_5;
wire [1:1] mem_delay_cnt_5_iv_i;
wire [3:3] seq_state_cur_d;
wire [1:0] seq_state_cur;
wire [1:0] seq_state_cur_ns;
wire [9:0] uSRAM_B_DOUT_sig;
wire [4:0] uSRAM_C_ADDR_sig;
wire [7:0] data_bits_to_mem;
wire [1:0] instr_bits_to_mem;
wire [6:0] data_bits_to_mem_3_1_0;
wire [1:0] instr_bits_to_mem_3_1_0;
wire [3:3] status_sig_d;
wire [1:1] seq_state_cur_ns_0_a5_1_1;
wire [1:1] seq_state_cur_ns_0_0;
wire [0:0] i2c_instruct_sig_iv_0;
wire [1:0] i2c_instruct_sig;
wire [2:2] i2c_instruct_sig_0_iv;
wire VCC ;
wire GND ;
wire seq_last_instr_Z ;
wire seq_last_instr_4_iv_i ;
wire i2c_write_d_Z ;
wire un1_seq_state_cur_4_Z ;
wire un1_seq_finished_sig_1_sqmuxa_Z ;
wire mem_done_2 ;
wire i2c_run_Z ;
wire N_74_i ;
wire mem_done_sig_Z ;
wire un1_mem_done_sig6_i ;
wire seq_write_Z ;
wire seq_write_0_sqmuxa ;
wire un1_rstn ;
wire sequence_cnt_0_sqmuxa_Z ;
wire CO2 ;
wire write_data_Z ;
wire from_bus_Z ;
wire un5_seq_enable_1 ;
wire i2c_write_d_1_sqmuxa_i_0_Z ;
wire mem_done_sig_1_sqmuxa_Z ;
wire mem_done_sig_0_sqmuxa_Z ;
wire i2c_initiate_sig_Z ;
wire sequence_cnt_0_sqmuxa_1_Z ;
wire N_491_2 ;
wire seq_finished_sig_1_sqmuxa_1_1_Z ;
wire N_153 ;
wire uSRAM_C_BLK_sig_Z ;
wire N_81 ;
wire CO0 ;
wire N_146 ;
wire un1_i2c_instruct_sig_3 ;
wire seq_state_cur_3_sqmuxa_0_a3_Z ;
wire un5_seq_enable ;
wire N_148 ;
wire N_149 ;
wire CO0_0 ;
wire N_127 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
// @42:331
  SLE \sequence_cnt[0]  (
	.Q(i2c_seq_count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE \sequence_cnt[1]  (
	.Q(i2c_seq_count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE \sequence_cnt[2]  (
	.Q(i2c_seq_count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE \sequence_cnt[3]  (
	.Q(i2c_seq_count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE \sequence_cnt[4]  (
	.Q(i2c_seq_count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:272
  SLE \mem_delay_cnt[0]  (
	.Q(mem_delay_cnt[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_delay_cnt_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:272
  SLE \mem_delay_cnt[1]  (
	.Q(mem_delay_cnt[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_delay_cnt_5_iv_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE seq_last_instr (
	.Q(seq_last_instr_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_last_instr_4_iv_i),
	.EN(seq_state_cur_d[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE i2c_write_d (
	.Q(i2c_write_d_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_seq_state_cur_4_Z),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE seq_finished_sig (
	.Q(i2c_seq_finished),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_reg_ctrl[4]),
	.EN(un1_seq_finished_sig_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:272
  SLE mem_done (
	.Q(i2c_mem_done),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_done_2),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE i2c_run (
	.Q(i2c_run_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_state_cur[1]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE \seq_state_cur[0]  (
	.Q(seq_state_cur[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE \seq_state_cur[1]  (
	.Q(seq_state_cur[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_state_cur_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:272
  SLE mem_done_sig (
	.Q(mem_done_sig_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_mem_done_sig6_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:331
  SLE seq_write (
	.Q(seq_write_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_write_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:77
  RAM64x18 i2c_seq_regs_1_i2c_seq_regs_1_0_0 (
	.A_DOUT({NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, uSRAM_A_DOUT_sig[9:0]}),
	.B_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, uSRAM_B_DOUT_sig[9:0]}),
	.BUSY(NC16),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(FCCC_C0_0_GL0),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(COREABC_C0_0_PRESETN),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, i2c_adr_to_mem[4:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(FCCC_C0_0_GL0),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(COREABC_C0_0_PRESETN),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, i2c_seq_count[4:0], GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, uSRAM_C_ADDR_sig[4:0], GND, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, instr_bits_to_mem[1:0], data_bits_to_mem[7:0]}),
	.C_WEN(un1_rstn),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
defparam i2c_seq_regs_1_i2c_seq_regs_1_0_0.RAMINDEX="i2c_seq_regs_1[9:0]%25%10%SPEED%0%0";
// @42:368
  CFG4 \un1_sequence_cnt_1.CO2  (
	.A(i2c_seq_count[2]),
	.B(i2c_seq_count[0]),
	.C(i2c_seq_count[1]),
	.D(sequence_cnt_0_sqmuxa_Z),
	.Y(CO2)
);
defparam \un1_sequence_cnt_1.CO2 .INIT=16'h8000;
// @42:315
  CFG4 \data_bits_to_mem_3[0]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[0]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[0]),
	.Y(data_bits_to_mem[0])
);
defparam \data_bits_to_mem_3[0] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[0]  (
	.A(i2c_data_out[0]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[0]),
	.Y(data_bits_to_mem_3_1_0[0])
);
defparam \data_bits_to_mem_3_1_0[0] .INIT=8'h1D;
// @42:305
  CFG4 \instr_bits_to_mem_3[0]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[0]),
	.C(from_bus_Z),
	.D(instr_bits_to_mem_3_1_0[0]),
	.Y(instr_bits_to_mem[0])
);
defparam \instr_bits_to_mem_3[0] .INIT=16'h40EA;
// @42:305
  CFG3 \instr_bits_to_mem_3_1_0[0]  (
	.A(uSRAM_B_DOUT_sig[8]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[8]),
	.Y(instr_bits_to_mem_3_1_0[0])
);
defparam \instr_bits_to_mem_3_1_0[0] .INIT=8'h1D;
// @42:315
  CFG4 \data_bits_to_mem_3[4]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[4]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[4]),
	.Y(data_bits_to_mem[4])
);
defparam \data_bits_to_mem_3[4] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[4]  (
	.A(i2c_data_out[4]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[4]),
	.Y(data_bits_to_mem_3_1_0[4])
);
defparam \data_bits_to_mem_3_1_0[4] .INIT=8'h1D;
// @42:315
  CFG4 \data_bits_to_mem_3[2]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[2]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[2]),
	.Y(data_bits_to_mem[2])
);
defparam \data_bits_to_mem_3[2] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[2]  (
	.A(i2c_data_out[2]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[2]),
	.Y(data_bits_to_mem_3_1_0[2])
);
defparam \data_bits_to_mem_3_1_0[2] .INIT=8'h1D;
// @42:315
  CFG4 \data_bits_to_mem_3[3]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[3]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[3]),
	.Y(data_bits_to_mem[3])
);
defparam \data_bits_to_mem_3[3] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[3]  (
	.A(i2c_data_out[3]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[3]),
	.Y(data_bits_to_mem_3_1_0[3])
);
defparam \data_bits_to_mem_3_1_0[3] .INIT=8'h1D;
// @42:315
  CFG4 \data_bits_to_mem_3[5]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[5]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[5]),
	.Y(data_bits_to_mem[5])
);
defparam \data_bits_to_mem_3[5] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[5]  (
	.A(i2c_data_out[5]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[5]),
	.Y(data_bits_to_mem_3_1_0[5])
);
defparam \data_bits_to_mem_3_1_0[5] .INIT=8'h1D;
// @42:315
  CFG4 \data_bits_to_mem_3[1]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[1]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[1]),
	.Y(data_bits_to_mem[1])
);
defparam \data_bits_to_mem_3[1] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[1]  (
	.A(i2c_data_out[1]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[1]),
	.Y(data_bits_to_mem_3_1_0[1])
);
defparam \data_bits_to_mem_3_1_0[1] .INIT=8'h1D;
// @42:305
  CFG4 \instr_bits_to_mem_3[1]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[1]),
	.C(from_bus_Z),
	.D(instr_bits_to_mem_3_1_0[1]),
	.Y(instr_bits_to_mem[1])
);
defparam \instr_bits_to_mem_3[1] .INIT=16'h40EA;
// @42:305
  CFG3 \instr_bits_to_mem_3_1_0[1]  (
	.A(uSRAM_B_DOUT_sig[9]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[9]),
	.Y(instr_bits_to_mem_3_1_0[1])
);
defparam \instr_bits_to_mem_3_1_0[1] .INIT=8'h1D;
// @42:315
  CFG4 \data_bits_to_mem_3[6]  (
	.A(write_data_Z),
	.B(COREABC_C0_0_APB3master_PWDATA[6]),
	.C(from_bus_Z),
	.D(data_bits_to_mem_3_1_0[6]),
	.Y(data_bits_to_mem[6])
);
defparam \data_bits_to_mem_3[6] .INIT=16'h80DA;
// @42:315
  CFG3 \data_bits_to_mem_3_1_0[6]  (
	.A(i2c_data_out[6]),
	.B(from_bus_Z),
	.C(uSRAM_A_DOUT_sig[6]),
	.Y(data_bits_to_mem_3_1_0[6])
);
defparam \data_bits_to_mem_3_1_0[6] .INIT=8'h1D;
// @42:348
  CFG2 \p_sequence_run.un5_seq_enable_1  (
	.A(i2c_seq_count[1]),
	.B(i2c_seq_count[2]),
	.Y(un5_seq_enable_1)
);
defparam \p_sequence_run.un5_seq_enable_1 .INIT=4'h1;
// @42:331
  CFG2 i2c_write_d_1_sqmuxa_i_0 (
	.A(uSRAM_B_DOUT_sig[8]),
	.B(uSRAM_B_DOUT_sig[9]),
	.Y(i2c_write_d_1_sqmuxa_i_0_Z)
);
defparam i2c_write_d_1_sqmuxa_i_0.INIT=4'h7;
// @42:296
  CFG2 from_bus (
	.A(i2c_reg_ctrl[4]),
	.B(i2c_bus_active),
	.Y(from_bus_Z)
);
defparam from_bus.INIT=4'h4;
// @42:278
  CFG2 mem_done_sig_1_sqmuxa (
	.A(mem_done_sig_Z),
	.B(mem_delay_cnt[1]),
	.Y(mem_done_sig_1_sqmuxa_Z)
);
defparam mem_done_sig_1_sqmuxa.INIT=4'h1;
// @42:278
  CFG2 mem_done_sig_0_sqmuxa (
	.A(mem_done_sig_Z),
	.B(mem_delay_cnt[1]),
	.Y(mem_done_sig_0_sqmuxa_Z)
);
defparam mem_done_sig_0_sqmuxa.INIT=4'h4;
// @42:331
  CFG2 seq_state_cur_s0_0_a2 (
	.A(seq_state_cur[1]),
	.B(seq_state_cur[0]),
	.Y(seq_state_cur_d[3])
);
defparam seq_state_cur_s0_0_a2.INIT=4'h1;
// @42:425
  CFG2 un19_i2c_ready (
	.A(i2c_int),
	.B(i2c_status_out_0),
	.Y(status_sig_d[3])
);
defparam un19_i2c_ready.INIT=4'h1;
// @42:298
  CFG3 write_data (
	.A(from_bus_Z),
	.B(i2c_write_d_Z),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(write_data_Z)
);
defparam write_data.INIT=8'h4E;
// @42:322
  CFG3 \uSRAM_C_ADDR_sig[1]  (
	.A(i2c_seq_count[1]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_adr_to_mem[1]),
	.Y(uSRAM_C_ADDR_sig[1])
);
defparam \uSRAM_C_ADDR_sig[1] .INIT=8'hB8;
// @42:212
  CFG3 i2c_initiate_sig (
	.A(i2c_reg_ctrl[4]),
	.B(i2c_run_Z),
	.C(i2c_reg_ctrl[0]),
	.Y(i2c_initiate_sig_Z)
);
defparam i2c_initiate_sig.INIT=8'hD8;
// @42:322
  CFG3 \uSRAM_C_ADDR_sig[4]  (
	.A(i2c_seq_count[4]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_adr_to_mem[4]),
	.Y(uSRAM_C_ADDR_sig[4])
);
defparam \uSRAM_C_ADDR_sig[4] .INIT=8'hB8;
// @42:322
  CFG3 \uSRAM_C_ADDR_sig[3]  (
	.A(i2c_seq_count[3]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_adr_to_mem[3]),
	.Y(uSRAM_C_ADDR_sig[3])
);
defparam \uSRAM_C_ADDR_sig[3] .INIT=8'hB8;
// @42:322
  CFG3 \uSRAM_C_ADDR_sig[2]  (
	.A(i2c_seq_count[2]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_adr_to_mem[2]),
	.Y(uSRAM_C_ADDR_sig[2])
);
defparam \uSRAM_C_ADDR_sig[2] .INIT=8'hB8;
// @42:322
  CFG3 \uSRAM_C_ADDR_sig[0]  (
	.A(i2c_seq_count[0]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_adr_to_mem[0]),
	.Y(uSRAM_C_ADDR_sig[0])
);
defparam \uSRAM_C_ADDR_sig[0] .INIT=8'hB8;
// @42:331
  CFG3 \seq_state_cur_ns_0_a5_1_1[1]  (
	.A(seq_state_cur[1]),
	.B(i2c_reg_ctrl[4]),
	.C(seq_last_instr_Z),
	.Y(seq_state_cur_ns_0_a5_1_1[1])
);
defparam \seq_state_cur_ns_0_a5_1_1[1] .INIT=8'h04;
// @42:365
  CFG3 sequence_cnt_0_sqmuxa_1 (
	.A(i2c_status_out_0),
	.B(i2c_int),
	.C(seq_state_cur[1]),
	.Y(sequence_cnt_0_sqmuxa_1_Z)
);
defparam sequence_cnt_0_sqmuxa_1.INIT=8'h07;
// @42:346
  CFG3 seq_finished_sig_1_sqmuxa_1_1 (
	.A(i2c_reg_ctrl[4]),
	.B(N_491_2),
	.C(seq_last_instr_Z),
	.Y(seq_finished_sig_1_sqmuxa_1_1_Z)
);
defparam seq_finished_sig_1_sqmuxa_1_1.INIT=8'h80;
// @42:331
  CFG3 \seq_state_cur_ns_0_a2_0[0]  (
	.A(uSRAM_B_DOUT_sig[8]),
	.B(N_491_2),
	.C(uSRAM_B_DOUT_sig[9]),
	.Y(N_153)
);
defparam \seq_state_cur_ns_0_a2_0[0] .INIT=8'h20;
// @42:407
  CFG3 seq_write_0_sqmuxa_0_a3 (
	.A(seq_state_cur[0]),
	.B(seq_state_cur[1]),
	.C(N_491_2),
	.Y(seq_write_0_sqmuxa)
);
defparam seq_write_0_sqmuxa_0_a3.INIT=8'h80;
// @42:272
  CFG3 \p_write_C_port.un1_rstn  (
	.A(COREABC_C0_0_PRESETN),
	.B(mem_done_sig_0_sqmuxa_Z),
	.C(uSRAM_C_BLK_sig_Z),
	.Y(un1_rstn)
);
defparam \p_write_C_port.un1_rstn .INIT=8'h80;
// @42:213
  CFG3 un2_i2c_instruct_sig_0_a3 (
	.A(uSRAM_B_DOUT_sig[9]),
	.B(uSRAM_B_DOUT_sig[8]),
	.C(i2c_reg_ctrl[4]),
	.Y(N_81)
);
defparam un2_i2c_instruct_sig_0_a3.INIT=8'h40;
// @42:276
  CFG3 \p_write_C_port.mem_done_2_f0  (
	.A(uSRAM_C_BLK_sig_Z),
	.B(i2c_mem_done),
	.C(mem_done_sig_Z),
	.Y(mem_done_2)
);
defparam \p_write_C_port.mem_done_2_f0 .INIT=8'hA8;
// @42:282
  CFG2 \p_write_C_port.mem_delay_cnt_5_iv_i_RNO[1]  (
	.A(mem_done_sig_1_sqmuxa_Z),
	.B(mem_delay_cnt[0]),
	.Y(CO0)
);
defparam \p_write_C_port.mem_delay_cnt_5_iv_i_RNO[1] .INIT=4'h8;
// @42:331
  CFG4 \seq_state_cur_ns_0_o2_0[0]  (
	.A(seq_state_cur[0]),
	.B(uSRAM_B_DOUT_sig[9]),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(N_491_2),
	.Y(N_146)
);
defparam \seq_state_cur_ns_0_o2_0[0] .INIT=16'hABFF;
// @42:215
  CFG3 un1_i2c_instruct_sig_3_0 (
	.A(uSRAM_B_DOUT_sig[9]),
	.B(uSRAM_B_DOUT_sig[8]),
	.C(i2c_reg_ctrl[4]),
	.Y(un1_i2c_instruct_sig_3)
);
defparam un1_i2c_instruct_sig_3_0.INIT=8'h1F;
// @42:425
  CFG2 seq_state_cur_3_sqmuxa_0_a3 (
	.A(seq_state_cur_d[3]),
	.B(i2c_reg_ctrl[4]),
	.Y(seq_state_cur_3_sqmuxa_0_a3_Z)
);
defparam seq_state_cur_3_sqmuxa_0_a3.INIT=4'h2;
// @42:365
  CFG4 sequence_cnt_0_sqmuxa (
	.A(seq_last_instr_Z),
	.B(seq_state_cur[0]),
	.C(sequence_cnt_0_sqmuxa_1_Z),
	.D(N_491_2),
	.Y(sequence_cnt_0_sqmuxa_Z)
);
defparam sequence_cnt_0_sqmuxa.INIT=16'h4000;
// @42:348
  CFG4 \p_sequence_run.un5_seq_enable  (
	.A(i2c_seq_count[4]),
	.B(i2c_seq_count[3]),
	.C(i2c_seq_count[0]),
	.D(un5_seq_enable_1),
	.Y(un5_seq_enable)
);
defparam \p_sequence_run.un5_seq_enable .INIT=16'h0800;
// @42:331
  CFG3 \seq_state_cur_ns_0_a5[0]  (
	.A(seq_state_cur[1]),
	.B(N_146),
	.C(seq_last_instr_Z),
	.Y(N_148)
);
defparam \seq_state_cur_ns_0_a5[0] .INIT=8'h08;
// @42:272
  CFG2 mem_done_sig_RNO (
	.A(uSRAM_C_BLK_sig_Z),
	.B(mem_done_sig_1_sqmuxa_Z),
	.Y(un1_mem_done_sig6_i)
);
defparam mem_done_sig_RNO.INIT=4'h2;
// @42:331
  CFG4 \seq_state_cur_ns_0_0[1]  (
	.A(seq_state_cur[0]),
	.B(seq_state_cur[1]),
	.C(seq_state_cur_ns_0_a5_1_1[1]),
	.D(N_491_2),
	.Y(seq_state_cur_ns_0_0[1])
);
defparam \seq_state_cur_ns_0_0[1] .INIT=16'h5088;
// @42:213
  CFG4 \i2c_instruct_sig_iv_0[0]  (
	.A(i2c_reg_ctrl[1]),
	.B(uSRAM_B_DOUT_sig[9]),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(i2c_reg_ctrl[4]),
	.Y(i2c_instruct_sig_iv_0[0])
);
defparam \i2c_instruct_sig_iv_0[0] .INIT=16'hC2AA;
// @42:331
  CFG4 un1_seq_finished_sig_1_sqmuxa (
	.A(i2c_reg_ctrl[4]),
	.B(COREABC_C0_0_PRESETN),
	.C(seq_finished_sig_1_sqmuxa_1_1_Z),
	.D(seq_state_cur_d[3]),
	.Y(un1_seq_finished_sig_1_sqmuxa_Z)
);
defparam un1_seq_finished_sig_1_sqmuxa.INIT=16'hC400;
// @42:276
  CFG4 \mem_delay_cnt_RNO[0]  (
	.A(mem_delay_cnt[0]),
	.B(mem_done_sig_1_sqmuxa_Z),
	.C(mem_done_sig_0_sqmuxa_Z),
	.D(uSRAM_C_BLK_sig_Z),
	.Y(mem_delay_cnt_5[0])
);
defparam \mem_delay_cnt_RNO[0] .INIT=16'h0600;
// @42:213
  CFG4 \i2c_instruct_sig_0_iv[1]  (
	.A(i2c_reg_ctrl[2]),
	.B(uSRAM_B_DOUT_sig[1]),
	.C(un1_i2c_instruct_sig_3),
	.D(N_81),
	.Y(i2c_instruct_sig[1])
);
defparam \i2c_instruct_sig_0_iv[1] .INIT=16'hECA0;
// @42:213
  CFG4 \i2c_instruct_sig_0_iv[2]  (
	.A(i2c_reg_ctrl[3]),
	.B(uSRAM_B_DOUT_sig[2]),
	.C(un1_i2c_instruct_sig_3),
	.D(N_81),
	.Y(i2c_instruct_sig_0_iv[2])
);
defparam \i2c_instruct_sig_0_iv[2] .INIT=16'h7350;
// @42:324
  CFG4 uSRAM_C_BLK_sig (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(N_117),
	.C(seq_write_Z),
	.D(i2c_bus_w_en_0),
	.Y(uSRAM_C_BLK_sig_Z)
);
defparam uSRAM_C_BLK_sig.INIT=16'hF8F0;
// @42:331
  CFG4 \seq_state_cur_ns_0_a5_0[0]  (
	.A(seq_state_cur[1]),
	.B(N_153),
	.C(mem_done_sig_Z),
	.D(seq_state_cur[0]),
	.Y(N_149)
);
defparam \seq_state_cur_ns_0_a5_0[0] .INIT=16'h8A88;
// @42:368
  CFG2 \un1_sequence_cnt_1.CO0  (
	.A(sequence_cnt_0_sqmuxa_Z),
	.B(i2c_seq_count[0]),
	.Y(CO0_0)
);
defparam \un1_sequence_cnt_1.CO0 .INIT=4'h8;
// @42:331
  CFG4 un1_seq_state_cur_4 (
	.A(i2c_write_d_Z),
	.B(seq_state_cur[0]),
	.C(i2c_write_d_1_sqmuxa_i_0_Z),
	.D(seq_state_cur_d[3]),
	.Y(un1_seq_state_cur_4_Z)
);
defparam un1_seq_state_cur_4.INIT=16'h00AB;
// @42:331
  CFG4 i2c_run_RNO (
	.A(seq_state_cur[1]),
	.B(seq_state_cur[0]),
	.C(uSRAM_B_DOUT_sig[8]),
	.D(uSRAM_B_DOUT_sig[9]),
	.Y(N_74_i)
);
defparam i2c_run_RNO.INIT=16'h3331;
// @42:331
  CFG4 \p_sequence_run.seq_last_instr_4_iv_i  (
	.A(un5_seq_enable),
	.B(N_491_2),
	.C(seq_last_instr_Z),
	.D(i2c_reg_ctrl[4]),
	.Y(seq_last_instr_4_iv_i)
);
defparam \p_sequence_run.seq_last_instr_4_iv_i .INIT=16'hF800;
// @42:315
  CFG3 \data_bits_to_mem_3_0_m2[7]  (
	.A(uSRAM_A_DOUT_sig[7]),
	.B(write_data_Z),
	.C(PWDATA_M_i_m2_0),
	.Y(N_127)
);
defparam \data_bits_to_mem_3_0_m2[7] .INIT=8'hE2;
// @42:331
  CFG4 \seq_state_cur_ns_0[0]  (
	.A(N_491_2),
	.B(seq_state_cur[0]),
	.C(N_148),
	.D(N_149),
	.Y(seq_state_cur_ns[0])
);
defparam \seq_state_cur_ns_0[0] .INIT=16'hFFF4;
// @42:213
  CFG3 \i2c_instruct_sig_iv[0]  (
	.A(uSRAM_B_DOUT_sig[0]),
	.B(i2c_instruct_sig_iv_0[0]),
	.C(N_81),
	.Y(i2c_instruct_sig[0])
);
defparam \i2c_instruct_sig_iv[0] .INIT=8'hEC;
// @42:340
  CFG3 \p_sequence_run.sequence_cnt_6[0]  (
	.A(sequence_cnt_0_sqmuxa_Z),
	.B(i2c_seq_count[0]),
	.C(seq_state_cur_3_sqmuxa_0_a3_Z),
	.Y(sequence_cnt_6[0])
);
defparam \p_sequence_run.sequence_cnt_6[0] .INIT=8'h06;
// @42:331
  CFG4 \seq_state_cur_ns_0[1]  (
	.A(seq_state_cur[1]),
	.B(seq_state_cur_ns_0_0[1]),
	.C(N_146),
	.D(N_149),
	.Y(seq_state_cur_ns[1])
);
defparam \seq_state_cur_ns_0[1] .INIT=16'hFFCE;
// @42:340
  CFG3 \p_sequence_run.sequence_cnt_6[1]  (
	.A(CO0_0),
	.B(i2c_seq_count[1]),
	.C(seq_state_cur_3_sqmuxa_0_a3_Z),
	.Y(sequence_cnt_6[1])
);
defparam \p_sequence_run.sequence_cnt_6[1] .INIT=8'h06;
// @42:272
  CFG4 \p_write_C_port.mem_delay_cnt_5_iv_i[1]  (
	.A(CO0),
	.B(uSRAM_C_BLK_sig_Z),
	.C(mem_delay_cnt[1]),
	.D(mem_done_sig_0_sqmuxa_Z),
	.Y(mem_delay_cnt_5_iv_i[1])
);
defparam \p_write_C_port.mem_delay_cnt_5_iv_i[1] .INIT=16'hCC48;
// @42:315
  CFG4 \data_bits_to_mem_3_0[7]  (
	.A(from_bus_Z),
	.B(i2c_data_out[7]),
	.C(N_127),
	.D(write_data_Z),
	.Y(data_bits_to_mem[7])
);
defparam \data_bits_to_mem_3_0[7] .INIT=16'hE4A0;
// @42:340
  CFG4 \p_sequence_run.sequence_cnt_6[2]  (
	.A(i2c_seq_count[1]),
	.B(i2c_seq_count[2]),
	.C(CO0_0),
	.D(seq_state_cur_3_sqmuxa_0_a3_Z),
	.Y(sequence_cnt_6[2])
);
defparam \p_sequence_run.sequence_cnt_6[2] .INIT=16'h006C;
// @42:340
  CFG3 \p_sequence_run.sequence_cnt_6[3]  (
	.A(CO2),
	.B(i2c_seq_count[3]),
	.C(seq_state_cur_3_sqmuxa_0_a3_Z),
	.Y(sequence_cnt_6[3])
);
defparam \p_sequence_run.sequence_cnt_6[3] .INIT=8'h06;
// @42:340
  CFG4 \p_sequence_run.sequence_cnt_6[4]  (
	.A(i2c_seq_count[3]),
	.B(i2c_seq_count[4]),
	.C(CO2),
	.D(seq_state_cur_3_sqmuxa_0_a3_Z),
	.Y(sequence_cnt_6[4])
);
defparam \p_sequence_run.sequence_cnt_6[4] .INIT=16'h006C;
// @42:173
  I2C_Core I2C_Core_0 (
	.i2c_reg_ctrl_4(i2c_reg_ctrl[4]),
	.i2c_reg_ctrl_0(i2c_reg_ctrl[0]),
	.status_sig_d_0(status_sig_d[3]),
	.uSRAM_B_DOUT_sig(uSRAM_B_DOUT_sig[7:0]),
	.i2c_reg_datI(i2c_reg_datI[7:0]),
	.i2c_reg_clk(i2c_reg_clk[15:1]),
	.i2c_status_out_0(i2c_status_out_0),
	.i2c_data_out(i2c_data_out[7:0]),
	.i2c_instruct_sig(i2c_instruct_sig[1:0]),
	.i2c_instruct_sig_0_iv_0(i2c_instruct_sig_0_iv[2]),
	.i2c_run(i2c_run_Z),
	.N_491_2(N_491_2),
	.i2c_initiate_sig(i2c_initiate_sig_Z),
	.i2c_int(i2c_int),
	.Board_J11_c(Board_J11_c),
	.Board_J10_c(Board_J10_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.SDAO_sig_i(SDAO_sig_i),
	.SCLO_sig_i(SCLO_sig_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Instruction_RAM */

module I2C_Core_APB3 (
  INT_reg_0,
  CtrlReg_0,
  RAMRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PADDR,
  CTRL_reg_6,
  CTRL_reg_7,
  CTRL_reg_3,
  CTRL_reg_0,
  CTRL_reg_2,
  CTRL_reg_1,
  PRDATA_m3_s_0,
  PRDATA_d,
  PRDATA_m3_d_0,
  PRDATA_m3_0,
  PRDATA_m2_0,
  COREABC_C0_0_APB3master_PWDATA,
  i2c_reg_ctrl_0,
  PWDATA_M_i_m2_0,
  i2c_seq_finished,
  Board_J11_c,
  Board_J10_c,
  SDAO_sig_i,
  SCLO_sig_i,
  N_146_mux_i_1z,
  un1_timer_interrupt_last,
  un5_psel_0,
  un12_psel,
  un33_psel,
  un40_psel,
  RawTimInt,
  un19_psel,
  N_64_0_i_1z,
  N_176_i_1z,
  N_76_0_i_1z,
  N_73_0_i_1z,
  N_70_0_i_1z,
  N_67_0_i_1z,
  N_84_i,
  SMADDR_3_sqmuxa,
  N_128,
  m20_a0_1z,
  N_134_mux,
  COREABC_C0_0_APB3master_PENABLE,
  N_41_0,
  COREABC_C0_0_APB3master_PSELx,
  N_45_2,
  N_117,
  un5_pwrite_1_0,
  un6_pwrite_1_0,
  un26_psel_2,
  m20_a1_1z,
  i24_mux,
  m102_1_0,
  i25_mux,
  m99_1_0,
  i28_mux,
  i23_mux,
  i26_mux,
  m96_1_0,
  i30_mux,
  m84_1_0,
  i29_mux,
  m87_1_0,
  N_135,
  N_134,
  i27_mux,
  PRDATA_ss0,
  m20_a0_2,
  N_20_i_0,
  i2c_int,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input INT_reg_0 ;
input CtrlReg_0 ;
input [6:0] RAMRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [9:0] COREABC_C0_0_APB3master_PADDR ;
input CTRL_reg_6 ;
input CTRL_reg_7 ;
input CTRL_reg_3 ;
input CTRL_reg_0 ;
input CTRL_reg_2 ;
input CTRL_reg_1 ;
input PRDATA_m3_s_0 ;
input [5:4] PRDATA_d ;
input PRDATA_m3_d_0 ;
input PRDATA_m3_0 ;
input PRDATA_m2_0 ;
input [6:0] COREABC_C0_0_APB3master_PWDATA ;
output i2c_reg_ctrl_0 ;
input PWDATA_M_i_m2_0 ;
output i2c_seq_finished ;
input Board_J11_c ;
input Board_J10_c ;
output SDAO_sig_i ;
output SCLO_sig_i ;
output N_146_mux_i_1z ;
input un1_timer_interrupt_last ;
output un5_psel_0 ;
output un12_psel ;
output un33_psel ;
output un40_psel ;
input RawTimInt ;
output un19_psel ;
output N_64_0_i_1z ;
output N_176_i_1z ;
output N_76_0_i_1z ;
output N_73_0_i_1z ;
output N_70_0_i_1z ;
output N_67_0_i_1z ;
input N_84_i ;
input SMADDR_3_sqmuxa ;
output N_128 ;
output m20_a0_1z ;
output N_134_mux ;
input COREABC_C0_0_APB3master_PENABLE ;
output N_41_0 ;
input COREABC_C0_0_APB3master_PSELx ;
output N_45_2 ;
input N_117 ;
output un5_pwrite_1_0 ;
output un6_pwrite_1_0 ;
output un26_psel_2 ;
output m20_a1_1z ;
output i24_mux ;
input m102_1_0 ;
output i25_mux ;
input m99_1_0 ;
output i28_mux ;
output i23_mux ;
output i26_mux ;
input m96_1_0 ;
output i30_mux ;
input m84_1_0 ;
output i29_mux ;
input m87_1_0 ;
input N_135 ;
input N_134 ;
output i27_mux ;
output PRDATA_ss0 ;
output m20_a0_2 ;
input N_20_i_0 ;
output i2c_int ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire INT_reg_0 ;
wire CtrlReg_0 ;
wire CTRL_reg_6 ;
wire CTRL_reg_7 ;
wire CTRL_reg_3 ;
wire CTRL_reg_0 ;
wire CTRL_reg_2 ;
wire CTRL_reg_1 ;
wire PRDATA_m3_s_0 ;
wire PRDATA_m3_d_0 ;
wire PRDATA_m3_0 ;
wire PRDATA_m2_0 ;
wire i2c_reg_ctrl_0 ;
wire PWDATA_M_i_m2_0 ;
wire i2c_seq_finished ;
wire Board_J11_c ;
wire Board_J10_c ;
wire SDAO_sig_i ;
wire SCLO_sig_i ;
wire N_146_mux_i_1z ;
wire un1_timer_interrupt_last ;
wire un5_psel_0 ;
wire un12_psel ;
wire un33_psel ;
wire un40_psel ;
wire RawTimInt ;
wire un19_psel ;
wire N_64_0_i_1z ;
wire N_176_i_1z ;
wire N_76_0_i_1z ;
wire N_73_0_i_1z ;
wire N_70_0_i_1z ;
wire N_67_0_i_1z ;
wire N_84_i ;
wire SMADDR_3_sqmuxa ;
wire N_128 ;
wire m20_a0_1z ;
wire N_134_mux ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire N_41_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_45_2 ;
wire N_117 ;
wire un5_pwrite_1_0 ;
wire un6_pwrite_1_0 ;
wire un26_psel_2 ;
wire m20_a1_1z ;
wire i24_mux ;
wire m102_1_0 ;
wire i25_mux ;
wire m99_1_0 ;
wire i28_mux ;
wire i23_mux ;
wire i26_mux ;
wire m96_1_0 ;
wire i30_mux ;
wire m84_1_0 ;
wire i29_mux ;
wire m87_1_0 ;
wire N_135 ;
wire N_134 ;
wire i27_mux ;
wire PRDATA_ss0 ;
wire m20_a0_2 ;
wire N_20_i_0 ;
wire i2c_int ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [7:0] PRDATA_sig_14;
wire [7:0] i2c_reg_datI;
wire [3:0] i2c_reg_ctrl;
wire [0:0] i2c_reg_ctrl_8;
wire [4:4] i2c_reg_ctrl_5;
wire [15:0] i2c_reg_clk;
wire [1:1] i2c_status_out_last;
wire [4:0] i2c_adr_to_mem;
wire [7:0] PRDATA_sig_14_4_1_0_co1;
wire [7:0] PRDATA_sig_14_4_1_wmux_0_S;
wire [7:0] i2c_data_out;
wire [7:0] PRDATA_sig_14_4_1_0_y0;
wire [7:0] PRDATA_sig_14_4_1_0_co0;
wire [7:0] PRDATA_sig_14_4_1_0_wmux_S;
wire [9:0] uSRAM_A_DOUT_sig;
wire [4:2] PRDATA_sig_14_5_1;
wire [4:0] i2c_seq_count;
wire [1:0] PRDATA_sig_14_3_1;
wire [0:0] i2c_status_out;
wire [7:7] PRDATA_sig_14_5_1_0;
wire [4:0] i2c_reg_ctrl_2;
wire VCC ;
wire GND ;
wire un31_psel ;
wire un5_psel ;
wire i2c_reg_clk_10 ;
wire i2c_reg_clk_18 ;
wire i2c_bus_active_Z ;
wire N_45_i ;
wire trigger_seq_last_Z ;
wire N_128_i_Z ;
wire N_98 ;
wire N_96 ;
wire N_94 ;
wire N_99 ;
wire N_100 ;
wire N_97 ;
wire N_95 ;
wire N_101 ;
wire m20_a0_1_Z ;
wire m93_1 ;
wire i48_mux ;
wire m87_1 ;
wire i52_mux ;
wire m84_1 ;
wire i54_mux ;
wire m96_1 ;
wire i46_mux ;
wire m105_1 ;
wire i40_mux ;
wire m90_1 ;
wire i50_mux ;
wire m99_1 ;
wire i44_mux ;
wire m102_1 ;
wire i42_mux ;
wire PRDATA_sig_7_sqmuxa ;
wire N_105 ;
wire N_136_i ;
wire un8_pwrite_i_0 ;
wire N_106 ;
wire N_107 ;
wire N_85 ;
wire N_84 ;
wire i2c_mem_done ;
wire i2c_bus_w_en_0_Z ;
wire m25_e_0_Z ;
wire un8_pwrite_i_0_1 ;
wire m30_2_Z ;
wire un1_i2c_reg_clk7_4_Z ;
wire un8_pwrite_0_a3_0 ;
wire PRDATA_sig_14_sn_N_6 ;
wire N_3_0 ;
wire N_89 ;
wire N_90 ;
wire un1_i2c_reg_clk7_5_Z ;
wire un1_prdata_sig42_i_a3_1_Z ;
wire PRDATA_sig_14_sn_N_11_mux ;
wire N_104 ;
wire N_103 ;
wire N_32_0 ;
wire N_56 ;
// @43:229
  SLE \PRDATA_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[5]  (
	.Q(i2c_reg_datI[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[6]  (
	.Q(i2c_reg_datI[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[7]  (
	.Q(i2c_reg_datI[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[0]  (
	.Q(i2c_reg_ctrl[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_reg_ctrl_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[1]  (
	.Q(i2c_reg_ctrl[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[2]  (
	.Q(i2c_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[3]  (
	.Q(i2c_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[4]  (
	.Q(i2c_reg_ctrl_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_reg_ctrl_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:229
  SLE \PRDATA_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[6]  (
	.Q(i2c_reg_clk[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[7]  (
	.Q(i2c_reg_clk[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[8]  (
	.Q(i2c_reg_clk[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[9]  (
	.Q(i2c_reg_clk[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[10]  (
	.Q(i2c_reg_clk[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[11]  (
	.Q(i2c_reg_clk[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[12]  (
	.Q(i2c_reg_clk[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[13]  (
	.Q(i2c_reg_clk[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[14]  (
	.Q(i2c_reg_clk[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[15]  (
	.Q(i2c_reg_clk[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[0]  (
	.Q(i2c_reg_datI[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[1]  (
	.Q(i2c_reg_datI[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[2]  (
	.Q(i2c_reg_datI[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[3]  (
	.Q(i2c_reg_datI[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[4]  (
	.Q(i2c_reg_datI[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[0]  (
	.Q(i2c_reg_clk[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[1]  (
	.Q(i2c_reg_clk[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[2]  (
	.Q(i2c_reg_clk[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[3]  (
	.Q(i2c_reg_clk[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[4]  (
	.Q(i2c_reg_clk[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[5]  (
	.Q(i2c_reg_clk[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:383
  SLE i2c_bus_active (
	.Q(i2c_bus_active_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_45_i),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_status_out_last[1]  (
	.Q(i2c_status_out_last[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_int),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE trigger_seq_last (
	.Q(trigger_seq_last_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:396
  SLE \i2c_adr_to_mem[0]  (
	.Q(i2c_adr_to_mem[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(N_128_i_Z),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @43:396
  SLE \i2c_adr_to_mem[1]  (
	.Q(i2c_adr_to_mem[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(N_128_i_Z),
	.D(COREABC_C0_0_APB3master_PADDR[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @43:396
  SLE \i2c_adr_to_mem[2]  (
	.Q(i2c_adr_to_mem[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(N_128_i_Z),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @43:396
  SLE \i2c_adr_to_mem[3]  (
	.Q(i2c_adr_to_mem[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(N_128_i_Z),
	.D(COREABC_C0_0_APB3master_PADDR[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @43:396
  SLE \i2c_adr_to_mem[4]  (
	.Q(i2c_adr_to_mem[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(N_128_i_Z),
	.D(COREABC_C0_0_APB3master_PADDR[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[4]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[4]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[4]),
	.Y(N_98),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[4]),
	.D(i2c_data_out[4]),
	.A(PRDATA_sig_14_4_1_0_y0[4]),
	.FCI(PRDATA_sig_14_4_1_0_co0[4])
);
defparam \PRDATA_sig_14_4_1_wmux_0[4] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[4]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[4]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[4]),
	.Y(PRDATA_sig_14_4_1_0_y0[4]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[4]),
	.D(i2c_reg_clk[12]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[4] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[2]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[2]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[2]),
	.Y(N_96),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[2]),
	.D(i2c_data_out[2]),
	.A(PRDATA_sig_14_4_1_0_y0[2]),
	.FCI(PRDATA_sig_14_4_1_0_co0[2])
);
defparam \PRDATA_sig_14_4_1_wmux_0[2] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[2]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[2]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[2]),
	.Y(PRDATA_sig_14_4_1_0_y0[2]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[2]),
	.D(i2c_reg_clk[10]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[2] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[0]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[0]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[0]),
	.Y(N_94),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[0]),
	.D(i2c_data_out[0]),
	.A(PRDATA_sig_14_4_1_0_y0[0]),
	.FCI(PRDATA_sig_14_4_1_0_co0[0])
);
defparam \PRDATA_sig_14_4_1_wmux_0[0] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[0]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[0]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[0]),
	.Y(PRDATA_sig_14_4_1_0_y0[0]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[0]),
	.D(i2c_reg_clk[8]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[0] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[5]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[5]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[5]),
	.Y(N_99),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[5]),
	.D(i2c_data_out[5]),
	.A(PRDATA_sig_14_4_1_0_y0[5]),
	.FCI(PRDATA_sig_14_4_1_0_co0[5])
);
defparam \PRDATA_sig_14_4_1_wmux_0[5] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[5]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[5]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[5]),
	.Y(PRDATA_sig_14_4_1_0_y0[5]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[5]),
	.D(i2c_reg_clk[13]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[5] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[6]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[6]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[6]),
	.Y(N_100),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[6]),
	.D(i2c_data_out[6]),
	.A(PRDATA_sig_14_4_1_0_y0[6]),
	.FCI(PRDATA_sig_14_4_1_0_co0[6])
);
defparam \PRDATA_sig_14_4_1_wmux_0[6] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[6]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[6]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[6]),
	.Y(PRDATA_sig_14_4_1_0_y0[6]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[6]),
	.D(i2c_reg_clk[14]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[6] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[3]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[3]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[3]),
	.Y(N_97),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[3]),
	.D(i2c_data_out[3]),
	.A(PRDATA_sig_14_4_1_0_y0[3]),
	.FCI(PRDATA_sig_14_4_1_0_co0[3])
);
defparam \PRDATA_sig_14_4_1_wmux_0[3] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[3]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[3]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[3]),
	.Y(PRDATA_sig_14_4_1_0_y0[3]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[3]),
	.D(i2c_reg_clk[11]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[3] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[1]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[1]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[1]),
	.Y(N_95),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[1]),
	.D(i2c_data_out[1]),
	.A(PRDATA_sig_14_4_1_0_y0[1]),
	.FCI(PRDATA_sig_14_4_1_0_co0[1])
);
defparam \PRDATA_sig_14_4_1_wmux_0[1] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[1]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[1]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[1]),
	.Y(PRDATA_sig_14_4_1_0_y0[1]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[1]),
	.D(i2c_reg_clk[9]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[1] .INIT=20'h0FA44;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_wmux_0[7]  (
	.FCO(PRDATA_sig_14_4_1_0_co1[7]),
	.S(PRDATA_sig_14_4_1_wmux_0_S[7]),
	.Y(N_101),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[7]),
	.D(i2c_data_out[7]),
	.A(PRDATA_sig_14_4_1_0_y0[7]),
	.FCI(PRDATA_sig_14_4_1_0_co0[7])
);
defparam \PRDATA_sig_14_4_1_wmux_0[7] .INIT=20'h0F588;
// @43:232
  ARI1 \PRDATA_sig_14_4_1_0_wmux[7]  (
	.FCO(PRDATA_sig_14_4_1_0_co0[7]),
	.S(PRDATA_sig_14_4_1_0_wmux_S[7]),
	.Y(PRDATA_sig_14_4_1_0_y0[7]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[7]),
	.D(i2c_reg_clk[15]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_14_4_1_0_wmux[7] .INIT=20'h0FA44;
  CFG4 m20_0 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(m20_a0_1_Z),
	.D(m20_a0_2),
	.Y(PRDATA_ss0)
);
defparam m20_0.INIT=16'hF444;
  CFG4 \PRDATA_sig_RNIPTNH1[4]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(PRDATA_m2_0),
	.C(m93_1),
	.D(PRDATA_d[4]),
	.Y(i27_mux)
);
defparam \PRDATA_sig_RNIPTNH1[4] .INIT=16'h07A7;
  CFG4 \PRDATA_sig_RNINK5S[4]  (
	.A(N_134),
	.B(N_135),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(i48_mux),
	.Y(m93_1)
);
defparam \PRDATA_sig_RNINK5S[4] .INIT=16'h707F;
  CFG4 \PRDATA_sig_RNILGIE1[6]  (
	.A(m87_1),
	.B(m87_1_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(N_134),
	.Y(i29_mux)
);
defparam \PRDATA_sig_RNILGIE1[6] .INIT=16'h35A5;
  CFG4 \PRDATA_sig_RNIVA941[6]  (
	.A(CTRL_reg_6),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(i52_mux),
	.D(N_135),
	.Y(m87_1)
);
defparam \PRDATA_sig_RNIVA941[6] .INIT=16'h47CF;
  CFG4 \PRDATA_sig_RNIPKIE1[7]  (
	.A(m84_1),
	.B(m84_1_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(N_134),
	.Y(i30_mux)
);
defparam \PRDATA_sig_RNIPKIE1[7] .INIT=16'h35A5;
  CFG4 \PRDATA_sig_RNI2E941[7]  (
	.A(CTRL_reg_7),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(i54_mux),
	.D(N_135),
	.Y(m84_1)
);
defparam \PRDATA_sig_RNI2E941[7] .INIT=16'h47CF;
  CFG4 \PRDATA_sig_RNI94IE1[3]  (
	.A(m96_1),
	.B(m96_1_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(N_134),
	.Y(i26_mux)
);
defparam \PRDATA_sig_RNI94IE1[3] .INIT=16'h35A5;
  CFG4 \PRDATA_sig_RNIM1941[3]  (
	.A(CTRL_reg_3),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(i46_mux),
	.D(N_135),
	.Y(m96_1)
);
defparam \PRDATA_sig_RNIM1941[3] .INIT=16'h47CF;
  CFG4 \PRDATA_sig_RNITNHE1[0]  (
	.A(m105_1),
	.B(PRDATA_m3_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(N_134),
	.Y(i23_mux)
);
defparam \PRDATA_sig_RNITNHE1[0] .INIT=16'h35A5;
  CFG4 \PRDATA_sig_RNIDO841[0]  (
	.A(CTRL_reg_0),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(i40_mux),
	.D(N_135),
	.Y(m105_1)
);
defparam \PRDATA_sig_RNIDO841[0] .INIT=16'h47CF;
  CFG4 \PRDATA_sig_RNIC0FG1[5]  (
	.A(m90_1),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(PRDATA_m3_d_0),
	.D(PRDATA_d[5]),
	.Y(i28_mux)
);
defparam \PRDATA_sig_RNIC0FG1[5] .INIT=16'h195D;
  CFG4 \PRDATA_sig_RNI44DP[5]  (
	.A(PRDATA_m3_s_0),
	.B(N_134),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(i50_mux),
	.Y(m90_1)
);
defparam \PRDATA_sig_RNI44DP[5] .INIT=16'h404F;
  CFG4 \PRDATA_sig_RNI50IE1[2]  (
	.A(m99_1),
	.B(m99_1_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(N_134),
	.Y(i25_mux)
);
defparam \PRDATA_sig_RNI50IE1[2] .INIT=16'h35A5;
  CFG4 \PRDATA_sig_RNIJU841[2]  (
	.A(CTRL_reg_2),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(i44_mux),
	.D(N_135),
	.Y(m99_1)
);
defparam \PRDATA_sig_RNIJU841[2] .INIT=16'h47CF;
  CFG4 \PRDATA_sig_RNI1SHE1[1]  (
	.A(m102_1),
	.B(m102_1_0),
	.C(COREABC_C0_0_APB3master_PADDR[9]),
	.D(N_134),
	.Y(i24_mux)
);
defparam \PRDATA_sig_RNI1SHE1[1] .INIT=16'h35A5;
  CFG4 \PRDATA_sig_RNIGR841[1]  (
	.A(CTRL_reg_1),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(i42_mux),
	.D(N_135),
	.Y(m102_1)
);
defparam \PRDATA_sig_RNIGR841[1] .INIT=16'h47CF;
// @43:232
  CFG4 \PRDATA_sig_14_5[2]  (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(uSRAM_A_DOUT_sig[2]),
	.C(PRDATA_sig_14_5_1[2]),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(N_105)
);
defparam \PRDATA_sig_14_5[2] .INIT=16'h44F0;
// @43:232
  CFG4 \PRDATA_sig_14_5_1[2]  (
	.A(i2c_seq_count[0]),
	.B(i2c_reg_ctrl[2]),
	.C(N_136_i),
	.D(un8_pwrite_i_0),
	.Y(PRDATA_sig_14_5_1[2])
);
defparam \PRDATA_sig_14_5_1[2] .INIT=16'h0C0A;
// @43:232
  CFG4 \PRDATA_sig_14_5[3]  (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(uSRAM_A_DOUT_sig[3]),
	.C(PRDATA_sig_14_5_1[3]),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(N_106)
);
defparam \PRDATA_sig_14_5[3] .INIT=16'h44F0;
// @43:232
  CFG4 \PRDATA_sig_14_5_1[3]  (
	.A(i2c_seq_count[1]),
	.B(i2c_reg_ctrl[3]),
	.C(N_136_i),
	.D(un8_pwrite_i_0),
	.Y(PRDATA_sig_14_5_1[3])
);
defparam \PRDATA_sig_14_5_1[3] .INIT=16'h0C0A;
// @43:232
  CFG4 \PRDATA_sig_14_5[4]  (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(uSRAM_A_DOUT_sig[4]),
	.C(PRDATA_sig_14_5_1[4]),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(N_107)
);
defparam \PRDATA_sig_14_5[4] .INIT=16'h44F0;
// @43:232
  CFG4 \PRDATA_sig_14_5_1[4]  (
	.A(i2c_seq_count[2]),
	.B(i2c_reg_ctrl_0),
	.C(un8_pwrite_i_0),
	.D(N_136_i),
	.Y(PRDATA_sig_14_5_1[4])
);
defparam \PRDATA_sig_14_5_1[4] .INIT=16'h00CA;
// @43:232
  CFG3 \PRDATA_sig_14_3[1]  (
	.A(i2c_int),
	.B(PRDATA_sig_14_3_1[1]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_85)
);
defparam \PRDATA_sig_14_3[1] .INIT=8'h3A;
// @43:232
  CFG3 \PRDATA_sig_14_3_1[1]  (
	.A(uSRAM_A_DOUT_sig[9]),
	.B(uSRAM_A_DOUT_sig[1]),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(PRDATA_sig_14_3_1[1])
);
defparam \PRDATA_sig_14_3_1[1] .INIT=8'h53;
// @43:232
  CFG3 \PRDATA_sig_14_3[0]  (
	.A(i2c_status_out[0]),
	.B(PRDATA_sig_14_3_1[0]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_84)
);
defparam \PRDATA_sig_14_3[0] .INIT=8'h3A;
// @43:232
  CFG3 \PRDATA_sig_14_3_1[0]  (
	.A(uSRAM_A_DOUT_sig[8]),
	.B(uSRAM_A_DOUT_sig[0]),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(PRDATA_sig_14_3_1[0])
);
defparam \PRDATA_sig_14_3_1[0] .INIT=8'h53;
// @43:232
  CFG2 \PRDATA_sig_14_5_1_0[7]  (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(uSRAM_A_DOUT_sig[7]),
	.Y(PRDATA_sig_14_5_1_0[7])
);
defparam \PRDATA_sig_14_5_1_0[7] .INIT=4'h4;
// @43:399
  CFG2 i2c_bus_w_en_0 (
	.A(i2c_mem_done),
	.B(i2c_bus_active_Z),
	.Y(i2c_bus_w_en_0_Z)
);
defparam i2c_bus_w_en_0.INIT=4'h4;
  CFG2 m20_a1 (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(m20_a1_1z)
);
defparam m20_a1.INIT=4'h2;
  CFG2 m25_e_0 (
	.A(COREABC_C0_0_APB3master_PADDR[4]),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.Y(m25_e_0_Z)
);
defparam m25_e_0.INIT=4'h1;
// @43:235
  CFG2 un8_pwrite_0_a3_1 (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(un8_pwrite_i_0_1)
);
defparam un8_pwrite_0_a3_1.INIT=4'h1;
  CFG2 m55_e (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(un26_psel_2)
);
defparam m55_e.INIT=4'h4;
  CFG4 m30_2 (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.D(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(m30_2_Z)
);
defparam m30_2.INIT=16'h0004;
// @43:334
  CFG4 un1_i2c_reg_clk7_4 (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(un1_i2c_reg_clk7_4_Z)
);
defparam un1_i2c_reg_clk7_4.INIT=16'hFFFD;
  CFG3 m20_a0_1 (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.Y(m20_a0_1_Z)
);
defparam m20_a0_1.INIT=8'h04;
// @43:235
  CFG3 un8_pwrite_0_a3_0_0 (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(un8_pwrite_0_a3_0)
);
defparam un8_pwrite_0_a3_0_0.INIT=8'h01;
  CFG4 m16 (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[5]),
	.D(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(m20_a0_2)
);
defparam m16.INIT=16'h0001;
  CFG4 m11 (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un6_pwrite_1_0)
);
defparam m11.INIT=16'h0010;
  CFG4 m6 (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un5_pwrite_1_0)
);
defparam m6.INIT=16'h0001;
// @43:386
  CFG2 \p_RAM_write.un48_psel_i_2  (
	.A(N_117),
	.B(i2c_mem_done),
	.Y(N_45_2)
);
defparam \p_RAM_write.un48_psel_i_2 .INIT=4'hD;
// @43:232
  CFG3 PRDATA_sig_14_sn_m5 (
	.A(N_136_i),
	.B(un8_pwrite_i_0),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(PRDATA_sig_14_sn_N_6)
);
defparam PRDATA_sig_14_sn_m5.INIT=8'h0E;
  CFG3 m2 (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(N_3_0)
);
defparam m2.INIT=8'h04;
// @43:232
  CFG4 \PRDATA_sig_14_3[5]  (
	.A(uSRAM_A_DOUT_sig[5]),
	.B(i2c_seq_count[3]),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(N_89)
);
defparam \PRDATA_sig_14_3[5] .INIT=16'h0ACC;
// @43:232
  CFG4 \PRDATA_sig_14_3[6]  (
	.A(uSRAM_A_DOUT_sig[6]),
	.B(i2c_seq_count[4]),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(N_90)
);
defparam \PRDATA_sig_14_3[6] .INIT=16'h0ACC;
  CFG3 \PRDATA_sig_RNILR8E[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i42_mux)
);
defparam \PRDATA_sig_RNILR8E[1] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNIJP8E[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i40_mux)
);
defparam \PRDATA_sig_RNIJP8E[0] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNINT8E[2]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i44_mux)
);
defparam \PRDATA_sig_RNINT8E[2] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNIPV8E[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i46_mux)
);
defparam \PRDATA_sig_RNIPV8E[3] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNIR19E[4]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i48_mux)
);
defparam \PRDATA_sig_RNIR19E[4] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNIT39E[5]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i50_mux)
);
defparam \PRDATA_sig_RNIT39E[5] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNIV59E[6]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i52_mux)
);
defparam \PRDATA_sig_RNIV59E[6] .INIT=8'h53;
  CFG3 \PRDATA_sig_RNI189E[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(i54_mux)
);
defparam \PRDATA_sig_RNI189E[7] .INIT=8'h53;
  CFG3 m40 (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(N_41_0)
);
defparam m40.INIT=8'h4C;
// @43:334
  CFG4 un1_i2c_reg_clk7_5 (
	.A(COREABC_C0_0_APB3master_PADDR[5]),
	.B(COREABC_C0_0_APB3master_PADDR[7]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(un1_i2c_reg_clk7_4_Z),
	.Y(un1_i2c_reg_clk7_5_Z)
);
defparam un1_i2c_reg_clk7_5.INIT=16'hFFFE;
// @43:232
  CFG4 un1_prdata_sig42_i_a3_1 (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(N_117),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un1_prdata_sig42_i_a3_1_Z)
);
defparam un1_prdata_sig42_i_a3_1.INIT=16'h0105;
// @43:232
  CFG4 PRDATA_sig_14_sn_m8 (
	.A(un8_pwrite_i_0),
	.B(un8_pwrite_i_0_1),
	.C(N_136_i),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(PRDATA_sig_14_sn_N_11_mux)
);
defparam PRDATA_sig_14_sn_m8.INIT=16'h0001;
  CFG4 m14 (
	.A(COREABC_C0_0_APB3master_PADDR[8]),
	.B(N_117),
	.C(COREABC_C0_0_APB3master_PENABLE),
	.D(COREABC_C0_0_APB3master_PSELx),
	.Y(N_134_mux)
);
defparam m14.INIT=16'h4000;
  CFG4 m20_a0 (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.C(m25_e_0_Z),
	.D(m20_a0_1_Z),
	.Y(m20_a0_1z)
);
defparam m20_a0.INIT=16'h1000;
// @43:386
  CFG4 \p_RAM_write.un48_psel_i_o3  (
	.A(COREABC_C0_0_APB3master_PADDR[8]),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(N_128)
);
defparam \p_RAM_write.un48_psel_i_o3 .INIT=16'hEFFF;
// @43:232
  CFG4 \PRDATA_sig_14_5[1]  (
	.A(i2c_reg_ctrl[1]),
	.B(N_136_i),
	.C(N_85),
	.D(PRDATA_sig_14_sn_N_6),
	.Y(N_104)
);
defparam \PRDATA_sig_14_5[1] .INIT=16'h22F0;
// @43:232
  CFG4 \PRDATA_sig_14_5[0]  (
	.A(i2c_reg_ctrl[0]),
	.B(N_136_i),
	.C(N_84),
	.D(PRDATA_sig_14_sn_N_6),
	.Y(N_103)
);
defparam \PRDATA_sig_14_5[0] .INIT=16'h22F0;
// @43:235
  CFG4 un8_pwrite_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(un8_pwrite_0_a3_0),
	.C(m25_e_0_Z),
	.D(un8_pwrite_i_0_1),
	.Y(un8_pwrite_i_0)
);
defparam un8_pwrite_0_a3.INIT=16'h4000;
// @32:1007
  CFG4 N_128_i (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.D(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(N_128_i_Z)
);
defparam N_128_i.INIT=16'h0200;
// @43:247
  CFG3 PRDATA_sig_7_sqmuxa_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(N_3_0),
	.C(N_117),
	.Y(PRDATA_sig_7_sqmuxa)
);
defparam PRDATA_sig_7_sqmuxa_0_a3.INIT=8'h08;
// @43:232
  CFG4 \PRDATA_sig_14[7]  (
	.A(N_101),
	.B(PRDATA_sig_14_5_1_0[7]),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(PRDATA_sig_14[7])
);
defparam \PRDATA_sig_14[7] .INIT=16'hACA0;
  CFG4 m30 (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(m30_2_Z),
	.C(m20_a0_2),
	.D(N_134_mux),
	.Y(un31_psel)
);
defparam m30.INIT=16'h4000;
// @32:869
  CFG4 N_67_0_i (
	.A(RAMRDATA[6]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.D(N_84_i),
	.Y(N_67_0_i_1z)
);
defparam N_67_0_i.INIT=16'hE200;
// @32:869
  CFG4 N_70_0_i (
	.A(RAMRDATA[5]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[5]),
	.D(N_84_i),
	.Y(N_70_0_i_1z)
);
defparam N_70_0_i.INIT=16'hE200;
// @32:869
  CFG4 N_73_0_i (
	.A(RAMRDATA[4]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(N_84_i),
	.Y(N_73_0_i_1z)
);
defparam N_73_0_i.INIT=16'hE200;
// @32:869
  CFG4 N_76_0_i (
	.A(RAMRDATA[3]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(N_84_i),
	.Y(N_76_0_i_1z)
);
defparam N_76_0_i.INIT=16'hE200;
// @32:869
  CFG4 N_176_i (
	.A(RAMRDATA[1]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.D(N_84_i),
	.Y(N_176_i_1z)
);
defparam N_176_i.INIT=16'hE200;
// @32:869
  CFG4 N_64_0_i (
	.A(RAMRDATA[0]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(N_84_i),
	.Y(N_64_0_i_1z)
);
defparam N_64_0_i.INIT=16'hE2FF;
  CFG4 m31 (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(m20_a0_2),
	.D(N_134_mux),
	.Y(N_32_0)
);
defparam m31.INIT=16'h4000;
// @43:232
  CFG4 \PRDATA_sig_14[5]  (
	.A(N_89),
	.B(N_99),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.D(PRDATA_sig_14_sn_N_6),
	.Y(PRDATA_sig_14[5])
);
defparam \PRDATA_sig_14[5] .INIT=16'hC0CA;
// @43:232
  CFG4 \PRDATA_sig_14[6]  (
	.A(N_90),
	.B(N_100),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.D(PRDATA_sig_14_sn_N_6),
	.Y(PRDATA_sig_14[6])
);
defparam \PRDATA_sig_14[6] .INIT=16'hC0CA;
// @43:232
  CFG3 \PRDATA_sig_14[1]  (
	.A(N_104),
	.B(N_95),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.Y(PRDATA_sig_14[1])
);
defparam \PRDATA_sig_14[1] .INIT=8'hCA;
// @43:232
  CFG3 \PRDATA_sig_14[0]  (
	.A(N_103),
	.B(N_94),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.Y(PRDATA_sig_14[0])
);
defparam \PRDATA_sig_14[0] .INIT=8'hCA;
// @43:284
  CFG3 \p_reg_ctrl.un5_psel  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(un8_pwrite_i_0),
	.C(N_134_mux),
	.Y(un5_psel)
);
defparam \p_reg_ctrl.un5_psel .INIT=8'h40;
// @43:383
  CFG3 i2c_bus_active_RNO (
	.A(N_45_2),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(N_128),
	.Y(N_45_i)
);
defparam i2c_bus_active_RNO.INIT=8'h04;
// @43:232
  CFG4 un1_prdata_sig42_i_a3_1_RNIIM481 (
	.A(m25_e_0_Z),
	.B(un1_prdata_sig42_i_a3_1_Z),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.D(N_3_0),
	.Y(N_136_i)
);
defparam un1_prdata_sig42_i_a3_1_RNIIM481.INIT=16'hF7FF;
// @43:232
  CFG3 \PRDATA_sig_14[2]  (
	.A(N_96),
	.B(N_105),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.Y(PRDATA_sig_14[2])
);
defparam \PRDATA_sig_14[2] .INIT=8'hAC;
// @43:232
  CFG3 \PRDATA_sig_14[4]  (
	.A(N_98),
	.B(N_107),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.Y(PRDATA_sig_14[4])
);
defparam \PRDATA_sig_14[4] .INIT=8'hAC;
// @43:232
  CFG3 \PRDATA_sig_14[3]  (
	.A(N_97),
	.B(N_106),
	.C(PRDATA_sig_14_sn_N_11_mux),
	.Y(PRDATA_sig_14[3])
);
defparam \PRDATA_sig_14[3] .INIT=8'hAC;
  CFG3 m56 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(un26_psel_2),
	.C(N_32_0),
	.Y(un19_psel)
);
defparam m56.INIT=8'h40;
// @43:331
  CFG4 i2c_reg_clk_10_0 (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(N_134_mux),
	.D(un1_i2c_reg_clk7_5_Z),
	.Y(i2c_reg_clk_10)
);
defparam i2c_reg_clk_10_0.INIT=16'h0010;
// @43:331
  CFG4 i2c_reg_clk_18_0 (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(N_134_mux),
	.D(un1_i2c_reg_clk7_5_Z),
	.Y(i2c_reg_clk_18)
);
defparam i2c_reg_clk_18_0.INIT=16'h0040;
// @43:284
  CFG3 \i2c_reg_ctrl_2[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(un5_psel),
	.C(i2c_reg_ctrl_0),
	.Y(i2c_reg_ctrl_2[4])
);
defparam \i2c_reg_ctrl_2[4] .INIT=8'hB8;
// @43:284
  CFG3 \i2c_reg_ctrl_2[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un5_psel),
	.C(i2c_reg_ctrl[0]),
	.Y(i2c_reg_ctrl_2[0])
);
defparam \i2c_reg_ctrl_2[0] .INIT=8'hB8;
// @43:295
  CFG4 \p_reg_ctrl.i2c_reg_ctrl_5[4]  (
	.A(RawTimInt),
	.B(trigger_seq_last_Z),
	.C(i2c_reg_ctrl_2[4]),
	.D(CtrlReg_0),
	.Y(i2c_reg_ctrl_5[4])
);
defparam \p_reg_ctrl.i2c_reg_ctrl_5[4] .INIT=16'hF2F0;
// @43:299
  CFG3 \p_reg_ctrl.i2c_reg_ctrl_8[0]  (
	.A(i2c_reg_ctrl_2[0]),
	.B(i2c_status_out_last[1]),
	.C(i2c_int),
	.Y(i2c_reg_ctrl_8[0])
);
defparam \p_reg_ctrl.i2c_reg_ctrl_8[0] .INIT=8'h8A;
  CFG4 m34 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(N_32_0),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un40_psel)
);
defparam m34.INIT=16'h2000;
  CFG4 m37 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(N_32_0),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un33_psel)
);
defparam m37.INIT=16'h1000;
  CFG4 m58 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(N_32_0),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un12_psel)
);
defparam m58.INIT=16'h0020;
  CFG4 m59 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(N_32_0),
	.D(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un5_psel_0)
);
defparam m59.INIT=16'h0010;
// @39:293
  CFG4 N_146_mux_i (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un40_psel),
	.C(INT_reg_0),
	.D(un1_timer_interrupt_last),
	.Y(N_146_mux_i_1z)
);
defparam N_146_mux_i.INIT=16'hBBB8;
// @43:171
  I2C_Instruction_RAM I2C_Instruction_RAM_0 (
	.i2c_reg_clk(i2c_reg_clk[15:1]),
	.i2c_reg_datI(i2c_reg_datI[7:0]),
	.i2c_data_out(i2c_data_out[7:0]),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2_0),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[7:6]),
	.i2c_reg_ctrl({i2c_reg_ctrl_0, i2c_reg_ctrl[3:0]}),
	.i2c_status_out_0(i2c_status_out[0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[6:0]),
	.i2c_adr_to_mem(i2c_adr_to_mem[4:0]),
	.uSRAM_A_DOUT_sig(uSRAM_A_DOUT_sig[9:0]),
	.i2c_seq_count(i2c_seq_count[4:0]),
	.SCLO_sig_i(SCLO_sig_i),
	.SDAO_sig_i(SDAO_sig_i),
	.Board_J10_c(Board_J10_c),
	.Board_J11_c(Board_J11_c),
	.i2c_bus_w_en_0(i2c_bus_w_en_0_Z),
	.N_117(N_117),
	.i2c_int(i2c_int),
	.i2c_bus_active(i2c_bus_active_Z),
	.i2c_mem_done(i2c_mem_done),
	.i2c_seq_finished(i2c_seq_finished),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core_APB3 */

module timer (
  timer_interrupt,
  FCCC_C0_0_GL1,
  COREABC_C0_0_PRESETN
)
;
output timer_interrupt ;
input FCCC_C0_0_GL1 ;
input COREABC_C0_0_PRESETN ;
wire timer_interrupt ;
wire FCCC_C0_0_GL1 ;
wire COREABC_C0_0_PRESETN ;
wire [17:0] counter;
wire [0:0] counter_i;
wire [17:4] counter_3;
wire VCC ;
wire un11_counter_cry_11_S ;
wire GND ;
wire un11_counter_cry_13_S ;
wire un11_counter_cry_1_S ;
wire un11_counter_cry_2_S ;
wire un11_counter_cry_3_S ;
wire un11_counter_cry_5_S ;
wire un11_counter_cry_6_S ;
wire un11_counter_cry_8_S ;
wire un11_counter_cry_9_S ;
wire un11_counter_cry_10_S ;
wire un2_counter ;
wire un11_counter_s_1_792_FCO ;
wire un11_counter_s_1_792_S ;
wire un11_counter_s_1_792_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_S ;
wire un11_counter_cry_4_Y ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_Y ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_S ;
wire un11_counter_cry_7_Y ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_Y ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_Y ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_S ;
wire un11_counter_cry_12_Y ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_Y ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_S ;
wire un11_counter_cry_14_Y ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S ;
wire un11_counter_cry_15_Y ;
wire un11_counter_s_17_FCO ;
wire un11_counter_s_17_S ;
wire un11_counter_s_17_Y ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_S ;
wire un11_counter_cry_16_Y ;
wire un2_counter_12 ;
wire un2_counter_11 ;
wire un2_counter_10 ;
wire un2_counter_9 ;
wire un2_counter_13 ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @22:47
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE timer_indic_sig (
	.Q(timer_interrupt),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un2_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:61
  ARI1 un11_counter_s_1_792 (
	.FCO(un11_counter_s_1_792_FCO),
	.S(un11_counter_s_1_792_S),
	.Y(un11_counter_s_1_792_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_792.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S),
	.Y(un11_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_792_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S),
	.Y(un11_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S),
	.Y(un11_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S),
	.Y(un11_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S),
	.Y(un11_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S),
	.Y(un11_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S),
	.Y(un11_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S),
	.Y(un11_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S),
	.Y(un11_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S),
	.Y(un11_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S),
	.Y(un11_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S),
	.Y(un11_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S),
	.Y(un11_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S),
	.Y(un11_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S),
	.Y(un11_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_s_17 (
	.FCO(un11_counter_s_17_FCO),
	.S(un11_counter_s_17_S),
	.Y(un11_counter_s_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_s_17.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S),
	.Y(un11_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @22:56
  CFG4 \gen_else.un2_counter_12  (
	.A(counter[10]),
	.B(counter[9]),
	.C(counter[8]),
	.D(counter[6]),
	.Y(un2_counter_12)
);
defparam \gen_else.un2_counter_12 .INIT=16'h0001;
// @22:56
  CFG4 \gen_else.un2_counter_11  (
	.A(counter[17]),
	.B(counter[16]),
	.C(counter[13]),
	.D(counter[11]),
	.Y(un2_counter_11)
);
defparam \gen_else.un2_counter_11 .INIT=16'h0008;
// @22:56
  CFG4 \gen_else.un2_counter_10  (
	.A(counter[15]),
	.B(counter[14]),
	.C(counter[12]),
	.D(counter[7]),
	.Y(un2_counter_10)
);
defparam \gen_else.un2_counter_10 .INIT=16'h8000;
// @22:56
  CFG4 \gen_else.un2_counter_9  (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un2_counter_9)
);
defparam \gen_else.un2_counter_9 .INIT=16'h8000;
// @22:56
  CFG3 \gen_else.un2_counter_13  (
	.A(counter[4]),
	.B(un2_counter_9),
	.C(counter[5]),
	.Y(un2_counter_13)
);
defparam \gen_else.un2_counter_13 .INIT=8'h04;
// @22:56
  CFG4 \gen_else.un2_counter  (
	.A(un2_counter_10),
	.B(un2_counter_12),
	.C(un2_counter_11),
	.D(un2_counter_13),
	.Y(un2_counter)
);
defparam \gen_else.un2_counter .INIT=16'h8000;
// @22:52
  CFG2 \counter_3[17]  (
	.A(un2_counter),
	.B(un11_counter_s_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[16]  (
	.A(un2_counter),
	.B(un11_counter_cry_16_S),
	.Y(counter_3[16])
);
defparam \counter_3[16] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[15]  (
	.A(un2_counter),
	.B(un11_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[14]  (
	.A(un2_counter),
	.B(un11_counter_cry_14_S),
	.Y(counter_3[14])
);
defparam \counter_3[14] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[12]  (
	.A(un2_counter),
	.B(un11_counter_cry_12_S),
	.Y(counter_3[12])
);
defparam \counter_3[12] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[7]  (
	.A(un2_counter),
	.B(un11_counter_cry_7_S),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[4]  (
	.A(un2_counter),
	.B(un11_counter_cry_4_S),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timer */

module LED_Controller (
  PRDATA_m3_d_0,
  PRDATA_d,
  COREABC_C0_0_APB3master_PADDR,
  PRDATA_m2_0,
  PRDATA_m3_0,
  PRDATA_m3_s_0,
  INSTR_SCMD,
  CTRL_reg_2,
  CTRL_reg_3,
  CTRL_reg_6,
  CTRL_reg_7,
  CTRL_reg_0,
  CTRL_reg_1,
  COREABC_C0_0_APB3master_PWDATA,
  PWDATA_M_i_m2_0,
  INT_reg_0,
  PWMs_i,
  un40_psel,
  un26_psel_2,
  N_134_mux,
  m20_a0_2,
  un6_pwrite_1_0,
  un5_pwrite_1_0,
  COREABC_C0_0_APB3master_PSELx,
  board_leds_i,
  un1_timer_interrupt_last,
  N_134,
  m20_a1,
  m20_a0,
  m102_1_0,
  m99_1_0,
  m96_1_0,
  m84_1_0,
  PRDATA_ss0,
  m87_1_0,
  N_135,
  FCCC_C0_0_GL1,
  un12_psel,
  un19_psel,
  un33_psel,
  un5_psel,
  N_146_mux_i,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output PRDATA_m3_d_0 ;
output [5:4] PRDATA_d ;
input [9:0] COREABC_C0_0_APB3master_PADDR ;
output PRDATA_m2_0 ;
output PRDATA_m3_0 ;
output PRDATA_m3_s_0 ;
input [1:0] INSTR_SCMD ;
output CTRL_reg_2 ;
output CTRL_reg_3 ;
output CTRL_reg_6 ;
output CTRL_reg_7 ;
output CTRL_reg_0 ;
output CTRL_reg_1 ;
input [6:0] COREABC_C0_0_APB3master_PWDATA ;
input PWDATA_M_i_m2_0 ;
output INT_reg_0 ;
output [5:0] PWMs_i ;
input un40_psel ;
input un26_psel_2 ;
input N_134_mux ;
input m20_a0_2 ;
input un6_pwrite_1_0 ;
input un5_pwrite_1_0 ;
input COREABC_C0_0_APB3master_PSELx ;
output board_leds_i ;
output un1_timer_interrupt_last ;
output N_134 ;
input m20_a1 ;
input m20_a0 ;
output m102_1_0 ;
output m99_1_0 ;
output m96_1_0 ;
output m84_1_0 ;
input PRDATA_ss0 ;
output m87_1_0 ;
output N_135 ;
input FCCC_C0_0_GL1 ;
input un12_psel ;
input un19_psel ;
input un33_psel ;
input un5_psel ;
input N_146_mux_i ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire PRDATA_m3_d_0 ;
wire PRDATA_m2_0 ;
wire PRDATA_m3_0 ;
wire PRDATA_m3_s_0 ;
wire CTRL_reg_2 ;
wire CTRL_reg_3 ;
wire CTRL_reg_6 ;
wire CTRL_reg_7 ;
wire CTRL_reg_0 ;
wire CTRL_reg_1 ;
wire PWDATA_M_i_m2_0 ;
wire INT_reg_0 ;
wire un40_psel ;
wire un26_psel_2 ;
wire N_134_mux ;
wire m20_a0_2 ;
wire un6_pwrite_1_0 ;
wire un5_pwrite_1_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire board_leds_i ;
wire un1_timer_interrupt_last ;
wire N_134 ;
wire m20_a1 ;
wire m20_a0 ;
wire m102_1_0 ;
wire m99_1_0 ;
wire m96_1_0 ;
wire m84_1_0 ;
wire PRDATA_ss0 ;
wire m87_1_0 ;
wire N_135 ;
wire FCCC_C0_0_GL1 ;
wire un12_psel ;
wire un19_psel ;
wire un33_psel ;
wire un5_psel ;
wire N_146_mux_i ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [5:0] PWMs;
wire [15:0] Bright_Count;
wire [15:0] Bright_Count_s;
wire [18:0] Blink_Count;
wire [0:0] Blink_Count_lm_0_fast;
wire [7:1] INT_reg;
wire [7:1] INT_reg_11;
wire [3:1] PWMs_6;
wire [4:4] PWMs_9;
wire [5:5] PWMs_12;
wire [5:4] CTRL_reg;
wire [7:0] CH1_1_reg;
wire [7:0] CH0_1_reg;
wire [7:0] CH0_0_reg;
wire [15:0] CH0_Value;
wire [15:0] CH1_Value;
wire [7:0] CH1_0_reg;
wire [15:15] Blink_Count_RNIFF9G3;
wire [18:1] Blink_Count_s;
wire [7:0] un8_bright_count_0_data_tmp;
wire [7:0] un6_bright_count_0_data_tmp;
wire [14:1] Bright_Count_cry;
wire [14:1] Bright_Count_cry_Y;
wire [15:15] Bright_Count_s_FCO;
wire [15:15] Bright_Count_s_Y;
wire [17:1] Blink_Count_cry;
wire [17:1] Blink_Count_cry_Y;
wire [18:18] Blink_Count_s_FCO;
wire [18:18] Blink_Count_s_Y;
wire [7:0] PRDATA_m3_1;
wire [7:0] PRDATA_m1;
wire [1:1] PRDATA_m3_1_1;
wire [4:4] PRDATA_m2_1_0;
wire [5:5] PRDATA_d_1_0;
wire [5:4] PRDATA_m4;
wire VCC ;
wire GND ;
wire N_7_i ;
wire CH0_Value_0_sqmuxa_Z ;
wire un26_psel ;
wire Blink_Clock_Z ;
wire N_60_mux ;
wire N_37_i ;
wire timer_interrupt_last_Z ;
wire timer_interrupt ;
wire un8_bright_count_0_I_1_S ;
wire un8_bright_count_0_I_1_Y ;
wire un8_bright_count_0_I_9_S ;
wire un8_bright_count_0_I_9_Y ;
wire un8_bright_count_0_I_15_S ;
wire un8_bright_count_0_I_15_Y ;
wire un8_bright_count_0_I_27_S ;
wire un8_bright_count_0_I_27_Y ;
wire un8_bright_count_0_I_45_S ;
wire un8_bright_count_0_I_45_Y ;
wire un8_bright_count_0_I_33_S ;
wire un8_bright_count_0_I_33_Y ;
wire un8_bright_count_0_I_39_S ;
wire un8_bright_count_0_I_39_Y ;
wire un8_bright_count_0_I_21_S ;
wire un8_bright_count_0_I_21_Y ;
wire un6_bright_count_0_I_1_S ;
wire un6_bright_count_0_I_1_Y ;
wire un6_bright_count_0_I_9_S ;
wire un6_bright_count_0_I_9_Y ;
wire un6_bright_count_0_I_15_S ;
wire un6_bright_count_0_I_15_Y ;
wire un6_bright_count_0_I_27_S ;
wire un6_bright_count_0_I_27_Y ;
wire un6_bright_count_0_I_45_S ;
wire un6_bright_count_0_I_45_Y ;
wire un6_bright_count_0_I_33_S ;
wire un6_bright_count_0_I_33_Y ;
wire un6_bright_count_0_I_39_S ;
wire un6_bright_count_0_I_39_Y ;
wire un6_bright_count_0_I_21_S ;
wire un6_bright_count_0_I_21_Y ;
wire Bright_Count_s_788_FCO ;
wire Bright_Count_s_788_S ;
wire Bright_Count_s_788_Y ;
wire Blink_Count_s_789_FCO ;
wire Blink_Count_s_789_S ;
wire Blink_Count_s_789_Y ;
wire PRDATAs2_m2_e_1 ;
wire N_134_3 ;
wire N_352 ;
wire m10_1_3 ;
wire N_194 ;
wire m22_3 ;
wire m22_2 ;
wire ch0_value14 ;
wire ch0_value13 ;
wire N_8 ;
wire un26_psel_1 ;
wire ch0_value11_1 ;
wire m28_3 ;
wire m35_2 ;
wire ch0_value14_7 ;
wire ch0_value14_5 ;
wire ch0_value12_0 ;
wire ch0_value13_10 ;
wire ch0_value13_9 ;
wire ch0_value13_8 ;
wire ch0_value13_7 ;
wire ch0_value10_2_0_4 ;
wire ch0_value10_2_0_3 ;
wire m22_8 ;
wire m22_6 ;
wire ch0_value10_i_10 ;
wire ch0_value10 ;
wire ch0_value10_0 ;
wire PRDATAs2_i_a3_0_Z ;
wire ch0_value12 ;
wire N_9 ;
wire m35_3 ;
wire ch0_value11 ;
wire N_49_mux ;
wire N_13 ;
  CFG1 \PWMs_RNI7JJ7[3]  (
	.A(PWMs[3]),
	.Y(PWMs_i[3])
);
defparam \PWMs_RNI7JJ7[3] .INIT=2'h1;
  CFG1 \PWMs_RNI5HJ7[1]  (
	.A(PWMs[1]),
	.Y(PWMs_i[1])
);
defparam \PWMs_RNI5HJ7[1] .INIT=2'h1;
  CFG1 \PWMs_RNI6IJ7[2]  (
	.A(PWMs[2]),
	.Y(PWMs_i[2])
);
defparam \PWMs_RNI6IJ7[2] .INIT=2'h1;
  CFG1 \PWMs_RNI8KJ7[4]  (
	.A(PWMs[4]),
	.Y(PWMs_i[4])
);
defparam \PWMs_RNI8KJ7[4] .INIT=2'h1;
  CFG1 \PWMs_RNI9LJ7[5]  (
	.A(PWMs[5]),
	.Y(PWMs_i[5])
);
defparam \PWMs_RNI9LJ7[5] .INIT=2'h1;
  CFG1 \PWMs_RNI4GJ7[0]  (
	.A(PWMs[0]),
	.Y(PWMs_i[0])
);
defparam \PWMs_RNI4GJ7[0] .INIT=2'h1;
  CFG1 \Bright_Count_RNO[0]  (
	.A(Bright_Count[0]),
	.Y(Bright_Count_s[0])
);
defparam \Bright_Count_RNO[0] .INIT=2'h1;
// @39:330
  CFG1 \Blink_Count_lm_0_fast[0]  (
	.A(Blink_Count[0]),
	.Y(Blink_Count_lm_0_fast[0])
);
defparam \Blink_Count_lm_0_fast[0] .INIT=2'h1;
// @39:293
  SLE \INT_reg[0]  (
	.Q(INT_reg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_146_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[1]  (
	.Q(INT_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[2]  (
	.Q(INT_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[3]  (
	.Q(INT_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[4]  (
	.Q(INT_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[5]  (
	.Q(INT_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[6]  (
	.Q(INT_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[7]  (
	.Q(INT_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[0]  (
	.Q(PWMs[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[1]  (
	.Q(PWMs[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[2]  (
	.Q(PWMs[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[3]  (
	.Q(PWMs[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[4]  (
	.Q(PWMs[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_9[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[5]  (
	.Q(PWMs[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[2]  (
	.Q(CTRL_reg_2),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[3]  (
	.Q(CTRL_reg_3),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[4]  (
	.Q(CTRL_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[5]  (
	.Q(CTRL_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[6]  (
	.Q(CTRL_reg_6),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[7]  (
	.Q(CTRL_reg_7),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[0]  (
	.Q(CH1_1_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[1]  (
	.Q(CH1_1_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[2]  (
	.Q(CH1_1_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[3]  (
	.Q(CH1_1_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[4]  (
	.Q(CH1_1_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[5]  (
	.Q(CH1_1_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[6]  (
	.Q(CH1_1_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[7]  (
	.Q(CH1_1_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[3]  (
	.Q(CH0_1_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[4]  (
	.Q(CH0_1_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[5]  (
	.Q(CH0_1_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[6]  (
	.Q(CH0_1_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[7]  (
	.Q(CH0_1_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[0]  (
	.Q(CH0_0_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[1]  (
	.Q(CH0_0_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[2]  (
	.Q(CH0_0_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[3]  (
	.Q(CH0_0_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[4]  (
	.Q(CH0_0_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[5]  (
	.Q(CH0_0_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[6]  (
	.Q(CH0_0_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[7]  (
	.Q(CH0_0_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[0]  (
	.Q(CTRL_reg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg[1]  (
	.Q(CTRL_reg_1),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[4]  (
	.Q(CH0_Value[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[5]  (
	.Q(CH0_Value[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[6]  (
	.Q(CH0_Value[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[7]  (
	.Q(CH0_Value[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[8]  (
	.Q(CH0_Value[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[9]  (
	.Q(CH0_Value[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[10]  (
	.Q(CH0_Value[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[11]  (
	.Q(CH0_Value[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[12]  (
	.Q(CH0_Value[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[13]  (
	.Q(CH0_Value[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[14]  (
	.Q(CH0_Value[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[15]  (
	.Q(CH0_Value[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[0]  (
	.Q(CH0_1_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[1]  (
	.Q(CH0_1_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[2]  (
	.Q(CH0_1_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[5]  (
	.Q(CH1_Value[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[6]  (
	.Q(CH1_Value[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[7]  (
	.Q(CH1_Value[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[8]  (
	.Q(CH1_Value[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[9]  (
	.Q(CH1_Value[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[10]  (
	.Q(CH1_Value[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[11]  (
	.Q(CH1_Value[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[12]  (
	.Q(CH1_Value[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[13]  (
	.Q(CH1_Value[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[14]  (
	.Q(CH1_Value[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[15]  (
	.Q(CH1_Value[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[0]  (
	.Q(CH0_Value[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[1]  (
	.Q(CH0_Value[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[2]  (
	.Q(CH0_Value[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[3]  (
	.Q(CH0_Value[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[0]  (
	.Q(CH1_0_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[1]  (
	.Q(CH1_0_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[2]  (
	.Q(CH1_0_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[3]  (
	.Q(CH1_0_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[4]  (
	.Q(CH1_0_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[5]  (
	.Q(CH1_0_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[6]  (
	.Q(CH1_0_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[7]  (
	.Q(CH1_0_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m2_0),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[0]  (
	.Q(CH1_Value[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[1]  (
	.Q(CH1_Value[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[2]  (
	.Q(CH1_Value[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[3]  (
	.Q(CH1_Value[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[4]  (
	.Q(CH1_Value[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE Blink_Clock (
	.Q(Blink_Clock_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(N_60_mux),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE timer_interrupt_last (
	.Q(timer_interrupt_last_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_interrupt),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \Blink_Count[0]  (
	.Q(Blink_Count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_lm_0_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[1]  (
	.Q(Blink_Count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[2]  (
	.Q(Blink_Count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[3]  (
	.Q(Blink_Count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[4]  (
	.Q(Blink_Count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[5]  (
	.Q(Blink_Count[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[6]  (
	.Q(Blink_Count[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[7]  (
	.Q(Blink_Count[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[8]  (
	.Q(Blink_Count[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[9]  (
	.Q(Blink_Count[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[10]  (
	.Q(Blink_Count[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[11]  (
	.Q(Blink_Count[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[12]  (
	.Q(Blink_Count[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[13]  (
	.Q(Blink_Count[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[14]  (
	.Q(Blink_Count[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[15]  (
	.Q(Blink_Count[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[16]  (
	.Q(Blink_Count[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[17]  (
	.Q(Blink_Count[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:330
  SLE \Blink_Count[18]  (
	.Q(Blink_Count[18]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNIFF9G3[15])
);
// @39:353
  SLE \Bright_Count[0]  (
	.Q(Bright_Count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[1]  (
	.Q(Bright_Count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[2]  (
	.Q(Bright_Count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[3]  (
	.Q(Bright_Count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[4]  (
	.Q(Bright_Count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[5]  (
	.Q(Bright_Count[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[6]  (
	.Q(Bright_Count[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[7]  (
	.Q(Bright_Count[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[8]  (
	.Q(Bright_Count[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[9]  (
	.Q(Bright_Count[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[10]  (
	.Q(Bright_Count[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[11]  (
	.Q(Bright_Count[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[12]  (
	.Q(Bright_Count[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[13]  (
	.Q(Bright_Count[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[14]  (
	.Q(Bright_Count[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[15]  (
	.Q(Bright_Count[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_1  (
	.FCO(un8_bright_count_0_data_tmp[0]),
	.S(un8_bright_count_0_I_1_S),
	.Y(un8_bright_count_0_I_1_Y),
	.B(Bright_Count[0]),
	.C(Bright_Count[1]),
	.D(CH1_Value[0]),
	.A(CH1_Value[1]),
	.FCI(GND)
);
defparam \LED_Bright.un8_bright_count_0_I_1 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_9  (
	.FCO(un8_bright_count_0_data_tmp[1]),
	.S(un8_bright_count_0_I_9_S),
	.Y(un8_bright_count_0_I_9_Y),
	.B(Bright_Count[2]),
	.C(Bright_Count[3]),
	.D(CH1_Value[2]),
	.A(CH1_Value[3]),
	.FCI(un8_bright_count_0_data_tmp[0])
);
defparam \LED_Bright.un8_bright_count_0_I_9 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_15  (
	.FCO(un8_bright_count_0_data_tmp[2]),
	.S(un8_bright_count_0_I_15_S),
	.Y(un8_bright_count_0_I_15_Y),
	.B(Bright_Count[4]),
	.C(Bright_Count[5]),
	.D(CH1_Value[4]),
	.A(CH1_Value[5]),
	.FCI(un8_bright_count_0_data_tmp[1])
);
defparam \LED_Bright.un8_bright_count_0_I_15 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_27  (
	.FCO(un8_bright_count_0_data_tmp[3]),
	.S(un8_bright_count_0_I_27_S),
	.Y(un8_bright_count_0_I_27_Y),
	.B(Bright_Count[6]),
	.C(Bright_Count[7]),
	.D(CH1_Value[6]),
	.A(CH1_Value[7]),
	.FCI(un8_bright_count_0_data_tmp[2])
);
defparam \LED_Bright.un8_bright_count_0_I_27 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_45  (
	.FCO(un8_bright_count_0_data_tmp[4]),
	.S(un8_bright_count_0_I_45_S),
	.Y(un8_bright_count_0_I_45_Y),
	.B(Bright_Count[8]),
	.C(Bright_Count[9]),
	.D(CH1_Value[8]),
	.A(CH1_Value[9]),
	.FCI(un8_bright_count_0_data_tmp[3])
);
defparam \LED_Bright.un8_bright_count_0_I_45 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_33  (
	.FCO(un8_bright_count_0_data_tmp[5]),
	.S(un8_bright_count_0_I_33_S),
	.Y(un8_bright_count_0_I_33_Y),
	.B(Bright_Count[10]),
	.C(Bright_Count[11]),
	.D(CH1_Value[10]),
	.A(CH1_Value[11]),
	.FCI(un8_bright_count_0_data_tmp[4])
);
defparam \LED_Bright.un8_bright_count_0_I_33 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_39  (
	.FCO(un8_bright_count_0_data_tmp[6]),
	.S(un8_bright_count_0_I_39_S),
	.Y(un8_bright_count_0_I_39_Y),
	.B(Bright_Count[12]),
	.C(Bright_Count[13]),
	.D(CH1_Value[12]),
	.A(CH1_Value[13]),
	.FCI(un8_bright_count_0_data_tmp[5])
);
defparam \LED_Bright.un8_bright_count_0_I_39 .INIT=20'h68421;
// @39:387
  ARI1 \LED_Bright.un8_bright_count_0_I_21  (
	.FCO(un8_bright_count_0_data_tmp[7]),
	.S(un8_bright_count_0_I_21_S),
	.Y(un8_bright_count_0_I_21_Y),
	.B(Bright_Count[14]),
	.C(Bright_Count[15]),
	.D(CH1_Value[14]),
	.A(CH1_Value[15]),
	.FCI(un8_bright_count_0_data_tmp[6])
);
defparam \LED_Bright.un8_bright_count_0_I_21 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_1  (
	.FCO(un6_bright_count_0_data_tmp[0]),
	.S(un6_bright_count_0_I_1_S),
	.Y(un6_bright_count_0_I_1_Y),
	.B(Bright_Count[0]),
	.C(Bright_Count[1]),
	.D(CH0_Value[0]),
	.A(CH0_Value[1]),
	.FCI(GND)
);
defparam \LED_Bright.un6_bright_count_0_I_1 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_9  (
	.FCO(un6_bright_count_0_data_tmp[1]),
	.S(un6_bright_count_0_I_9_S),
	.Y(un6_bright_count_0_I_9_Y),
	.B(Bright_Count[2]),
	.C(Bright_Count[3]),
	.D(CH0_Value[2]),
	.A(CH0_Value[3]),
	.FCI(un6_bright_count_0_data_tmp[0])
);
defparam \LED_Bright.un6_bright_count_0_I_9 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_15  (
	.FCO(un6_bright_count_0_data_tmp[2]),
	.S(un6_bright_count_0_I_15_S),
	.Y(un6_bright_count_0_I_15_Y),
	.B(Bright_Count[4]),
	.C(Bright_Count[5]),
	.D(CH0_Value[4]),
	.A(CH0_Value[5]),
	.FCI(un6_bright_count_0_data_tmp[1])
);
defparam \LED_Bright.un6_bright_count_0_I_15 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_27  (
	.FCO(un6_bright_count_0_data_tmp[3]),
	.S(un6_bright_count_0_I_27_S),
	.Y(un6_bright_count_0_I_27_Y),
	.B(Bright_Count[6]),
	.C(Bright_Count[7]),
	.D(CH0_Value[6]),
	.A(CH0_Value[7]),
	.FCI(un6_bright_count_0_data_tmp[2])
);
defparam \LED_Bright.un6_bright_count_0_I_27 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_45  (
	.FCO(un6_bright_count_0_data_tmp[4]),
	.S(un6_bright_count_0_I_45_S),
	.Y(un6_bright_count_0_I_45_Y),
	.B(Bright_Count[8]),
	.C(Bright_Count[9]),
	.D(CH0_Value[8]),
	.A(CH0_Value[9]),
	.FCI(un6_bright_count_0_data_tmp[3])
);
defparam \LED_Bright.un6_bright_count_0_I_45 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_33  (
	.FCO(un6_bright_count_0_data_tmp[5]),
	.S(un6_bright_count_0_I_33_S),
	.Y(un6_bright_count_0_I_33_Y),
	.B(Bright_Count[10]),
	.C(Bright_Count[11]),
	.D(CH0_Value[10]),
	.A(CH0_Value[11]),
	.FCI(un6_bright_count_0_data_tmp[4])
);
defparam \LED_Bright.un6_bright_count_0_I_33 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_39  (
	.FCO(un6_bright_count_0_data_tmp[6]),
	.S(un6_bright_count_0_I_39_S),
	.Y(un6_bright_count_0_I_39_Y),
	.B(Bright_Count[12]),
	.C(Bright_Count[13]),
	.D(CH0_Value[12]),
	.A(CH0_Value[13]),
	.FCI(un6_bright_count_0_data_tmp[5])
);
defparam \LED_Bright.un6_bright_count_0_I_39 .INIT=20'h68421;
// @39:383
  ARI1 \LED_Bright.un6_bright_count_0_I_21  (
	.FCO(un6_bright_count_0_data_tmp[7]),
	.S(un6_bright_count_0_I_21_S),
	.Y(un6_bright_count_0_I_21_Y),
	.B(Bright_Count[14]),
	.C(Bright_Count[15]),
	.D(CH0_Value[14]),
	.A(CH0_Value[15]),
	.FCI(un6_bright_count_0_data_tmp[6])
);
defparam \LED_Bright.un6_bright_count_0_I_21 .INIT=20'h68421;
// @39:353
  ARI1 Bright_Count_s_788 (
	.FCO(Bright_Count_s_788_FCO),
	.S(Bright_Count_s_788_S),
	.Y(Bright_Count_s_788_Y),
	.B(Bright_Count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Bright_Count_s_788.INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[1]  (
	.FCO(Bright_Count_cry[1]),
	.S(Bright_Count_s[1]),
	.Y(Bright_Count_cry_Y[1]),
	.B(Bright_Count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_s_788_FCO)
);
defparam \Bright_Count_cry[1] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[2]  (
	.FCO(Bright_Count_cry[2]),
	.S(Bright_Count_s[2]),
	.Y(Bright_Count_cry_Y[2]),
	.B(Bright_Count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[1])
);
defparam \Bright_Count_cry[2] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[3]  (
	.FCO(Bright_Count_cry[3]),
	.S(Bright_Count_s[3]),
	.Y(Bright_Count_cry_Y[3]),
	.B(Bright_Count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[2])
);
defparam \Bright_Count_cry[3] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[4]  (
	.FCO(Bright_Count_cry[4]),
	.S(Bright_Count_s[4]),
	.Y(Bright_Count_cry_Y[4]),
	.B(Bright_Count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[3])
);
defparam \Bright_Count_cry[4] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[5]  (
	.FCO(Bright_Count_cry[5]),
	.S(Bright_Count_s[5]),
	.Y(Bright_Count_cry_Y[5]),
	.B(Bright_Count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[4])
);
defparam \Bright_Count_cry[5] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[6]  (
	.FCO(Bright_Count_cry[6]),
	.S(Bright_Count_s[6]),
	.Y(Bright_Count_cry_Y[6]),
	.B(Bright_Count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[5])
);
defparam \Bright_Count_cry[6] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[7]  (
	.FCO(Bright_Count_cry[7]),
	.S(Bright_Count_s[7]),
	.Y(Bright_Count_cry_Y[7]),
	.B(Bright_Count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[6])
);
defparam \Bright_Count_cry[7] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[8]  (
	.FCO(Bright_Count_cry[8]),
	.S(Bright_Count_s[8]),
	.Y(Bright_Count_cry_Y[8]),
	.B(Bright_Count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[7])
);
defparam \Bright_Count_cry[8] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[9]  (
	.FCO(Bright_Count_cry[9]),
	.S(Bright_Count_s[9]),
	.Y(Bright_Count_cry_Y[9]),
	.B(Bright_Count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[8])
);
defparam \Bright_Count_cry[9] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[10]  (
	.FCO(Bright_Count_cry[10]),
	.S(Bright_Count_s[10]),
	.Y(Bright_Count_cry_Y[10]),
	.B(Bright_Count[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[9])
);
defparam \Bright_Count_cry[10] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[11]  (
	.FCO(Bright_Count_cry[11]),
	.S(Bright_Count_s[11]),
	.Y(Bright_Count_cry_Y[11]),
	.B(Bright_Count[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[10])
);
defparam \Bright_Count_cry[11] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[12]  (
	.FCO(Bright_Count_cry[12]),
	.S(Bright_Count_s[12]),
	.Y(Bright_Count_cry_Y[12]),
	.B(Bright_Count[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[11])
);
defparam \Bright_Count_cry[12] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[13]  (
	.FCO(Bright_Count_cry[13]),
	.S(Bright_Count_s[13]),
	.Y(Bright_Count_cry_Y[13]),
	.B(Bright_Count[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[12])
);
defparam \Bright_Count_cry[13] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_s[15]  (
	.FCO(Bright_Count_s_FCO[15]),
	.S(Bright_Count_s[15]),
	.Y(Bright_Count_s_Y[15]),
	.B(Bright_Count[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[14])
);
defparam \Bright_Count_s[15] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[14]  (
	.FCO(Bright_Count_cry[14]),
	.S(Bright_Count_s[14]),
	.Y(Bright_Count_cry_Y[14]),
	.B(Bright_Count[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[13])
);
defparam \Bright_Count_cry[14] .INIT=20'h4AA00;
// @39:330
  ARI1 Blink_Count_s_789 (
	.FCO(Blink_Count_s_789_FCO),
	.S(Blink_Count_s_789_S),
	.Y(Blink_Count_s_789_Y),
	.B(Blink_Count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Blink_Count_s_789.INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[1]  (
	.FCO(Blink_Count_cry[1]),
	.S(Blink_Count_s[1]),
	.Y(Blink_Count_cry_Y[1]),
	.B(Blink_Count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_s_789_FCO)
);
defparam \Blink_Count_cry[1] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[2]  (
	.FCO(Blink_Count_cry[2]),
	.S(Blink_Count_s[2]),
	.Y(Blink_Count_cry_Y[2]),
	.B(Blink_Count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[1])
);
defparam \Blink_Count_cry[2] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[3]  (
	.FCO(Blink_Count_cry[3]),
	.S(Blink_Count_s[3]),
	.Y(Blink_Count_cry_Y[3]),
	.B(Blink_Count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[2])
);
defparam \Blink_Count_cry[3] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[4]  (
	.FCO(Blink_Count_cry[4]),
	.S(Blink_Count_s[4]),
	.Y(Blink_Count_cry_Y[4]),
	.B(Blink_Count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[3])
);
defparam \Blink_Count_cry[4] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[5]  (
	.FCO(Blink_Count_cry[5]),
	.S(Blink_Count_s[5]),
	.Y(Blink_Count_cry_Y[5]),
	.B(Blink_Count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[4])
);
defparam \Blink_Count_cry[5] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[6]  (
	.FCO(Blink_Count_cry[6]),
	.S(Blink_Count_s[6]),
	.Y(Blink_Count_cry_Y[6]),
	.B(Blink_Count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[5])
);
defparam \Blink_Count_cry[6] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[7]  (
	.FCO(Blink_Count_cry[7]),
	.S(Blink_Count_s[7]),
	.Y(Blink_Count_cry_Y[7]),
	.B(Blink_Count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[6])
);
defparam \Blink_Count_cry[7] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[8]  (
	.FCO(Blink_Count_cry[8]),
	.S(Blink_Count_s[8]),
	.Y(Blink_Count_cry_Y[8]),
	.B(Blink_Count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[7])
);
defparam \Blink_Count_cry[8] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[9]  (
	.FCO(Blink_Count_cry[9]),
	.S(Blink_Count_s[9]),
	.Y(Blink_Count_cry_Y[9]),
	.B(Blink_Count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[8])
);
defparam \Blink_Count_cry[9] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[10]  (
	.FCO(Blink_Count_cry[10]),
	.S(Blink_Count_s[10]),
	.Y(Blink_Count_cry_Y[10]),
	.B(Blink_Count[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[9])
);
defparam \Blink_Count_cry[10] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[11]  (
	.FCO(Blink_Count_cry[11]),
	.S(Blink_Count_s[11]),
	.Y(Blink_Count_cry_Y[11]),
	.B(Blink_Count[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[10])
);
defparam \Blink_Count_cry[11] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[12]  (
	.FCO(Blink_Count_cry[12]),
	.S(Blink_Count_s[12]),
	.Y(Blink_Count_cry_Y[12]),
	.B(Blink_Count[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[11])
);
defparam \Blink_Count_cry[12] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[13]  (
	.FCO(Blink_Count_cry[13]),
	.S(Blink_Count_s[13]),
	.Y(Blink_Count_cry_Y[13]),
	.B(Blink_Count[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[12])
);
defparam \Blink_Count_cry[13] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[14]  (
	.FCO(Blink_Count_cry[14]),
	.S(Blink_Count_s[14]),
	.Y(Blink_Count_cry_Y[14]),
	.B(Blink_Count[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[13])
);
defparam \Blink_Count_cry[14] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[15]  (
	.FCO(Blink_Count_cry[15]),
	.S(Blink_Count_s[15]),
	.Y(Blink_Count_cry_Y[15]),
	.B(Blink_Count[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[14])
);
defparam \Blink_Count_cry[15] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[16]  (
	.FCO(Blink_Count_cry[16]),
	.S(Blink_Count_s[16]),
	.Y(Blink_Count_cry_Y[16]),
	.B(Blink_Count[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[15])
);
defparam \Blink_Count_cry[16] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_s[18]  (
	.FCO(Blink_Count_s_FCO[18]),
	.S(Blink_Count_s[18]),
	.Y(Blink_Count_s_Y[18]),
	.B(Blink_Count[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[17])
);
defparam \Blink_Count_s[18] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[17]  (
	.FCO(Blink_Count_cry[17]),
	.S(Blink_Count_s[17]),
	.Y(Blink_Count_cry_Y[17]),
	.B(Blink_Count[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[16])
);
defparam \Blink_Count_cry[17] .INIT=20'h4AA00;
// @39:152
  CFG4 PRDATAs2_m2_e_N_2L1 (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(PRDATAs2_m2_e_1)
);
defparam PRDATAs2_m2_e_N_2L1.INIT=16'h0001;
// @39:152
  CFG4 PRDATAs2_m2_e (
	.A(INSTR_SCMD[0]),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.C(PRDATAs2_m2_e_1),
	.D(INSTR_SCMD[1]),
	.Y(N_134_3)
);
defparam PRDATAs2_m2_e.INIT=16'h2000;
// @39:152
  CFG4 \PRDATA_m3[6]  (
	.A(N_135),
	.B(PRDATA_m3_1[6]),
	.C(CH0_0_reg[6]),
	.D(PRDATA_m3_s_0),
	.Y(m87_1_0)
);
defparam \PRDATA_m3[6] .INIT=16'h33D8;
// @39:152
  CFG4 \PRDATA_m3_1[6]  (
	.A(INT_reg[6]),
	.B(PRDATA_ss0),
	.C(PRDATA_m1[6]),
	.D(PRDATA_m3_s_0),
	.Y(PRDATA_m3_1[6])
);
defparam \PRDATA_m3_1[6] .INIT=16'h0F22;
// @39:152
  CFG4 \PRDATA_m3[7]  (
	.A(PRDATA_m3_1_1[1]),
	.B(CH0_0_reg[7]),
	.C(PRDATA_m3_1[7]),
	.D(N_135),
	.Y(m84_1_0)
);
defparam \PRDATA_m3[7] .INIT=16'h5A4E;
// @39:152
  CFG4 \PRDATA_m3_1[7]  (
	.A(PRDATA_m1[7]),
	.B(PRDATA_m3_1_1[1]),
	.C(INT_reg[7]),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_1[7])
);
defparam \PRDATA_m3_1[7] .INIT=16'h4474;
// @39:152
  CFG4 \PRDATA_m3[3]  (
	.A(PRDATA_m3_1_1[1]),
	.B(CH0_0_reg[3]),
	.C(PRDATA_m3_1[3]),
	.D(N_135),
	.Y(m96_1_0)
);
defparam \PRDATA_m3[3] .INIT=16'h5A4E;
// @39:152
  CFG4 \PRDATA_m3_1[3]  (
	.A(PRDATA_m1[3]),
	.B(PRDATA_m3_1_1[1]),
	.C(INT_reg[3]),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_1[3])
);
defparam \PRDATA_m3_1[3] .INIT=16'h4474;
// @39:152
  CFG4 \PRDATA_m3[0]  (
	.A(PRDATA_m3_1_1[1]),
	.B(CH0_0_reg[0]),
	.C(PRDATA_m3_1[0]),
	.D(N_135),
	.Y(PRDATA_m3_0)
);
defparam \PRDATA_m3[0] .INIT=16'h5A4E;
// @39:152
  CFG4 \PRDATA_m3_1[0]  (
	.A(PRDATA_m1[0]),
	.B(PRDATA_m3_1_1[1]),
	.C(INT_reg_0),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_1[0])
);
defparam \PRDATA_m3_1[0] .INIT=16'h4474;
// @39:152
  CFG4 \PRDATA_m3[2]  (
	.A(N_135),
	.B(PRDATA_m3_1[2]),
	.C(CH0_0_reg[2]),
	.D(PRDATA_m3_s_0),
	.Y(m99_1_0)
);
defparam \PRDATA_m3[2] .INIT=16'h3372;
// @39:152
  CFG4 \PRDATA_m3_1[2]  (
	.A(INT_reg[2]),
	.B(PRDATA_ss0),
	.C(PRDATA_m1[2]),
	.D(PRDATA_m3_s_0),
	.Y(PRDATA_m3_1[2])
);
defparam \PRDATA_m3_1[2] .INIT=16'h0F11;
// @39:152
  CFG4 \PRDATA_m3[1]  (
	.A(N_135),
	.B(PRDATA_m3_1[1]),
	.C(CH0_0_reg[1]),
	.D(PRDATA_m3_s_0),
	.Y(m102_1_0)
);
defparam \PRDATA_m3[1] .INIT=16'h33D8;
// @39:152
  CFG4 \PRDATA_m3_1[1]  (
	.A(INT_reg[1]),
	.B(PRDATA_ss0),
	.C(PRDATA_m1[1]),
	.D(PRDATA_m3_s_0),
	.Y(PRDATA_m3_1[1])
);
defparam \PRDATA_m3_1[1] .INIT=16'h0F22;
// @39:152
  CFG4 \PRDATA_m2[4]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(CH1_0_reg[4]),
	.C(m20_a0),
	.D(PRDATA_m2_1_0[4]),
	.Y(PRDATA_m2_0)
);
defparam \PRDATA_m2[4] .INIT=16'hAE54;
// @39:152
  CFG4 \PRDATA_m2_1_0[4]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(m20_a1),
	.C(INT_reg[4]),
	.D(CH0_1_reg[4]),
	.Y(PRDATA_m2_1_0[4])
);
defparam \PRDATA_m2_1_0[4] .INIT=16'h2075;
  CFG4 \Blink_Count_RNIBA0S2[18]  (
	.A(Blink_Count[18]),
	.B(Blink_Count[13]),
	.C(N_352),
	.D(m10_1_3),
	.Y(N_194)
);
defparam \Blink_Count_RNIBA0S2[18] .INIT=16'h08AA;
  CFG4 \Blink_Count_RNIU4V31[10]  (
	.A(Blink_Count[10]),
	.B(Blink_Count[14]),
	.C(Blink_Count[13]),
	.D(m22_3),
	.Y(m10_1_3)
);
defparam \Blink_Count_RNIU4V31[10] .INIT=16'h1303;
// @39:152
  CFG3 \PRDATA_d_cZ[5]  (
	.A(PRDATA_d_1_0[5]),
	.B(N_134),
	.C(PRDATA_m4[5]),
	.Y(PRDATA_d[5])
);
defparam \PRDATA_d_cZ[5] .INIT=8'h74;
// @39:152
  CFG3 \PRDATA_d_1_0[5]  (
	.A(CH0_1_reg[5]),
	.B(PRDATA_ss0),
	.C(CH1_0_reg[5]),
	.Y(PRDATA_d_1_0[5])
);
defparam \PRDATA_d_1_0[5] .INIT=8'h47;
  CFG2 \Blink_Count_RNI5BMF[11]  (
	.A(Blink_Count[9]),
	.B(Blink_Count[11]),
	.Y(m22_3)
);
defparam \Blink_Count_RNI5BMF[11] .INIT=4'h1;
  CFG2 \Blink_Count_RNIL0SH[5]  (
	.A(Blink_Count[5]),
	.B(Blink_Count[6]),
	.Y(m22_2)
);
defparam \Blink_Count_RNIL0SH[5] .INIT=4'h1;
// @39:301
  CFG2 \Interrupt_process.un1_timer_interrupt_last  (
	.A(timer_interrupt_last_Z),
	.B(timer_interrupt),
	.Y(un1_timer_interrupt_last)
);
defparam \Interrupt_process.un1_timer_interrupt_last .INIT=4'h4;
// @39:365
  CFG2 \LED_Bright.PWMs_6_0_o3_0[1]  (
	.A(ch0_value14),
	.B(ch0_value13),
	.Y(N_8)
);
defparam \LED_Bright.PWMs_6_0_o3_0[1] .INIT=4'hE;
  CFG2 Blink_Clock_RNIKL4M (
	.A(Blink_Clock_Z),
	.B(PWMs[0]),
	.Y(board_leds_i)
);
defparam Blink_Clock_RNIKL4M.INIT=4'h7;
// @39:263
  CFG3 \CH1_0_process.un26_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(un26_psel_1)
);
defparam \CH1_0_process.un26_psel_1 .INIT=8'h08;
// @39:372
  CFG4 \LED_Bright.ch0_value11_1  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value11_1)
);
defparam \LED_Bright.ch0_value11_1 .INIT=16'h0004;
  CFG4 \Blink_Count_RNIT37T[12]  (
	.A(Blink_Count[17]),
	.B(Blink_Count[16]),
	.C(Blink_Count[12]),
	.D(Blink_Count[7]),
	.Y(m28_3)
);
defparam \Blink_Count_RNIT37T[12] .INIT=16'h0001;
  CFG4 Blink_Clock_RNO_1 (
	.A(Blink_Count[15]),
	.B(Blink_Count[14]),
	.C(Blink_Count[12]),
	.D(Blink_Count[7]),
	.Y(m35_2)
);
defparam Blink_Clock_RNO_1.INIT=16'h8000;
// @39:378
  CFG4 \LED_Bright.ch0_value14_7  (
	.A(Bright_Count[10]),
	.B(Bright_Count[8]),
	.C(Bright_Count[1]),
	.D(Bright_Count[0]),
	.Y(ch0_value14_7)
);
defparam \LED_Bright.ch0_value14_7 .INIT=16'h0008;
// @39:378
  CFG4 \LED_Bright.ch0_value14_5  (
	.A(Bright_Count[11]),
	.B(Bright_Count[9]),
	.C(Bright_Count[7]),
	.D(Bright_Count[2]),
	.Y(ch0_value14_5)
);
defparam \LED_Bright.ch0_value14_5 .INIT=16'h0001;
// @39:374
  CFG4 \LED_Bright.ch0_value12_0_0  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value12_0)
);
defparam \LED_Bright.ch0_value12_0_0 .INIT=16'h0002;
// @39:376
  CFG4 \LED_Bright.ch0_value13_10  (
	.A(Bright_Count[10]),
	.B(Bright_Count[8]),
	.C(Bright_Count[15]),
	.D(Bright_Count[14]),
	.Y(ch0_value13_10)
);
defparam \LED_Bright.ch0_value13_10 .INIT=16'h0080;
// @39:376
  CFG4 \LED_Bright.ch0_value13_9  (
	.A(Bright_Count[6]),
	.B(Bright_Count[5]),
	.C(Bright_Count[4]),
	.D(Bright_Count[3]),
	.Y(ch0_value13_9)
);
defparam \LED_Bright.ch0_value13_9 .INIT=16'h8000;
// @39:376
  CFG4 \LED_Bright.ch0_value13_8  (
	.A(Bright_Count[7]),
	.B(Bright_Count[13]),
	.C(Bright_Count[11]),
	.D(Bright_Count[9]),
	.Y(ch0_value13_8)
);
defparam \LED_Bright.ch0_value13_8 .INIT=16'h8000;
// @39:376
  CFG4 \LED_Bright.ch0_value13_7  (
	.A(Bright_Count[12]),
	.B(Bright_Count[0]),
	.C(Bright_Count[2]),
	.D(Bright_Count[1]),
	.Y(ch0_value13_7)
);
defparam \LED_Bright.ch0_value13_7 .INIT=16'h8000;
// @39:366
  CFG4 \LED_Bright.ch0_value10_2_0_4  (
	.A(Bright_Count[5]),
	.B(Bright_Count[3]),
	.C(Bright_Count[1]),
	.D(Bright_Count[0]),
	.Y(ch0_value10_2_0_4)
);
defparam \LED_Bright.ch0_value10_2_0_4 .INIT=16'h0001;
// @39:366
  CFG4 \LED_Bright.ch0_value10_2_0_3  (
	.A(Bright_Count[7]),
	.B(Bright_Count[2]),
	.C(Bright_Count[6]),
	.D(Bright_Count[4]),
	.Y(ch0_value10_2_0_3)
);
defparam \LED_Bright.ch0_value10_2_0_3 .INIT=16'h0001;
  CFG4 \Blink_Count_RNIQ07T[10]  (
	.A(Blink_Count[10]),
	.B(Blink_Count[18]),
	.C(Blink_Count[13]),
	.D(Blink_Count[8]),
	.Y(m22_8)
);
defparam \Blink_Count_RNIQ07T[10] .INIT=16'h0001;
  CFG4 \Blink_Count_RNIQGN31[1]  (
	.A(Blink_Count[3]),
	.B(Blink_Count[2]),
	.C(Blink_Count[1]),
	.D(Blink_Count[0]),
	.Y(m22_6)
);
defparam \Blink_Count_RNIQGN31[1] .INIT=16'h0001;
// @39:366
  CFG4 \LED_Bright.ch0_value10_10  (
	.A(Bright_Count[11]),
	.B(Bright_Count[10]),
	.C(Bright_Count[9]),
	.D(Bright_Count[8]),
	.Y(ch0_value10_i_10)
);
defparam \LED_Bright.ch0_value10_10 .INIT=16'h0001;
// @39:367
  CFG3 CH0_Value_0_sqmuxa (
	.A(COREABC_C0_0_PRESETN),
	.B(ch0_value10),
	.C(CTRL_reg_0),
	.Y(CH0_Value_0_sqmuxa_Z)
);
defparam CH0_Value_0_sqmuxa.INIT=8'h80;
// @39:366
  CFG4 \LED_Bright.ch0_value10_0_0  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value10_0)
);
defparam \LED_Bright.ch0_value10_0_0 .INIT=16'h0001;
// @39:152
  CFG4 PRDATAs2_i_a3_0 (
	.A(COREABC_C0_0_APB3master_PADDR[8]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(PRDATAs2_i_a3_0_Z)
);
defparam PRDATAs2_i_a3_0.INIT=16'h1050;
// @39:384
  CFG3 \LED_Bright.PWMs_9[4]  (
	.A(PWMs[4]),
	.B(un6_bright_count_0_data_tmp[7]),
	.C(ch0_value10),
	.Y(PWMs_9[4])
);
defparam \LED_Bright.PWMs_9[4] .INIT=8'hC8;
// @39:388
  CFG3 \LED_Bright.PWMs_12[5]  (
	.A(PWMs[5]),
	.B(un8_bright_count_0_data_tmp[7]),
	.C(ch0_value10),
	.Y(PWMs_12[5])
);
defparam \LED_Bright.PWMs_12[5] .INIT=8'hC8;
// @39:365
  CFG3 \LED_Bright.PWMs_6_i_o3_0[0]  (
	.A(ch0_value14),
	.B(ch0_value12),
	.C(ch0_value13),
	.Y(N_9)
);
defparam \LED_Bright.PWMs_6_i_o3_0[0] .INIT=8'hFE;
  CFG3 Blink_Clock_RNO_0 (
	.A(Blink_Count[16]),
	.B(m35_2),
	.C(Blink_Count[17]),
	.Y(m35_3)
);
defparam Blink_Clock_RNO_0.INIT=8'h80;
// @39:366
  CFG4 \LED_Bright.ch0_value10  (
	.A(ch0_value10_2_0_3),
	.B(ch0_value10_0),
	.C(ch0_value10_2_0_4),
	.D(ch0_value10_i_10),
	.Y(ch0_value10)
);
defparam \LED_Bright.ch0_value10 .INIT=16'h8000;
// @39:372
  CFG4 \LED_Bright.ch0_value11  (
	.A(ch0_value10_i_10),
	.B(ch0_value10_2_0_4),
	.C(ch0_value11_1),
	.D(ch0_value10_2_0_3),
	.Y(ch0_value11)
);
defparam \LED_Bright.ch0_value11 .INIT=16'h8000;
// @39:374
  CFG4 \LED_Bright.ch0_value12  (
	.A(ch0_value10_i_10),
	.B(ch0_value10_2_0_4),
	.C(ch0_value12_0),
	.D(ch0_value10_2_0_3),
	.Y(ch0_value12)
);
defparam \LED_Bright.ch0_value12 .INIT=16'h8000;
// @39:376
  CFG4 \LED_Bright.ch0_value13  (
	.A(ch0_value13_8),
	.B(ch0_value13_7),
	.C(ch0_value13_10),
	.D(ch0_value13_9),
	.Y(ch0_value13)
);
defparam \LED_Bright.ch0_value13 .INIT=16'h8000;
// @39:378
  CFG4 \LED_Bright.ch0_value14  (
	.A(ch0_value14_7),
	.B(ch0_value14_5),
	.C(ch0_value10_0),
	.D(ch0_value13_9),
	.Y(ch0_value14)
);
defparam \LED_Bright.ch0_value14 .INIT=16'h8000;
  CFG4 \Blink_Count_RNIETG23[10]  (
	.A(m22_3),
	.B(m22_2),
	.C(m22_8),
	.D(m22_6),
	.Y(N_49_mux)
);
defparam \Blink_Count_RNIETG23[10] .INIT=16'h8000;
// @39:152
  CFG3 PRDATAs2_i_a3 (
	.A(un5_pwrite_1_0),
	.B(PRDATAs2_i_a3_0_Z),
	.C(N_134_3),
	.Y(N_134)
);
defparam PRDATAs2_i_a3.INIT=8'h40;
// @39:152
  CFG3 PRDATA_ss3_i_a3 (
	.A(un6_pwrite_1_0),
	.B(N_134_3),
	.C(PRDATAs2_i_a3_0_Z),
	.Y(N_135)
);
defparam PRDATA_ss3_i_a3.INIT=8'h40;
// @39:365
  CFG4 \LED_Bright.PWMs_6_1_a3[3]  (
	.A(ch0_value10),
	.B(N_8),
	.C(ch0_value11),
	.D(ch0_value12),
	.Y(N_13)
);
defparam \LED_Bright.PWMs_6_1_a3[3] .INIT=16'h0002;
  CFG4 \Blink_Count_RNIMDGA1[8]  (
	.A(Blink_Count[7]),
	.B(m22_2),
	.C(Blink_Count[8]),
	.D(Blink_Count[12]),
	.Y(N_352)
);
defparam \Blink_Count_RNIMDGA1[8] .INIT=16'h004F;
// @39:152
  CFG4 \PRDATA_m4[4]  (
	.A(un6_pwrite_1_0),
	.B(N_134_3),
	.C(CTRL_reg[4]),
	.D(PRDATAs2_i_a3_0_Z),
	.Y(PRDATA_m4[4])
);
defparam \PRDATA_m4[4] .INIT=16'h4000;
// @39:152
  CFG4 \PRDATA_m4[5]  (
	.A(un6_pwrite_1_0),
	.B(N_134_3),
	.C(CTRL_reg[5]),
	.D(PRDATAs2_i_a3_0_Z),
	.Y(PRDATA_m4[5])
);
defparam \PRDATA_m4[5] .INIT=16'h4000;
  CFG4 \Blink_Count_RNI0N8D4[14]  (
	.A(Blink_Count[14]),
	.B(Blink_Count[15]),
	.C(N_49_mux),
	.D(m28_3),
	.Y(N_60_mux)
);
defparam \Blink_Count_RNI0N8D4[14] .INIT=16'h1000;
// @39:263
  CFG4 \CH1_0_process.un26_psel  (
	.A(m20_a0_2),
	.B(N_134_mux),
	.C(un26_psel_1),
	.D(un26_psel_2),
	.Y(un26_psel)
);
defparam \CH1_0_process.un26_psel .INIT=16'h8000;
// @39:152
  CFG4 \PRDATA_m3_s[5]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(PRDATAs2_i_a3_0_Z),
	.C(un6_pwrite_1_0),
	.D(N_134_3),
	.Y(PRDATA_m3_s_0)
);
defparam \PRDATA_m3_s[5] .INIT=16'h0400;
// @39:152
  CFG4 \PRDATA_m3_s[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(PRDATAs2_i_a3_0_Z),
	.C(un6_pwrite_1_0),
	.D(N_134_3),
	.Y(PRDATA_m3_1_1[1])
);
defparam \PRDATA_m3_s[0] .INIT=16'h0400;
// @39:365
  CFG3 \LED_Bright.PWMs_6_1[3]  (
	.A(ch0_value14),
	.B(N_13),
	.C(PWMs[3]),
	.Y(PWMs_6[3])
);
defparam \LED_Bright.PWMs_6_1[3] .INIT=8'hDC;
// @39:365
  CFG4 \LED_Bright.PWMs_6_1[2]  (
	.A(ch0_value13),
	.B(PWMs[2]),
	.C(N_13),
	.D(ch0_value14),
	.Y(PWMs_6[2])
);
defparam \LED_Bright.PWMs_6_1[2] .INIT=16'hFCF4;
// @39:365
  CFG4 \LED_Bright.PWMs_6_0[1]  (
	.A(ch0_value12),
	.B(PWMs[1]),
	.C(N_13),
	.D(N_8),
	.Y(PWMs_6[1])
);
defparam \LED_Bright.PWMs_6_0[1] .INIT=16'hFCF4;
// @39:152
  CFG4 \PRDATA_m1[7]  (
	.A(CH1_0_reg[7]),
	.B(CH0_1_reg[7]),
	.C(m20_a1),
	.D(m20_a0),
	.Y(PRDATA_m1[7])
);
defparam \PRDATA_m1[7] .INIT=16'hCCCA;
// @39:152
  CFG4 \PRDATA_m1[6]  (
	.A(CH1_0_reg[6]),
	.B(CH0_1_reg[6]),
	.C(m20_a1),
	.D(m20_a0),
	.Y(PRDATA_m1[6])
);
defparam \PRDATA_m1[6] .INIT=16'hCCCA;
// @39:152
  CFG4 \PRDATA_m1[3]  (
	.A(CH1_0_reg[3]),
	.B(CH0_1_reg[3]),
	.C(m20_a1),
	.D(m20_a0),
	.Y(PRDATA_m1[3])
);
defparam \PRDATA_m1[3] .INIT=16'hCCCA;
// @39:152
  CFG4 \PRDATA_m1[2]  (
	.A(CH1_0_reg[2]),
	.B(CH0_1_reg[2]),
	.C(m20_a1),
	.D(m20_a0),
	.Y(PRDATA_m1[2])
);
defparam \PRDATA_m1[2] .INIT=16'hCCCA;
// @39:152
  CFG4 \PRDATA_m1[1]  (
	.A(CH1_0_reg[1]),
	.B(CH0_1_reg[1]),
	.C(m20_a1),
	.D(m20_a0),
	.Y(PRDATA_m1[1])
);
defparam \PRDATA_m1[1] .INIT=16'hCCCA;
// @39:152
  CFG4 \PRDATA_m1[0]  (
	.A(CH1_0_reg[0]),
	.B(CH0_1_reg[0]),
	.C(m20_a1),
	.D(m20_a0),
	.Y(PRDATA_m1[0])
);
defparam \PRDATA_m1[0] .INIT=16'hCCCA;
// @39:353
  CFG4 \PWMs_RNO[0]  (
	.A(ch0_value10),
	.B(N_9),
	.C(PWMs[0]),
	.D(ch0_value11),
	.Y(N_7_i)
);
defparam \PWMs_RNO[0] .INIT=16'hC0F2;
// @39:152
  CFG3 \PRDATA_d_cZ[4]  (
	.A(CH0_0_reg[4]),
	.B(PRDATA_m4[4]),
	.C(N_134),
	.Y(PRDATA_d[4])
);
defparam \PRDATA_d_cZ[4] .INIT=8'hAC;
// @39:152
  CFG4 \PRDATA_m3_d[5]  (
	.A(CH0_0_reg[5]),
	.B(INT_reg[5]),
	.C(N_135),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_d_0)
);
defparam \PRDATA_m3_d[5] .INIT=16'h0ACA;
// @39:330
  CFG4 Blink_Clock_RNO (
	.A(Blink_Count[4]),
	.B(m35_3),
	.C(N_49_mux),
	.D(N_60_mux),
	.Y(N_37_i)
);
defparam Blink_Clock_RNO.INIT=16'hD580;
// @44:476
  CFG4 \Blink_Count_RNIFF9G3[15]  (
	.A(Blink_Count[15]),
	.B(N_194),
	.C(Blink_Count[17]),
	.D(Blink_Count[16]),
	.Y(Blink_Count_RNIFF9G3[15])
);
defparam \Blink_Count_RNIFF9G3[15] .INIT=16'h7FFF;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[7]  (
	.A(un40_psel),
	.B(PWDATA_M_i_m2_0),
	.Y(INT_reg_11[7])
);
defparam \Interrupt_process.INT_reg_11[7] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[1]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[1]),
	.Y(INT_reg_11[1])
);
defparam \Interrupt_process.INT_reg_11[1] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[2]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[2]),
	.Y(INT_reg_11[2])
);
defparam \Interrupt_process.INT_reg_11[2] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[3]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(INT_reg_11[3])
);
defparam \Interrupt_process.INT_reg_11[3] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[4]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(INT_reg_11[4])
);
defparam \Interrupt_process.INT_reg_11[4] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[5]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[5]),
	.Y(INT_reg_11[5])
);
defparam \Interrupt_process.INT_reg_11[5] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[6]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[6]),
	.Y(INT_reg_11[6])
);
defparam \Interrupt_process.INT_reg_11[6] .INIT=4'h8;
// @39:186
  timer timer_Comp (
	.timer_interrupt(timer_interrupt),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LED_Controller */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @40:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @41:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module I2C_LITEON_Op_Sens_test_sd (
  Board_Buttons,
  DEVRST_N,
  Board_J10,
  Board_J11,
  Board_J8,
  Board_J9,
  Board_LEDs,
  Light_SCL,
  Light_SDA
)
;
input [1:0] Board_Buttons ;
input DEVRST_N ;
output Board_J10 ;
output Board_J11 ;
output Board_J8 ;
output Board_J9 ;
output [7:0] Board_LEDs ;
inout Light_SCL /* synthesis syn_tristate = 1 */ ;
inout Light_SDA /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J8 ;
wire Board_J9 ;
wire Light_SCL ;
wire Light_SDA ;
wire [15:15] COREABC_C0_0_APB3master_PRDATA;
wire [9:0] COREABC_C0_0_APB3master_PADDR;
wire [15:0] COREABC_C0_0_APB3master_PWDATA;
wire [15:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire [0:0] \LED_Controller_0.INT_reg ;
wire [7:0] \LED_Controller_0.CTRL_reg ;
wire [4:4] \I2C_Core_APB3_0.i2c_reg_ctrl ;
wire [1:1] \CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg ;
wire [1:0] \COREABC_C0_0.COREABC_C0_0.INSTR_SCMD ;
wire [7:7] PWDATA_M_i_m2;
wire [6:0] \COREABC_C0_0.COREABC_C0_0.RAMRDATA ;
wire [1:0] Board_Buttons_c;
wire [0:0] \LED_Controller_0.PRDATA_m3 ;
wire [4:4] \LED_Controller_0.PRDATA_m2 ;
wire [5:5] PRDATA_m3_s;
wire [5:5] PRDATA_m3_d;
wire [5:4] PRDATA_d;
wire [5:0] \LED_Controller_0.PWMs_i ;
wire [1:0] Board_Buttons_c_i;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire AND4_0_Y ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_PRESETN ;
wire GND ;
wire VCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL1 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire \LED_Controller_0.CH1_1_process.un33_psel  ;
wire \LED_Controller_0.Control_process.un5_psel  ;
wire \LED_Controller_0.CH0_0_process.un12_psel  ;
wire \LED_Controller_0.CH0_1_process.un19_psel  ;
wire \I2C_Core_APB3_0.i2c_seq_finished  ;
wire \I2C_Core_APB3_0.i2c_int  ;
wire \CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt  ;
wire \COREABC_C0_0.COREABC_C0_0.N_84_i  ;
wire \COREABC_C0_0.COREABC_C0_0.SMADDR_3_sqmuxa  ;
wire N_128 ;
wire Board_J10_c ;
wire Board_J11_c ;
wire N_134 ;
wire \I2C_Core_APB3_0.m102_1_0  ;
wire \I2C_Core_APB3_0.m99_1_0  ;
wire \I2C_Core_APB3_0.m96_1_0  ;
wire \I2C_Core_APB3_0.m87_1_0  ;
wire \I2C_Core_APB3_0.m84_1_0  ;
wire N_135 ;
wire \LED_Controller_0.PRDATA_ss0  ;
wire \LED_Controller_0.APB_Reg_Read_process.un5_pwrite_1_0  ;
wire \LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0  ;
wire N_134_mux ;
wire N_41_0 ;
wire i30_mux ;
wire i29_mux ;
wire i28_mux ;
wire i27_mux ;
wire i26_mux ;
wire i25_mux ;
wire i23_mux ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire i24_mux ;
wire \LED_Controller_0.CH1_0_process.un26_psel_2  ;
wire \I2C_Core_APB3_0.m20_a0_2  ;
wire N_117 ;
wire N_45_2 ;
wire \LED_Controller_0.Interrupt_process.un40_psel  ;
wire \LED_Controller_0.Interrupt_process.un1_timer_interrupt_last  ;
wire m20_a0 ;
wire m20_a1 ;
wire N_20_i_0 ;
wire N_67_0_i ;
wire N_70_0_i ;
wire N_73_0_i ;
wire N_76_0_i ;
wire N_176_i ;
wire N_64_0_i ;
wire \LED_Controller_0.board_leds_i  ;
wire N_146_mux_i ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SDAO_sig_i  ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SCLO_sig_i  ;
wire N_1792 ;
wire N_1793 ;
wire N_1795 ;
wire N_1796 ;
  CFG1 AND4_0_RNO_0 (
	.A(Board_Buttons_c[0]),
	.Y(Board_Buttons_c_i[0])
);
defparam AND4_0_RNO_0.INIT=2'h1;
  CFG1 AND4_0_RNO (
	.A(Board_Buttons_c[1]),
	.Y(Board_Buttons_c_i[1])
);
defparam AND4_0_RNO.INIT=2'h1;
// @44:361
  BIBUF BIBUF_1 (
	.Y(Board_J10_c),
	.PAD(Light_SCL),
	.D(GND),
	.E(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SCLO_sig_i )
);
// @44:350
  BIBUF BIBUF_0 (
	.Y(Board_J11_c),
	.PAD(Light_SDA),
	.D(GND),
	.E(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SDAO_sig_i )
);
// @44:21
  INBUF \Board_Buttons_ibuf[0]  (
	.Y(Board_Buttons_c[0]),
	.PAD(Board_Buttons[0])
);
// @44:21
  INBUF \Board_Buttons_ibuf[1]  (
	.Y(Board_Buttons_c[1]),
	.PAD(Board_Buttons[1])
);
// @44:24
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(Board_J10_c)
);
// @44:25
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(Board_J11_c)
);
// @44:26
  OUTBUF Board_J8_obuf (
	.PAD(Board_J8),
	.D(GND)
);
// @44:27
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(GND)
);
// @44:28
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(\LED_Controller_0.board_leds_i )
);
// @44:28
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(VCC)
);
// @44:28
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(\LED_Controller_0.PWMs_i [3])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(\LED_Controller_0.PWMs_i [0])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(\LED_Controller_0.PWMs_i [1])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(\LED_Controller_0.PWMs_i [2])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(\LED_Controller_0.PWMs_i [4])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(\LED_Controller_0.PWMs_i [5])
);
// @44:512
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @44:339
  AND4 AND4_0 (
	.Y(AND4_0_Y),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N),
	.C(Board_Buttons_c_i[1]),
	.D(Board_Buttons_c_i[0])
);
// @44:372
  COREABC_C0 COREABC_C0_0 (
	.RAMRDATA({\COREABC_C0_0.COREABC_C0_0.RAMRDATA [6:3], N_1792, \COREABC_C0_0.COREABC_C0_0.RAMRDATA [1:0]}),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA[15]),
	.CtrlReg_0(\CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg [1]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[14:8]),
	.i2c_reg_ctrl_0(\I2C_Core_APB3_0.i2c_reg_ctrl [4]),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[15:8], N_1793, COREABC_C0_0_APB3master_PWDATA[6:0]}),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2[7]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.AND4_0_Y(AND4_0_Y),
	.N_64_0_i(N_64_0_i),
	.N_176_i(N_176_i),
	.N_76_0_i(N_76_0_i),
	.N_73_0_i(N_73_0_i),
	.N_67_0_i(N_67_0_i),
	.N_70_0_i(N_70_0_i),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.i24_mux(i24_mux),
	.N_41_0(N_41_0),
	.i25_mux(i25_mux),
	.i29_mux(i29_mux),
	.i26_mux(i26_mux),
	.i30_mux(i30_mux),
	.i27_mux(i27_mux),
	.i28_mux(i28_mux),
	.RawTimInt(\CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt ),
	.N_117(N_117),
	.N_84_i(\COREABC_C0_0.COREABC_C0_0.N_84_i ),
	.SMADDR_3_sqmuxa(\COREABC_C0_0.COREABC_C0_0.SMADDR_3_sqmuxa ),
	.i2c_int(\I2C_Core_APB3_0.i2c_int ),
	.i2c_seq_finished(\I2C_Core_APB3_0.i2c_seq_finished ),
	.N_45_2(N_45_2),
	.N_128(N_128),
	.i23_mux(i23_mux)
);
// @44:393
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.COREABC_C0_0_APB3master_PRDATA_0(COREABC_C0_0_APB3master_PRDATA[15]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA[15]),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx)
);
// @44:423
  CoreTimer_C0 CoreTimer_C0_0 (
	.CtrlReg_0(\CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg [1]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[15:0]),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2[7]),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[15:8], N_1795, COREABC_C0_0_APB3master_PWDATA[6:0]}),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[4:2]),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.RawTimInt(\CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt ),
	.N_20_i_0(N_20_i_0),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.N_117(N_117)
);
// @44:438
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @44:448
  I2C_Core_APB3 I2C_Core_APB3_0 (
	.INT_reg_0(\LED_Controller_0.INT_reg [0]),
	.CtrlReg_0(\CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg [1]),
	.RAMRDATA({\COREABC_C0_0.COREABC_C0_0.RAMRDATA [6:3], N_1796, \COREABC_C0_0.COREABC_C0_0.RAMRDATA [1:0]}),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.CTRL_reg_6(\LED_Controller_0.CTRL_reg [6]),
	.CTRL_reg_7(\LED_Controller_0.CTRL_reg [7]),
	.CTRL_reg_3(\LED_Controller_0.CTRL_reg [3]),
	.CTRL_reg_0(\LED_Controller_0.CTRL_reg [0]),
	.CTRL_reg_2(\LED_Controller_0.CTRL_reg [2]),
	.CTRL_reg_1(\LED_Controller_0.CTRL_reg [1]),
	.PRDATA_m3_s_0(PRDATA_m3_s[5]),
	.PRDATA_d(PRDATA_d[5:4]),
	.PRDATA_m3_d_0(PRDATA_m3_d[5]),
	.PRDATA_m3_0(\LED_Controller_0.PRDATA_m3 [0]),
	.PRDATA_m2_0(\LED_Controller_0.PRDATA_m2 [4]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[6:0]),
	.i2c_reg_ctrl_0(\I2C_Core_APB3_0.i2c_reg_ctrl [4]),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2[7]),
	.i2c_seq_finished(\I2C_Core_APB3_0.i2c_seq_finished ),
	.Board_J11_c(Board_J11_c),
	.Board_J10_c(Board_J10_c),
	.SDAO_sig_i(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SDAO_sig_i ),
	.SCLO_sig_i(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SCLO_sig_i ),
	.N_146_mux_i_1z(N_146_mux_i),
	.un1_timer_interrupt_last(\LED_Controller_0.Interrupt_process.un1_timer_interrupt_last ),
	.un5_psel_0(\LED_Controller_0.Control_process.un5_psel ),
	.un12_psel(\LED_Controller_0.CH0_0_process.un12_psel ),
	.un33_psel(\LED_Controller_0.CH1_1_process.un33_psel ),
	.un40_psel(\LED_Controller_0.Interrupt_process.un40_psel ),
	.RawTimInt(\CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt ),
	.un19_psel(\LED_Controller_0.CH0_1_process.un19_psel ),
	.N_64_0_i_1z(N_64_0_i),
	.N_176_i_1z(N_176_i),
	.N_76_0_i_1z(N_76_0_i),
	.N_73_0_i_1z(N_73_0_i),
	.N_70_0_i_1z(N_70_0_i),
	.N_67_0_i_1z(N_67_0_i),
	.N_84_i(\COREABC_C0_0.COREABC_C0_0.N_84_i ),
	.SMADDR_3_sqmuxa(\COREABC_C0_0.COREABC_C0_0.SMADDR_3_sqmuxa ),
	.N_128(N_128),
	.m20_a0_1z(m20_a0),
	.N_134_mux(N_134_mux),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.N_41_0(N_41_0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.N_45_2(N_45_2),
	.N_117(N_117),
	.un5_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un5_pwrite_1_0 ),
	.un6_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0 ),
	.un26_psel_2(\LED_Controller_0.CH1_0_process.un26_psel_2 ),
	.m20_a1_1z(m20_a1),
	.i24_mux(i24_mux),
	.m102_1_0(\I2C_Core_APB3_0.m102_1_0 ),
	.i25_mux(i25_mux),
	.m99_1_0(\I2C_Core_APB3_0.m99_1_0 ),
	.i28_mux(i28_mux),
	.i23_mux(i23_mux),
	.i26_mux(i26_mux),
	.m96_1_0(\I2C_Core_APB3_0.m96_1_0 ),
	.i30_mux(i30_mux),
	.m84_1_0(\I2C_Core_APB3_0.m84_1_0 ),
	.i29_mux(i29_mux),
	.m87_1_0(\I2C_Core_APB3_0.m87_1_0 ),
	.N_135(N_135),
	.N_134(N_134),
	.i27_mux(i27_mux),
	.PRDATA_ss0(\LED_Controller_0.PRDATA_ss0 ),
	.m20_a0_2(\I2C_Core_APB3_0.m20_a0_2 ),
	.N_20_i_0(N_20_i_0),
	.i2c_int(\I2C_Core_APB3_0.i2c_int ),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
// @44:476
  LED_Controller LED_Controller_0 (
	.PRDATA_m3_d_0(PRDATA_m3_d[5]),
	.PRDATA_d(PRDATA_d[5:4]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.PRDATA_m2_0(\LED_Controller_0.PRDATA_m2 [4]),
	.PRDATA_m3_0(\LED_Controller_0.PRDATA_m3 [0]),
	.PRDATA_m3_s_0(PRDATA_m3_s[5]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.CTRL_reg_2(\LED_Controller_0.CTRL_reg [2]),
	.CTRL_reg_3(\LED_Controller_0.CTRL_reg [3]),
	.CTRL_reg_6(\LED_Controller_0.CTRL_reg [6]),
	.CTRL_reg_7(\LED_Controller_0.CTRL_reg [7]),
	.CTRL_reg_0(\LED_Controller_0.CTRL_reg [0]),
	.CTRL_reg_1(\LED_Controller_0.CTRL_reg [1]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[6:0]),
	.PWDATA_M_i_m2_0(PWDATA_M_i_m2[7]),
	.INT_reg_0(\LED_Controller_0.INT_reg [0]),
	.PWMs_i(\LED_Controller_0.PWMs_i [5:0]),
	.un40_psel(\LED_Controller_0.Interrupt_process.un40_psel ),
	.un26_psel_2(\LED_Controller_0.CH1_0_process.un26_psel_2 ),
	.N_134_mux(N_134_mux),
	.m20_a0_2(\I2C_Core_APB3_0.m20_a0_2 ),
	.un6_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un6_pwrite_1_0 ),
	.un5_pwrite_1_0(\LED_Controller_0.APB_Reg_Read_process.un5_pwrite_1_0 ),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.board_leds_i(\LED_Controller_0.board_leds_i ),
	.un1_timer_interrupt_last(\LED_Controller_0.Interrupt_process.un1_timer_interrupt_last ),
	.N_134(N_134),
	.m20_a1(m20_a1),
	.m20_a0(m20_a0),
	.m102_1_0(\I2C_Core_APB3_0.m102_1_0 ),
	.m99_1_0(\I2C_Core_APB3_0.m99_1_0 ),
	.m96_1_0(\I2C_Core_APB3_0.m96_1_0 ),
	.m84_1_0(\I2C_Core_APB3_0.m84_1_0 ),
	.PRDATA_ss0(\LED_Controller_0.PRDATA_ss0 ),
	.m87_1_0(\I2C_Core_APB3_0.m87_1_0 ),
	.N_135(N_135),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.un12_psel(\LED_Controller_0.CH0_0_process.un12_psel ),
	.un19_psel(\LED_Controller_0.CH0_1_process.un19_psel ),
	.un33_psel(\LED_Controller_0.CH1_1_process.un33_psel ),
	.un5_psel(\LED_Controller_0.Control_process.un5_psel ),
	.N_146_mux_i(N_146_mux_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
// @44:506
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_LITEON_Op_Sens_test_sd */

