0-prep 0h0m3s265ms
1-opensta 0h0m1s840ms
1-yosys 0h0m1s457ms
3-verilog2def_openroad 0h0m1s910ms
4-ioPlacer 0h0m1s483ms
5-tapcell 0h0m1s485ms
7-pdn 0h0m1s884ms
8-replace 0h0m2s143ms
8-resizer_design_optimization 0h0m2s250ms
9-write_verilog 0h0m1s505ms
9-resizer_design_optimization_sta 0h0m1s814ms