#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241d77d52b0 .scope module, "tb_picoquickprocessor" "tb_picoquickprocessor" 2 1;
 .timescale 0 0;
v00000241d785e740_0 .var "tb_clk", 0 0;
v00000241d785dd40_0 .net "tb_debug_alu_out", 31 0, L_00000241d77d0df0;  1 drivers
v00000241d785f280_0 .net "tb_debug_inst", 31 0, L_00000241d77d0d80;  1 drivers
v00000241d785dde0_0 .net "tb_debug_pc", 31 0, L_00000241d77d0d10;  1 drivers
v00000241d785e880_0 .var "tb_rst", 0 0;
S_00000241d77e9bf0 .scope module, "dut" "top" 2 10, 3 6 0, S_00000241d77d52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "debug_pc";
    .port_info 3 /OUTPUT 32 "debug_inst";
    .port_info 4 /OUTPUT 32 "debug_alu_out";
L_00000241d77d0d10 .functor BUFZ 32, v00000241d785c880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241d77d0d80 .functor BUFZ 32, L_00000241d77d13a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241d77d0df0 .functor BUFZ 32, v00000241d785bde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241d785be80_0 .net *"_ivl_1", 0 0, L_00000241d785e9c0;  1 drivers
v00000241d785cec0_0 .net *"_ivl_2", 15 0, L_00000241d785fa00;  1 drivers
v00000241d785bf20_0 .net *"_ivl_5", 15 0, L_00000241d785dca0;  1 drivers
v00000241d785cce0_0 .net "alu_out", 31 0, v00000241d785bde0_0;  1 drivers
v00000241d785bfc0_0 .net "clk", 0 0, v00000241d785e740_0;  1 drivers
v00000241d785c100_0 .net "data_load", 31 0, L_00000241d77d0ca0;  1 drivers
v00000241d785c380_0 .var "data_reg_write", 31 0;
v00000241d785c420_0 .net "debug_alu_out", 31 0, L_00000241d77d0df0;  alias, 1 drivers
v00000241d785c4c0_0 .net "debug_inst", 31 0, L_00000241d77d0d80;  alias, 1 drivers
v00000241d785cc40_0 .net "debug_pc", 31 0, L_00000241d77d0d10;  alias, 1 drivers
v00000241d785c9c0_0 .net "enable_reg_write", 0 0, v00000241d77d31f0_0;  1 drivers
v00000241d785c560_0 .net "extend", 31 0, L_00000241d785f0a0;  1 drivers
v00000241d785c600_0 .net "finaliza_execucao", 0 0, v00000241d77d3150_0;  1 drivers
v00000241d785c740_0 .net "inst", 31 0, L_00000241d77d13a0;  1 drivers
v00000241d785ca60_0 .net "jump_enable", 0 0, v00000241d77d24d0_0;  1 drivers
v00000241d785c880_0 .var "pc", 31 0;
v00000241d785c920_0 .net "reg_out1", 31 0, L_00000241d77d1170;  1 drivers
v00000241d785cb00_0 .net "reg_out2", 31 0, L_00000241d77d1560;  1 drivers
v00000241d785cd80_0 .net "reg_write_control", 1 0, v00000241d77d2bb0_0;  1 drivers
v00000241d785e920_0 .net "rst", 0 0, v00000241d785e880_0;  1 drivers
v00000241d785f1e0_0 .net "write_enable", 0 0, v00000241d77d2930_0;  1 drivers
E_00000241d7804450/0 .event anyedge, v00000241d77d2bb0_0, v00000241d785bde0_0, v00000241d785c560_0, v00000241d785c060_0;
E_00000241d7804450/1 .event anyedge, v00000241d77d2f70_0;
E_00000241d7804450 .event/or E_00000241d7804450/0, E_00000241d7804450/1;
L_00000241d785e9c0 .part L_00000241d77d13a0, 15, 1;
LS_00000241d785fa00_0_0 .concat [ 1 1 1 1], L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0;
LS_00000241d785fa00_0_4 .concat [ 1 1 1 1], L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0;
LS_00000241d785fa00_0_8 .concat [ 1 1 1 1], L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0;
LS_00000241d785fa00_0_12 .concat [ 1 1 1 1], L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0, L_00000241d785e9c0;
L_00000241d785fa00 .concat [ 4 4 4 4], LS_00000241d785fa00_0_0, LS_00000241d785fa00_0_4, LS_00000241d785fa00_0_8, LS_00000241d785fa00_0_12;
L_00000241d785dca0 .part L_00000241d77d13a0, 0, 16;
L_00000241d785f0a0 .concat [ 16 16 0 0], L_00000241d785dca0, L_00000241d785fa00;
L_00000241d785ec40 .part L_00000241d77d13a0, 20, 4;
L_00000241d785e240 .part L_00000241d77d13a0, 16, 4;
L_00000241d785fb40 .part L_00000241d77d13a0, 20, 4;
L_00000241d785df20 .part L_00000241d77d13a0, 24, 8;
L_00000241d785e4c0 .part L_00000241d77d13a0, 24, 8;
S_00000241d77e9d80 .scope module, "control_inst" "control" 3 104, 4 7 0, S_00000241d77e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "opcode";
    .port_info 3 /OUTPUT 1 "write_enable_memory";
    .port_info 4 /OUTPUT 1 "write_enable_reg";
    .port_info 5 /OUTPUT 2 "control_op";
    .port_info 6 /OUTPUT 1 "finaliza_execucao";
    .port_info 7 /OUTPUT 1 "jump_enable";
v00000241d77d2c50_0 .net "clk", 0 0, v00000241d785e740_0;  alias, 1 drivers
v00000241d77d2bb0_0 .var "control_op", 1 0;
v00000241d77d3150_0 .var "finaliza_execucao", 0 0;
v00000241d77d24d0_0 .var "jump_enable", 0 0;
v00000241d77d26b0_0 .net "opcode", 7 0, L_00000241d785e4c0;  1 drivers
v00000241d77d30b0_0 .net "rst", 0 0, v00000241d785e880_0;  alias, 1 drivers
v00000241d77d2930_0 .var "write_enable_memory", 0 0;
v00000241d77d31f0_0 .var "write_enable_reg", 0 0;
E_00000241d7803ed0 .event anyedge, v00000241d77d30b0_0, v00000241d77d26b0_0;
S_00000241d790c150 .scope module, "mem_inst" "memory" 3 81, 5 7 0, S_00000241d77e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /INPUT 32 "add_write";
    .port_info 7 /INPUT 32 "data_write";
    .port_info 8 /OUTPUT 32 "data_out";
L_00000241d77d13a0 .functor BUFZ 32, L_00000241d785ed80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241d77d0ca0 .functor BUFZ 32, L_00000241d785f960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241d77d2d90_0 .net *"_ivl_0", 31 0, L_00000241d785ed80;  1 drivers
v00000241d77d3290_0 .net *"_ivl_3", 7 0, L_00000241d785e420;  1 drivers
v00000241d77d3330_0 .net *"_ivl_6", 31 0, L_00000241d785f960;  1 drivers
v00000241d77d2430_0 .net *"_ivl_9", 7 0, L_00000241d785f460;  1 drivers
v00000241d77d27f0_0 .net "add_write", 31 0, L_00000241d77d1170;  alias, 1 drivers
v00000241d77d2570_0 .net "clk", 0 0, v00000241d785e740_0;  alias, 1 drivers
v00000241d77d2f70_0 .net "data_out", 31 0, L_00000241d77d0ca0;  alias, 1 drivers
v00000241d785c060_0 .net "data_write", 31 0, L_00000241d77d1560;  alias, 1 drivers
v00000241d785c240_0 .var/i "i", 31 0;
v00000241d785c7e0_0 .net "inst", 31 0, L_00000241d77d13a0;  alias, 1 drivers
v00000241d785c2e0 .array "memoria", 63 0, 31 0;
v00000241d785cba0_0 .net "pc", 31 0, v00000241d785c880_0;  1 drivers
v00000241d785bb60_0 .net "read_data", 31 0, L_00000241d77d1560;  alias, 1 drivers
v00000241d785b700_0 .net "rst", 0 0, v00000241d785e880_0;  alias, 1 drivers
v00000241d785ba20_0 .net "write_enable", 0 0, v00000241d77d2930_0;  alias, 1 drivers
E_00000241d78039d0 .event posedge, v00000241d77d30b0_0, v00000241d77d2c50_0;
L_00000241d785ed80 .array/port v00000241d785c2e0, L_00000241d785e420;
L_00000241d785e420 .part v00000241d785c880_0, 2, 8;
L_00000241d785f960 .array/port v00000241d785c2e0, L_00000241d785f460;
L_00000241d785f460 .part L_00000241d77d1560, 2, 8;
S_00000241d790c2e0 .scope module, "reg_inst" "registradores" 3 68, 6 5 0, S_00000241d77e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "add_reg1";
    .port_info 3 /INPUT 4 "add_reg2";
    .port_info 4 /INPUT 4 "add_reg_write";
    .port_info 5 /INPUT 32 "data_reg_write";
    .port_info 6 /INPUT 1 "enable_write";
    .port_info 7 /OUTPUT 32 "reg_out1";
    .port_info 8 /OUTPUT 32 "reg_out2";
L_00000241d77d1170 .functor BUFZ 32, L_00000241d785f640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241d77d1560 .functor BUFZ 32, L_00000241d785e600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241d785ce20_0 .net *"_ivl_0", 31 0, L_00000241d785f640;  1 drivers
v00000241d785bc00_0 .net *"_ivl_10", 5 0, L_00000241d785e1a0;  1 drivers
L_00000241d79100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241d785b840_0 .net *"_ivl_13", 1 0, L_00000241d79100d0;  1 drivers
v00000241d785d000_0 .net *"_ivl_2", 5 0, L_00000241d785de80;  1 drivers
L_00000241d7910088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241d785b8e0_0 .net *"_ivl_5", 1 0, L_00000241d7910088;  1 drivers
v00000241d785b520_0 .net *"_ivl_8", 31 0, L_00000241d785e600;  1 drivers
v00000241d785d0a0_0 .net "add_reg1", 3 0, L_00000241d785ec40;  1 drivers
v00000241d785c1a0_0 .net "add_reg2", 3 0, L_00000241d785e240;  1 drivers
v00000241d785c6a0_0 .net "add_reg_write", 3 0, L_00000241d785fb40;  1 drivers
v00000241d785b980_0 .net "clk", 0 0, v00000241d785e740_0;  alias, 1 drivers
v00000241d785d140_0 .net "data_reg_write", 31 0, v00000241d785c380_0;  1 drivers
v00000241d785bac0_0 .net "enable_write", 0 0, v00000241d77d31f0_0;  alias, 1 drivers
v00000241d785bca0_0 .var/i "i", 31 0;
v00000241d785d1e0_0 .net "reg_out1", 31 0, L_00000241d77d1170;  alias, 1 drivers
v00000241d785cf60_0 .net "reg_out2", 31 0, L_00000241d77d1560;  alias, 1 drivers
v00000241d785bd40 .array "registrador", 0 15, 31 0;
v00000241d785d280_0 .net "rst", 0 0, v00000241d785e880_0;  alias, 1 drivers
L_00000241d785f640 .array/port v00000241d785bd40, L_00000241d785de80;
L_00000241d785de80 .concat [ 4 2 0 0], L_00000241d785ec40, L_00000241d7910088;
L_00000241d785e600 .array/port v00000241d785bd40, L_00000241d785e1a0;
L_00000241d785e1a0 .concat [ 4 2 0 0], L_00000241d785e240, L_00000241d79100d0;
S_00000241d77a2490 .scope module, "ula_inst" "ula" 3 95, 7 7 0, S_00000241d77e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "opcode";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "out";
v00000241d785b5c0_0 .net "A", 31 0, L_00000241d77d1170;  alias, 1 drivers
v00000241d785b480_0 .net "B", 31 0, L_00000241d77d1560;  alias, 1 drivers
v00000241d785d320_0 .net "clk", 0 0, v00000241d785e740_0;  alias, 1 drivers
v00000241d785b660_0 .net "opcode", 7 0, L_00000241d785df20;  1 drivers
v00000241d785bde0_0 .var "out", 31 0;
E_00000241d7804310 .event anyedge, v00000241d785b660_0, v00000241d77d27f0_0, v00000241d785c060_0;
    .scope S_00000241d790c2e0;
T_0 ;
    %wait E_00000241d78039d0;
    %load/vec4 v00000241d785d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241d785bca0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000241d785bca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241d785bca0_0;
    %store/vec4a v00000241d785bd40, 4, 0;
    %load/vec4 v00000241d785bca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241d785bca0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241d785bac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000241d785d140_0;
    %load/vec4 v00000241d785c6a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000241d785bd40, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000241d790c150;
T_1 ;
    %vpi_call 5 22 "$readmemh", "program.mem", v00000241d785c2e0 {0 0 0};
    %delay 1, 0;
    %vpi_call 5 24 "$display", ">>> DEBUG MEMORIA <<<" {0 0 0};
    %vpi_call 5 25 "$display", "mem[0]=%h", &A<v00000241d785c2e0, 0> {0 0 0};
    %vpi_call 5 26 "$display", "mem[1]=%h", &A<v00000241d785c2e0, 1> {0 0 0};
    %vpi_call 5 27 "$display", "mem[2]=%h", &A<v00000241d785c2e0, 2> {0 0 0};
    %vpi_call 5 28 "$display", "mem[3]=%h", &A<v00000241d785c2e0, 3> {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000241d790c150;
T_2 ;
    %wait E_00000241d78039d0;
    %load/vec4 v00000241d785b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241d785c240_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000241d785c240_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241d785c240_0;
    %store/vec4a v00000241d785c2e0, 4, 0;
    %load/vec4 v00000241d785c240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241d785c240_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000241d785ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000241d785c060_0;
    %load/vec4 v00000241d77d27f0_0;
    %parti/s 8, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000241d785c2e0, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000241d77a2490;
T_3 ;
    %wait E_00000241d7804310;
    %load/vec4 v00000241d785b660_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241d785bde0_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000241d785b5c0_0;
    %load/vec4 v00000241d785b480_0;
    %add;
    %store/vec4 v00000241d785bde0_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000241d785b5c0_0;
    %load/vec4 v00000241d785b480_0;
    %sub;
    %store/vec4 v00000241d785bde0_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v00000241d785b5c0_0;
    %load/vec4 v00000241d785b480_0;
    %and;
    %store/vec4 v00000241d785bde0_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000241d785b5c0_0;
    %load/vec4 v00000241d785b480_0;
    %or;
    %store/vec4 v00000241d785bde0_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000241d77e9d80;
T_4 ;
    %wait E_00000241d7803ed0;
    %load/vec4 v00000241d77d30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
T_4.0 ;
    %load/vec4 v00000241d77d26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d77d2930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d77d31f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000241d77d2bb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d77d3150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d77d24d0_0, 0, 1;
    %jmp T_4.13;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d2930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241d77d31f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241d77d2bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241d77d24d0_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d77d2930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d77d31f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241d77d2bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d77d3150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d77d24d0_0, 0, 1;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000241d77e9bf0;
T_5 ;
    %wait E_00000241d7804450;
    %load/vec4 v00000241d785cd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241d785c380_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v00000241d785cce0_0;
    %store/vec4 v00000241d785c380_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v00000241d785c560_0;
    %store/vec4 v00000241d785c380_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v00000241d785cb00_0;
    %store/vec4 v00000241d785c380_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v00000241d785c100_0;
    %store/vec4 v00000241d785c380_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000241d77e9bf0;
T_6 ;
    %wait E_00000241d78039d0;
    %load/vec4 v00000241d785e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241d785c880_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000241d785c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000241d785c880_0;
    %assign/vec4 v00000241d785c880_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000241d785ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000241d785c880_0;
    %addi 4, 0, 32;
    %load/vec4 v00000241d785c560_0;
    %add;
    %assign/vec4 v00000241d785c880_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000241d785c880_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000241d785c880_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000241d77d52b0;
T_7 ;
    %vpi_call 2 20 "$display", "                                        --- FLASCO COMPANY ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d785e740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241d785e880_0, 0, 1;
    %vpi_call 2 23 "$monitor", "Time: %t | Reset: %b | PC: %h, Instruction: %h | ALU Out: %h", $time, v00000241d785e880_0, v00000241d785dde0_0, v00000241d785f280_0, v00000241d785dd40_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241d785e880_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000241d77d52b0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v00000241d785e740_0;
    %inv;
    %store/vec4 v00000241d785e740_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_picoquickprocessor.v";
    "top.v";
    "control.v";
    "memory.v";
    "registradores.v";
    "ula.v";
