
RDM-DMX-Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003104  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  080031c4  080031c4  000131c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003304  08003304  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003304  08003304  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003304  08003304  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003304  08003304  00013304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003308  08003308  00013308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800330c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  20000070  0800337c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001fc  0800337c  000201fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d124  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be1  00000000  00000000  0002d1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  0002eda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b00  00000000  00000000  0002f958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001dfa  00000000  00000000  00030458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e045  00000000  00000000  00032252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006f451  00000000  00000000  00040297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000af6e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f24  00000000  00000000  000af738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031ac 	.word	0x080031ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080031ac 	.word	0x080031ac

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b5b0      	push	{r4, r5, r7, lr}
 8000236:	4c70      	ldr	r4, [pc, #448]	; (80003f8 <main+0x1c4>)
 8000238:	44a5      	add	sp, r4
 800023a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023c:	f000 fbce 	bl	80009dc <HAL_Init>

  SystemClock_Config();
 8000240:	f000 f908 	bl	8000454 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000244:	f000 fa22 	bl	800068c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000248:	f000 f9ba 	bl	80005c0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800024c:	f000 f964 	bl	8000518 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //char data_to_send[100] = "Hello World\n";
  //HAL_UART_Transmit(&huart1, data_to_send, strlen(data_to_send), TIMEOUT);

	uint8_t TN = 0x00;
 8000250:	4b6a      	ldr	r3, [pc, #424]	; (80003fc <main+0x1c8>)
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	2200      	movs	r2, #0
 8000256:	701a      	strb	r2, [r3, #0]
	uint8_t ID = 0x01;
 8000258:	4b69      	ldr	r3, [pc, #420]	; (8000400 <main+0x1cc>)
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	2201      	movs	r2, #1
 800025e:	701a      	strb	r2, [r3, #0]
	uint8_t Identify_start_stop = 0x01;
 8000260:	4b68      	ldr	r3, [pc, #416]	; (8000404 <main+0x1d0>)
 8000262:	18fb      	adds	r3, r7, r3
 8000264:	2201      	movs	r2, #1
 8000266:	701a      	strb	r2, [r3, #0]
	uint16_t PID_Resquested = 0x25FA;
 8000268:	4b67      	ldr	r3, [pc, #412]	; (8000408 <main+0x1d4>)
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	4a67      	ldr	r2, [pc, #412]	; (800040c <main+0x1d8>)
 800026e:	801a      	strh	r2, [r3, #0]
	uint16_t DMX_address = 0xC13F;
 8000270:	2399      	movs	r3, #153	; 0x99
 8000272:	00db      	lsls	r3, r3, #3
 8000274:	18fb      	adds	r3, r7, r3
 8000276:	4a66      	ldr	r2, [pc, #408]	; (8000410 <main+0x1dc>)
 8000278:	801a      	strh	r2, [r3, #0]
	uint16_t Sub_Dev = 0x2AF7;
 800027a:	4b66      	ldr	r3, [pc, #408]	; (8000414 <main+0x1e0>)
 800027c:	18fb      	adds	r3, r7, r3
 800027e:	4a66      	ldr	r2, [pc, #408]	; (8000418 <main+0x1e4>)
 8000280:	801a      	strh	r2, [r3, #0]
	uint64_t LB_PD = 0x0;
 8000282:	2200      	movs	r2, #0
 8000284:	2300      	movs	r3, #0
 8000286:	2197      	movs	r1, #151	; 0x97
 8000288:	00c9      	lsls	r1, r1, #3
 800028a:	1879      	adds	r1, r7, r1
 800028c:	600a      	str	r2, [r1, #0]
 800028e:	604b      	str	r3, [r1, #4]
	uint64_t UB_PD = 0xFFFFFFFFFFFF;
 8000290:	2201      	movs	r2, #1
 8000292:	4252      	negs	r2, r2
 8000294:	4b61      	ldr	r3, [pc, #388]	; (800041c <main+0x1e8>)
 8000296:	2196      	movs	r1, #150	; 0x96
 8000298:	00c9      	lsls	r1, r1, #3
 800029a:	1879      	adds	r1, r7, r1
 800029c:	600a      	str	r2, [r1, #0]
 800029e:	604b      	str	r3, [r1, #4]
	//uint64_t UID_D = 0x123456789ABC;
	uint64_t UID_D = 0xFFFFFFFFFFFF;
 80002a0:	2201      	movs	r2, #1
 80002a2:	4252      	negs	r2, r2
 80002a4:	4b5d      	ldr	r3, [pc, #372]	; (800041c <main+0x1e8>)
 80002a6:	2195      	movs	r1, #149	; 0x95
 80002a8:	00c9      	lsls	r1, r1, #3
 80002aa:	1879      	adds	r1, r7, r1
 80002ac:	600a      	str	r2, [r1, #0]
 80002ae:	604b      	str	r3, [r1, #4]
	uint64_t UID_S = 0xCBA987654321;
 80002b0:	4a5b      	ldr	r2, [pc, #364]	; (8000420 <main+0x1ec>)
 80002b2:	4b5c      	ldr	r3, [pc, #368]	; (8000424 <main+0x1f0>)
 80002b4:	2194      	movs	r1, #148	; 0x94
 80002b6:	00c9      	lsls	r1, r1, #3
 80002b8:	1879      	adds	r1, r7, r1
 80002ba:	600a      	str	r2, [r1, #0]
 80002bc:	604b      	str	r3, [r1, #4]

	uint8_t rxBuffer[MAX_BUFFER_SIZE];
	uint16_t rxDataLength = 0;
 80002be:	4b5a      	ldr	r3, [pc, #360]	; (8000428 <main+0x1f4>)
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	2200      	movs	r2, #0
 80002c4:	801a      	strh	r2, [r3, #0]

	unsigned char data_send_message[] = "\nData de Envio:\r\n"; //Data to send
 80002c6:	4b59      	ldr	r3, [pc, #356]	; (800042c <main+0x1f8>)
 80002c8:	249b      	movs	r4, #155	; 0x9b
 80002ca:	00e4      	lsls	r4, r4, #3
 80002cc:	191b      	adds	r3, r3, r4
 80002ce:	19db      	adds	r3, r3, r7
 80002d0:	4a57      	ldr	r2, [pc, #348]	; (8000430 <main+0x1fc>)
 80002d2:	ca23      	ldmia	r2!, {r0, r1, r5}
 80002d4:	c323      	stmia	r3!, {r0, r1, r5}
 80002d6:	6811      	ldr	r1, [r2, #0]
 80002d8:	6019      	str	r1, [r3, #0]
 80002da:	8892      	ldrh	r2, [r2, #4]
 80002dc:	809a      	strh	r2, [r3, #4]

	/* Envio de dados ----------------------------------------------------------------------------------------------*/

	//uint8_t* dmx_rdm_data = SET_identify_device(UID_D, UID_S, TN, ID, Sub_Dev, Identify_start_stop);
	//uint8_t* dmx_rdm_data = DISC_unique_branch(UID_D, UID_S, TN, ID, LB_PD, UB_PD);
	uint8_t dmx_rdm_data[56] = {0x00, 0x00, 0x36, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
 80002de:	4b55      	ldr	r3, [pc, #340]	; (8000434 <main+0x200>)
 80002e0:	191b      	adds	r3, r3, r4
 80002e2:	19da      	adds	r2, r3, r7
 80002e4:	4b54      	ldr	r3, [pc, #336]	; (8000438 <main+0x204>)
 80002e6:	0010      	movs	r0, r2
 80002e8:	0019      	movs	r1, r3
 80002ea:	2338      	movs	r3, #56	; 0x38
 80002ec:	001a      	movs	r2, r3
 80002ee:	f002 faeb 	bl	80028c8 <memcpy>
													    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
													    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00};

	// Envia para a serial debug os dados a serem enviados
	unsigned char viewMessage[15];
	HAL_UART_Transmit(&huart1, data_send_message, sizeof(data_send_message), 10);	// Sending in normal mode
 80002f2:	2388      	movs	r3, #136	; 0x88
 80002f4:	18f9      	adds	r1, r7, r3
 80002f6:	4851      	ldr	r0, [pc, #324]	; (800043c <main+0x208>)
 80002f8:	230a      	movs	r3, #10
 80002fa:	2212      	movs	r2, #18
 80002fc:	f001 fe40 	bl	8001f80 <HAL_UART_Transmit>

	DMX_Set_LOW(); // Setando Break

	DMX_GPIO_DeInit(); // Desativa o modo GPIO*/

	DMX_UART_Init();// Inicia novamente o modo USART
 8000300:	f000 f990 	bl	8000624 <MX_USART2_UART_Init>

	HAL_UART_Transmit(&huart2, dmx_rdm_data, dmx_rdm_data[2] + 2, 1);
 8000304:	4b4b      	ldr	r3, [pc, #300]	; (8000434 <main+0x200>)
 8000306:	191b      	adds	r3, r3, r4
 8000308:	19db      	adds	r3, r3, r7
 800030a:	789b      	ldrb	r3, [r3, #2]
 800030c:	b29b      	uxth	r3, r3
 800030e:	3302      	adds	r3, #2
 8000310:	b29a      	uxth	r2, r3
 8000312:	2328      	movs	r3, #40	; 0x28
 8000314:	18f9      	adds	r1, r7, r3
 8000316:	484a      	ldr	r0, [pc, #296]	; (8000440 <main+0x20c>)
 8000318:	2301      	movs	r3, #1
 800031a:	f001 fe31 	bl	8001f80 <HAL_UART_Transmit>

	for(int i = 0; i < dmx_rdm_data[2] + 2; i++){
 800031e:	2300      	movs	r3, #0
 8000320:	4a48      	ldr	r2, [pc, #288]	; (8000444 <main+0x210>)
 8000322:	18ba      	adds	r2, r7, r2
 8000324:	6013      	str	r3, [r2, #0]
 8000326:	e01b      	b.n	8000360 <main+0x12c>
			sprintf(viewMessage, "[%d] - 0x%02x\r\n", i, dmx_rdm_data[i]);
 8000328:	4b42      	ldr	r3, [pc, #264]	; (8000434 <main+0x200>)
 800032a:	229b      	movs	r2, #155	; 0x9b
 800032c:	00d2      	lsls	r2, r2, #3
 800032e:	189b      	adds	r3, r3, r2
 8000330:	19da      	adds	r2, r3, r7
 8000332:	4c44      	ldr	r4, [pc, #272]	; (8000444 <main+0x210>)
 8000334:	193b      	adds	r3, r7, r4
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	18d3      	adds	r3, r2, r3
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	193a      	adds	r2, r7, r4
 800033e:	6812      	ldr	r2, [r2, #0]
 8000340:	4941      	ldr	r1, [pc, #260]	; (8000448 <main+0x214>)
 8000342:	2518      	movs	r5, #24
 8000344:	1978      	adds	r0, r7, r5
 8000346:	f002 fbc5 	bl	8002ad4 <siprintf>
			HAL_UART_Transmit(&huart1, viewMessage, sizeof(viewMessage), TIMEOUT);
 800034a:	1979      	adds	r1, r7, r5
 800034c:	483b      	ldr	r0, [pc, #236]	; (800043c <main+0x208>)
 800034e:	2364      	movs	r3, #100	; 0x64
 8000350:	220f      	movs	r2, #15
 8000352:	f001 fe15 	bl	8001f80 <HAL_UART_Transmit>
	for(int i = 0; i < dmx_rdm_data[2] + 2; i++){
 8000356:	193b      	adds	r3, r7, r4
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	3301      	adds	r3, #1
 800035c:	193a      	adds	r2, r7, r4
 800035e:	6013      	str	r3, [r2, #0]
 8000360:	4b34      	ldr	r3, [pc, #208]	; (8000434 <main+0x200>)
 8000362:	219b      	movs	r1, #155	; 0x9b
 8000364:	00c9      	lsls	r1, r1, #3
 8000366:	185b      	adds	r3, r3, r1
 8000368:	19db      	adds	r3, r3, r7
 800036a:	789b      	ldrb	r3, [r3, #2]
 800036c:	3301      	adds	r3, #1
 800036e:	4a35      	ldr	r2, [pc, #212]	; (8000444 <main+0x210>)
 8000370:	18ba      	adds	r2, r7, r2
 8000372:	6812      	ldr	r2, [r2, #0]
 8000374:	429a      	cmp	r2, r3
 8000376:	ddd7      	ble.n	8000328 <main+0xf4>
	/* Recepção de dados -----------------------------------------------------------------------------------------------------------*/

	//HAL_UART_Receive(&huart2, data_received_message, 40, TIMEOUT);

	// Envia para a serial debug os dados lidos do RDM
	unsigned char data_receive_message[] = "\nData de Recebimento:\r\n";
 8000378:	4b1f      	ldr	r3, [pc, #124]	; (80003f8 <main+0x1c4>)
 800037a:	185b      	adds	r3, r3, r1
 800037c:	19db      	adds	r3, r3, r7
 800037e:	4a33      	ldr	r2, [pc, #204]	; (800044c <main+0x218>)
 8000380:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000382:	c313      	stmia	r3!, {r0, r1, r4}
 8000384:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000386:	c313      	stmia	r3!, {r0, r1, r4}
	HAL_UART_Transmit(&huart1, data_receive_message, sizeof(data_receive_message), 10);	// Sending in normal mode
 8000388:	0039      	movs	r1, r7
 800038a:	482c      	ldr	r0, [pc, #176]	; (800043c <main+0x208>)
 800038c:	230a      	movs	r3, #10
 800038e:	2218      	movs	r2, #24
 8000390:	f001 fdf6 	bl	8001f80 <HAL_UART_Transmit>
	for(int i = 0; i < data_received_message[2] + 2; i++){
 8000394:	2300      	movs	r3, #0
 8000396:	229a      	movs	r2, #154	; 0x9a
 8000398:	00d2      	lsls	r2, r2, #3
 800039a:	18ba      	adds	r2, r7, r2
 800039c:	6013      	str	r3, [r2, #0]
 800039e:	e01c      	b.n	80003da <main+0x1a6>
		sprintf(viewMessage, "[%d] - 0x%02x\r\n", i, data_received_message[i]);
 80003a0:	4b2b      	ldr	r3, [pc, #172]	; (8000450 <main+0x21c>)
 80003a2:	229b      	movs	r2, #155	; 0x9b
 80003a4:	00d2      	lsls	r2, r2, #3
 80003a6:	189b      	adds	r3, r3, r2
 80003a8:	19da      	adds	r2, r3, r7
 80003aa:	249a      	movs	r4, #154	; 0x9a
 80003ac:	00e4      	lsls	r4, r4, #3
 80003ae:	193b      	adds	r3, r7, r4
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	18d3      	adds	r3, r2, r3
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	193a      	adds	r2, r7, r4
 80003b8:	6812      	ldr	r2, [r2, #0]
 80003ba:	4923      	ldr	r1, [pc, #140]	; (8000448 <main+0x214>)
 80003bc:	2518      	movs	r5, #24
 80003be:	1978      	adds	r0, r7, r5
 80003c0:	f002 fb88 	bl	8002ad4 <siprintf>
		HAL_UART_Transmit(&huart1, viewMessage, sizeof(viewMessage), TIMEOUT);
 80003c4:	1979      	adds	r1, r7, r5
 80003c6:	481d      	ldr	r0, [pc, #116]	; (800043c <main+0x208>)
 80003c8:	2364      	movs	r3, #100	; 0x64
 80003ca:	220f      	movs	r2, #15
 80003cc:	f001 fdd8 	bl	8001f80 <HAL_UART_Transmit>
	for(int i = 0; i < data_received_message[2] + 2; i++){
 80003d0:	193b      	adds	r3, r7, r4
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	3301      	adds	r3, #1
 80003d6:	193a      	adds	r2, r7, r4
 80003d8:	6013      	str	r3, [r2, #0]
 80003da:	4b1d      	ldr	r3, [pc, #116]	; (8000450 <main+0x21c>)
 80003dc:	229b      	movs	r2, #155	; 0x9b
 80003de:	00d2      	lsls	r2, r2, #3
 80003e0:	189b      	adds	r3, r3, r2
 80003e2:	19db      	adds	r3, r3, r7
 80003e4:	789b      	ldrb	r3, [r3, #2]
 80003e6:	3301      	adds	r3, #1
 80003e8:	229a      	movs	r2, #154	; 0x9a
 80003ea:	00d2      	lsls	r2, r2, #3
 80003ec:	18ba      	adds	r2, r7, r2
 80003ee:	6812      	ldr	r2, [r2, #0]
 80003f0:	429a      	cmp	r2, r3
 80003f2:	ddd5      	ble.n	80003a0 <main+0x16c>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003f4:	e7fe      	b.n	80003f4 <main+0x1c0>
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	fffffb28 	.word	0xfffffb28
 80003fc:	000004cf 	.word	0x000004cf
 8000400:	000004ce 	.word	0x000004ce
 8000404:	000004cd 	.word	0x000004cd
 8000408:	000004ca 	.word	0x000004ca
 800040c:	000025fa 	.word	0x000025fa
 8000410:	ffffc13f 	.word	0xffffc13f
 8000414:	000004c6 	.word	0x000004c6
 8000418:	00002af7 	.word	0x00002af7
 800041c:	0000ffff 	.word	0x0000ffff
 8000420:	87654321 	.word	0x87654321
 8000424:	0000cba9 	.word	0x0000cba9
 8000428:	0000049e 	.word	0x0000049e
 800042c:	fffffbb0 	.word	0xfffffbb0
 8000430:	080031d4 	.word	0x080031d4
 8000434:	fffffb50 	.word	0xfffffb50
 8000438:	080031e8 	.word	0x080031e8
 800043c:	200000d4 	.word	0x200000d4
 8000440:	2000015c 	.word	0x2000015c
 8000444:	000004d4 	.word	0x000004d4
 8000448:	080031c4 	.word	0x080031c4
 800044c:	08003220 	.word	0x08003220
 8000450:	fffffb88 	.word	0xfffffb88

08000454 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000454:	b590      	push	{r4, r7, lr}
 8000456:	b097      	sub	sp, #92	; 0x5c
 8000458:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800045a:	2428      	movs	r4, #40	; 0x28
 800045c:	193b      	adds	r3, r7, r4
 800045e:	0018      	movs	r0, r3
 8000460:	2330      	movs	r3, #48	; 0x30
 8000462:	001a      	movs	r2, r3
 8000464:	2100      	movs	r1, #0
 8000466:	f002 fa38 	bl	80028da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800046a:	2318      	movs	r3, #24
 800046c:	18fb      	adds	r3, r7, r3
 800046e:	0018      	movs	r0, r3
 8000470:	2310      	movs	r3, #16
 8000472:	001a      	movs	r2, r3
 8000474:	2100      	movs	r1, #0
 8000476:	f002 fa30 	bl	80028da <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	0018      	movs	r0, r3
 800047e:	2314      	movs	r3, #20
 8000480:	001a      	movs	r2, r3
 8000482:	2100      	movs	r1, #0
 8000484:	f002 fa29 	bl	80028da <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000488:	0021      	movs	r1, r4
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2202      	movs	r2, #2
 800048e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2201      	movs	r2, #1
 8000494:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2210      	movs	r2, #16
 800049a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2202      	movs	r2, #2
 80004a0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	22a0      	movs	r2, #160	; 0xa0
 80004ac:	0392      	lsls	r2, r2, #14
 80004ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	2200      	movs	r2, #0
 80004b4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 fd35 	bl	8000f28 <HAL_RCC_OscConfig>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80004c2:	f000 f93f 	bl	8000744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	2118      	movs	r1, #24
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2207      	movs	r2, #7
 80004cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	2202      	movs	r2, #2
 80004d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2101      	movs	r1, #1
 80004e4:	0018      	movs	r0, r3
 80004e6:	f001 f839 	bl	800155c <HAL_RCC_ClockConfig>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80004ee:	f000 f929 	bl	8000744 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004f8:	1d3b      	adds	r3, r7, #4
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	0018      	movs	r0, r3
 8000502:	f001 f96f 	bl	80017e4 <HAL_RCCEx_PeriphCLKConfig>
 8000506:	1e03      	subs	r3, r0, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800050a:	f000 f91b 	bl	8000744 <Error_Handler>
  }
}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b017      	add	sp, #92	; 0x5c
 8000514:	bd90      	pop	{r4, r7, pc}
	...

08000518 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b086      	sub	sp, #24
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800051e:	2308      	movs	r3, #8
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	0018      	movs	r0, r3
 8000524:	2310      	movs	r3, #16
 8000526:	001a      	movs	r2, r3
 8000528:	2100      	movs	r1, #0
 800052a:	f002 f9d6 	bl	80028da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800052e:	003b      	movs	r3, r7
 8000530:	0018      	movs	r0, r3
 8000532:	2308      	movs	r3, #8
 8000534:	001a      	movs	r2, r3
 8000536:	2100      	movs	r1, #0
 8000538:	f002 f9cf 	bl	80028da <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800053c:	4b1f      	ldr	r3, [pc, #124]	; (80005bc <MX_TIM2_Init+0xa4>)
 800053e:	2280      	movs	r2, #128	; 0x80
 8000540:	05d2      	lsls	r2, r2, #23
 8000542:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8000544:	4b1d      	ldr	r3, [pc, #116]	; (80005bc <MX_TIM2_Init+0xa4>)
 8000546:	222f      	movs	r2, #47	; 0x2f
 8000548:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800054a:	4b1c      	ldr	r3, [pc, #112]	; (80005bc <MX_TIM2_Init+0xa4>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000550:	4b1a      	ldr	r3, [pc, #104]	; (80005bc <MX_TIM2_Init+0xa4>)
 8000552:	2201      	movs	r2, #1
 8000554:	4252      	negs	r2, r2
 8000556:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <MX_TIM2_Init+0xa4>)
 800055a:	2200      	movs	r2, #0
 800055c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800055e:	4b17      	ldr	r3, [pc, #92]	; (80005bc <MX_TIM2_Init+0xa4>)
 8000560:	2200      	movs	r2, #0
 8000562:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <MX_TIM2_Init+0xa4>)
 8000566:	0018      	movs	r0, r3
 8000568:	f001 fa1a 	bl	80019a0 <HAL_TIM_Base_Init>
 800056c:	1e03      	subs	r3, r0, #0
 800056e:	d001      	beq.n	8000574 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000570:	f000 f8e8 	bl	8000744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000574:	2108      	movs	r1, #8
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2280      	movs	r2, #128	; 0x80
 800057a:	0152      	lsls	r2, r2, #5
 800057c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800057e:	187a      	adds	r2, r7, r1
 8000580:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <MX_TIM2_Init+0xa4>)
 8000582:	0011      	movs	r1, r2
 8000584:	0018      	movs	r0, r3
 8000586:	f001 fa5b 	bl	8001a40 <HAL_TIM_ConfigClockSource>
 800058a:	1e03      	subs	r3, r0, #0
 800058c:	d001      	beq.n	8000592 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800058e:	f000 f8d9 	bl	8000744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000592:	003b      	movs	r3, r7
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000598:	003b      	movs	r3, r7
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800059e:	003a      	movs	r2, r7
 80005a0:	4b06      	ldr	r3, [pc, #24]	; (80005bc <MX_TIM2_Init+0xa4>)
 80005a2:	0011      	movs	r1, r2
 80005a4:	0018      	movs	r0, r3
 80005a6:	f001 fc39 	bl	8001e1c <HAL_TIMEx_MasterConfigSynchronization>
 80005aa:	1e03      	subs	r3, r0, #0
 80005ac:	d001      	beq.n	80005b2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80005ae:	f000 f8c9 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	46bd      	mov	sp, r7
 80005b6:	b006      	add	sp, #24
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	2000008c 	.word	0x2000008c

080005c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005c4:	4b14      	ldr	r3, [pc, #80]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005c6:	4a15      	ldr	r2, [pc, #84]	; (800061c <MX_USART1_UART_Init+0x5c>)
 80005c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 80005ca:	4b13      	ldr	r3, [pc, #76]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005cc:	4a14      	ldr	r2, [pc, #80]	; (8000620 <MX_USART1_UART_Init+0x60>)
 80005ce:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005d0:	4b11      	ldr	r3, [pc, #68]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80005d6:	4b10      	ldr	r3, [pc, #64]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005d8:	2280      	movs	r2, #128	; 0x80
 80005da:	0192      	lsls	r2, r2, #6
 80005dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005de:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005e4:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005e6:	220c      	movs	r2, #12
 80005e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f0:	4b09      	ldr	r3, [pc, #36]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <MX_USART1_UART_Init+0x58>)
 80005fe:	2200      	movs	r2, #0
 8000600:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000602:	4b05      	ldr	r3, [pc, #20]	; (8000618 <MX_USART1_UART_Init+0x58>)
 8000604:	0018      	movs	r0, r3
 8000606:	f001 fc67 	bl	8001ed8 <HAL_UART_Init>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800060e:	f000 f899 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	200000d4 	.word	0x200000d4
 800061c:	40013800 	.word	0x40013800
 8000620:	0003d090 	.word	0x0003d090

08000624 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000628:	4b15      	ldr	r3, [pc, #84]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 800062a:	4a16      	ldr	r2, [pc, #88]	; (8000684 <MX_USART2_UART_Init+0x60>)
 800062c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 800062e:	4b14      	ldr	r3, [pc, #80]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000630:	4a15      	ldr	r2, [pc, #84]	; (8000688 <MX_USART2_UART_Init+0x64>)
 8000632:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 800063c:	2280      	movs	r2, #128	; 0x80
 800063e:	0192      	lsls	r2, r2, #6
 8000640:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000648:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 800064a:	220c      	movs	r2, #12
 800064c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800064e:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000654:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 800065c:	2200      	movs	r2, #0
 800065e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000662:	2200      	movs	r2, #0
 8000664:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000666:	4806      	ldr	r0, [pc, #24]	; (8000680 <MX_USART2_UART_Init+0x5c>)
 8000668:	2300      	movs	r3, #0
 800066a:	2200      	movs	r2, #0
 800066c:	2100      	movs	r1, #0
 800066e:	f002 f891 	bl	8002794 <HAL_RS485Ex_Init>
 8000672:	1e03      	subs	r3, r0, #0
 8000674:	d001      	beq.n	800067a <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8000676:	f000 f865 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	2000015c 	.word	0x2000015c
 8000684:	40004400 	.word	0x40004400
 8000688:	0003d090 	.word	0x0003d090

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b089      	sub	sp, #36	; 0x24
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	240c      	movs	r4, #12
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0018      	movs	r0, r3
 8000698:	2314      	movs	r3, #20
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f002 f91c 	bl	80028da <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	4b26      	ldr	r3, [pc, #152]	; (800073c <MX_GPIO_Init+0xb0>)
 80006a4:	695a      	ldr	r2, [r3, #20]
 80006a6:	4b25      	ldr	r3, [pc, #148]	; (800073c <MX_GPIO_Init+0xb0>)
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	0289      	lsls	r1, r1, #10
 80006ac:	430a      	orrs	r2, r1
 80006ae:	615a      	str	r2, [r3, #20]
 80006b0:	4b22      	ldr	r3, [pc, #136]	; (800073c <MX_GPIO_Init+0xb0>)
 80006b2:	695a      	ldr	r2, [r3, #20]
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	029b      	lsls	r3, r3, #10
 80006b8:	4013      	ands	r3, r2
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	4b1f      	ldr	r3, [pc, #124]	; (800073c <MX_GPIO_Init+0xb0>)
 80006c0:	695a      	ldr	r2, [r3, #20]
 80006c2:	4b1e      	ldr	r3, [pc, #120]	; (800073c <MX_GPIO_Init+0xb0>)
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	0309      	lsls	r1, r1, #12
 80006c8:	430a      	orrs	r2, r1
 80006ca:	615a      	str	r2, [r3, #20]
 80006cc:	4b1b      	ldr	r3, [pc, #108]	; (800073c <MX_GPIO_Init+0xb0>)
 80006ce:	695a      	ldr	r2, [r3, #20]
 80006d0:	2380      	movs	r3, #128	; 0x80
 80006d2:	031b      	lsls	r3, r3, #12
 80006d4:	4013      	ands	r3, r2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80006da:	23c0      	movs	r3, #192	; 0xc0
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4818      	ldr	r0, [pc, #96]	; (8000740 <MX_GPIO_Init+0xb4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	0019      	movs	r1, r3
 80006e4:	f000 fc02 	bl	8000eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2290      	movs	r2, #144	; 0x90
 80006f2:	0352      	lsls	r2, r2, #13
 80006f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006fc:	193a      	adds	r2, r7, r4
 80006fe:	2390      	movs	r3, #144	; 0x90
 8000700:	05db      	lsls	r3, r3, #23
 8000702:	0011      	movs	r1, r2
 8000704:	0018      	movs	r0, r3
 8000706:	f000 fa81 	bl	8000c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800070a:	0021      	movs	r1, r4
 800070c:	187b      	adds	r3, r7, r1
 800070e:	22c0      	movs	r2, #192	; 0xc0
 8000710:	0092      	lsls	r2, r2, #2
 8000712:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2201      	movs	r2, #1
 8000718:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	187b      	adds	r3, r7, r1
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000720:	187b      	adds	r3, r7, r1
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000726:	187b      	adds	r3, r7, r1
 8000728:	4a05      	ldr	r2, [pc, #20]	; (8000740 <MX_GPIO_Init+0xb4>)
 800072a:	0019      	movs	r1, r3
 800072c:	0010      	movs	r0, r2
 800072e:	f000 fa6d 	bl	8000c0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b009      	add	sp, #36	; 0x24
 8000738:	bd90      	pop	{r4, r7, pc}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	40021000 	.word	0x40021000
 8000740:	48000800 	.word	0x48000800

08000744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000748:	b672      	cpsid	i
}
 800074a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074c:	e7fe      	b.n	800074c <Error_Handler+0x8>
	...

08000750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000756:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <HAL_MspInit+0x44>)
 8000758:	699a      	ldr	r2, [r3, #24]
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <HAL_MspInit+0x44>)
 800075c:	2101      	movs	r1, #1
 800075e:	430a      	orrs	r2, r1
 8000760:	619a      	str	r2, [r3, #24]
 8000762:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <HAL_MspInit+0x44>)
 8000764:	699b      	ldr	r3, [r3, #24]
 8000766:	2201      	movs	r2, #1
 8000768:	4013      	ands	r3, r2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076e:	4b09      	ldr	r3, [pc, #36]	; (8000794 <HAL_MspInit+0x44>)
 8000770:	69da      	ldr	r2, [r3, #28]
 8000772:	4b08      	ldr	r3, [pc, #32]	; (8000794 <HAL_MspInit+0x44>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	0549      	lsls	r1, r1, #21
 8000778:	430a      	orrs	r2, r1
 800077a:	61da      	str	r2, [r3, #28]
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HAL_MspInit+0x44>)
 800077e:	69da      	ldr	r2, [r3, #28]
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	055b      	lsls	r3, r3, #21
 8000784:	4013      	ands	r3, r2
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	b002      	add	sp, #8
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	40021000 	.word	0x40021000

08000798 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	2380      	movs	r3, #128	; 0x80
 80007a6:	05db      	lsls	r3, r3, #23
 80007a8:	429a      	cmp	r2, r3
 80007aa:	d10b      	bne.n	80007c4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007ac:	4b07      	ldr	r3, [pc, #28]	; (80007cc <HAL_TIM_Base_MspInit+0x34>)
 80007ae:	69da      	ldr	r2, [r3, #28]
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <HAL_TIM_Base_MspInit+0x34>)
 80007b2:	2101      	movs	r1, #1
 80007b4:	430a      	orrs	r2, r1
 80007b6:	61da      	str	r2, [r3, #28]
 80007b8:	4b04      	ldr	r3, [pc, #16]	; (80007cc <HAL_TIM_Base_MspInit+0x34>)
 80007ba:	69db      	ldr	r3, [r3, #28]
 80007bc:	2201      	movs	r2, #1
 80007be:	4013      	ands	r3, r2
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b004      	add	sp, #16
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40021000 	.word	0x40021000

080007d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b08d      	sub	sp, #52	; 0x34
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d8:	241c      	movs	r4, #28
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	0018      	movs	r0, r3
 80007de:	2314      	movs	r3, #20
 80007e0:	001a      	movs	r2, r3
 80007e2:	2100      	movs	r1, #0
 80007e4:	f002 f879 	bl	80028da <memset>
  if(huart->Instance==USART1)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a39      	ldr	r2, [pc, #228]	; (80008d4 <HAL_UART_MspInit+0x104>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d134      	bne.n	800085c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007f2:	4b39      	ldr	r3, [pc, #228]	; (80008d8 <HAL_UART_MspInit+0x108>)
 80007f4:	699a      	ldr	r2, [r3, #24]
 80007f6:	4b38      	ldr	r3, [pc, #224]	; (80008d8 <HAL_UART_MspInit+0x108>)
 80007f8:	2180      	movs	r1, #128	; 0x80
 80007fa:	01c9      	lsls	r1, r1, #7
 80007fc:	430a      	orrs	r2, r1
 80007fe:	619a      	str	r2, [r3, #24]
 8000800:	4b35      	ldr	r3, [pc, #212]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000802:	699a      	ldr	r2, [r3, #24]
 8000804:	2380      	movs	r3, #128	; 0x80
 8000806:	01db      	lsls	r3, r3, #7
 8000808:	4013      	ands	r3, r2
 800080a:	61bb      	str	r3, [r7, #24]
 800080c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800080e:	4b32      	ldr	r3, [pc, #200]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000810:	695a      	ldr	r2, [r3, #20]
 8000812:	4b31      	ldr	r3, [pc, #196]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000814:	2180      	movs	r1, #128	; 0x80
 8000816:	0289      	lsls	r1, r1, #10
 8000818:	430a      	orrs	r2, r1
 800081a:	615a      	str	r2, [r3, #20]
 800081c:	4b2e      	ldr	r3, [pc, #184]	; (80008d8 <HAL_UART_MspInit+0x108>)
 800081e:	695a      	ldr	r2, [r3, #20]
 8000820:	2380      	movs	r3, #128	; 0x80
 8000822:	029b      	lsls	r3, r3, #10
 8000824:	4013      	ands	r3, r2
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = debug_TX_Pin|debug_RX_Pin;
 800082a:	193b      	adds	r3, r7, r4
 800082c:	22c0      	movs	r2, #192	; 0xc0
 800082e:	00d2      	lsls	r2, r2, #3
 8000830:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	0021      	movs	r1, r4
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2202      	movs	r2, #2
 8000838:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2203      	movs	r2, #3
 8000844:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2201      	movs	r2, #1
 800084a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084c:	187a      	adds	r2, r7, r1
 800084e:	2390      	movs	r3, #144	; 0x90
 8000850:	05db      	lsls	r3, r3, #23
 8000852:	0011      	movs	r1, r2
 8000854:	0018      	movs	r0, r3
 8000856:	f000 f9d9 	bl	8000c0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800085a:	e037      	b.n	80008cc <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a1e      	ldr	r2, [pc, #120]	; (80008dc <HAL_UART_MspInit+0x10c>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d132      	bne.n	80008cc <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000866:	4b1c      	ldr	r3, [pc, #112]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000868:	69da      	ldr	r2, [r3, #28]
 800086a:	4b1b      	ldr	r3, [pc, #108]	; (80008d8 <HAL_UART_MspInit+0x108>)
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	0289      	lsls	r1, r1, #10
 8000870:	430a      	orrs	r2, r1
 8000872:	61da      	str	r2, [r3, #28]
 8000874:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000876:	69da      	ldr	r2, [r3, #28]
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	029b      	lsls	r3, r3, #10
 800087c:	4013      	ands	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	4b15      	ldr	r3, [pc, #84]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000884:	695a      	ldr	r2, [r3, #20]
 8000886:	4b14      	ldr	r3, [pc, #80]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000888:	2180      	movs	r1, #128	; 0x80
 800088a:	0289      	lsls	r1, r1, #10
 800088c:	430a      	orrs	r2, r1
 800088e:	615a      	str	r2, [r3, #20]
 8000890:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <HAL_UART_MspInit+0x108>)
 8000892:	695a      	ldr	r2, [r3, #20]
 8000894:	2380      	movs	r3, #128	; 0x80
 8000896:	029b      	lsls	r3, r3, #10
 8000898:	4013      	ands	r3, r2
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DMX_DE_Pin|DMX_TX_Pin|DMX_RX_Pin;
 800089e:	211c      	movs	r1, #28
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	220e      	movs	r2, #14
 80008a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2202      	movs	r2, #2
 80008aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2203      	movs	r2, #3
 80008b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2201      	movs	r2, #1
 80008bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	187a      	adds	r2, r7, r1
 80008c0:	2390      	movs	r3, #144	; 0x90
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	0011      	movs	r1, r2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 f9a0 	bl	8000c0c <HAL_GPIO_Init>
}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b00d      	add	sp, #52	; 0x34
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	40013800 	.word	0x40013800
 80008d8:	40021000 	.word	0x40021000
 80008dc:	40004400 	.word	0x40004400

080008e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <NMI_Handler+0x4>

080008e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <HardFault_Handler+0x4>

080008ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000904:	f000 f8b2 	bl	8000a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000918:	4a14      	ldr	r2, [pc, #80]	; (800096c <_sbrk+0x5c>)
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <_sbrk+0x60>)
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <_sbrk+0x64>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d102      	bne.n	8000932 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <_sbrk+0x64>)
 800092e:	4a12      	ldr	r2, [pc, #72]	; (8000978 <_sbrk+0x68>)
 8000930:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <_sbrk+0x64>)
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	18d3      	adds	r3, r2, r3
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	429a      	cmp	r2, r3
 800093e:	d207      	bcs.n	8000950 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000940:	f001 ff98 	bl	8002874 <__errno>
 8000944:	0003      	movs	r3, r0
 8000946:	220c      	movs	r2, #12
 8000948:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800094a:	2301      	movs	r3, #1
 800094c:	425b      	negs	r3, r3
 800094e:	e009      	b.n	8000964 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <_sbrk+0x64>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000956:	4b07      	ldr	r3, [pc, #28]	; (8000974 <_sbrk+0x64>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	18d2      	adds	r2, r2, r3
 800095e:	4b05      	ldr	r3, [pc, #20]	; (8000974 <_sbrk+0x64>)
 8000960:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000962:	68fb      	ldr	r3, [r7, #12]
}
 8000964:	0018      	movs	r0, r3
 8000966:	46bd      	mov	sp, r7
 8000968:	b006      	add	sp, #24
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20002000 	.word	0x20002000
 8000970:	00000400 	.word	0x00000400
 8000974:	200001e4 	.word	0x200001e4
 8000978:	20000200 	.word	0x20000200

0800097c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000988:	480d      	ldr	r0, [pc, #52]	; (80009c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800098a:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 800098c:	f7ff fff6 	bl	800097c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000990:	480c      	ldr	r0, [pc, #48]	; (80009c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000992:	490d      	ldr	r1, [pc, #52]	; (80009c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000994:	4a0d      	ldr	r2, [pc, #52]	; (80009cc <LoopForever+0xe>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000998:	e002      	b.n	80009a0 <LoopCopyDataInit>

0800099a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800099a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800099c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099e:	3304      	adds	r3, #4

080009a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a4:	d3f9      	bcc.n	800099a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a8:	4c0a      	ldr	r4, [pc, #40]	; (80009d4 <LoopForever+0x16>)
  movs r3, #0
 80009aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ac:	e001      	b.n	80009b2 <LoopFillZerobss>

080009ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b0:	3204      	adds	r2, #4

080009b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b4:	d3fb      	bcc.n	80009ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009b6:	f001 ff63 	bl	8002880 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ba:	f7ff fc3b 	bl	8000234 <main>

080009be <LoopForever>:

LoopForever:
    b LoopForever
 80009be:	e7fe      	b.n	80009be <LoopForever>
  ldr   r0, =_estack
 80009c0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80009c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009cc:	0800330c 	.word	0x0800330c
  ldr r2, =_sbss
 80009d0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009d4:	200001fc 	.word	0x200001fc

080009d8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009d8:	e7fe      	b.n	80009d8 <ADC1_COMP_IRQHandler>
	...

080009dc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e0:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <HAL_Init+0x24>)
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <HAL_Init+0x24>)
 80009e6:	2110      	movs	r1, #16
 80009e8:	430a      	orrs	r2, r1
 80009ea:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80009ec:	2000      	movs	r0, #0
 80009ee:	f000 f809 	bl	8000a04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f2:	f7ff fead 	bl	8000750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	0018      	movs	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	40022000 	.word	0x40022000

08000a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a04:	b590      	push	{r4, r7, lr}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_InitTick+0x5c>)
 8000a0e:	681c      	ldr	r4, [r3, #0]
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <HAL_InitTick+0x60>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	0019      	movs	r1, r3
 8000a16:	23fa      	movs	r3, #250	; 0xfa
 8000a18:	0098      	lsls	r0, r3, #2
 8000a1a:	f7ff fb7f 	bl	800011c <__udivsi3>
 8000a1e:	0003      	movs	r3, r0
 8000a20:	0019      	movs	r1, r3
 8000a22:	0020      	movs	r0, r4
 8000a24:	f7ff fb7a 	bl	800011c <__udivsi3>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f000 f8e1 	bl	8000bf2 <HAL_SYSTICK_Config>
 8000a30:	1e03      	subs	r3, r0, #0
 8000a32:	d001      	beq.n	8000a38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a34:	2301      	movs	r3, #1
 8000a36:	e00f      	b.n	8000a58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b03      	cmp	r3, #3
 8000a3c:	d80b      	bhi.n	8000a56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	2301      	movs	r3, #1
 8000a42:	425b      	negs	r3, r3
 8000a44:	2200      	movs	r2, #0
 8000a46:	0018      	movs	r0, r3
 8000a48:	f000 f8be 	bl	8000bc8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <HAL_InitTick+0x64>)
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a52:	2300      	movs	r3, #0
 8000a54:	e000      	b.n	8000a58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
}
 8000a58:	0018      	movs	r0, r3
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b003      	add	sp, #12
 8000a5e:	bd90      	pop	{r4, r7, pc}
 8000a60:	20000000 	.word	0x20000000
 8000a64:	20000008 	.word	0x20000008
 8000a68:	20000004 	.word	0x20000004

08000a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a70:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <HAL_IncTick+0x1c>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	001a      	movs	r2, r3
 8000a76:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_IncTick+0x20>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	18d2      	adds	r2, r2, r3
 8000a7c:	4b03      	ldr	r3, [pc, #12]	; (8000a8c <HAL_IncTick+0x20>)
 8000a7e:	601a      	str	r2, [r3, #0]
}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	20000008 	.word	0x20000008
 8000a8c:	200001e8 	.word	0x200001e8

08000a90 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  return uwTick;
 8000a94:	4b02      	ldr	r3, [pc, #8]	; (8000aa0 <HAL_GetTick+0x10>)
 8000a96:	681b      	ldr	r3, [r3, #0]
}
 8000a98:	0018      	movs	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	200001e8 	.word	0x200001e8

08000aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	0002      	movs	r2, r0
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ab2:	1dfb      	adds	r3, r7, #7
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ab8:	d828      	bhi.n	8000b0c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aba:	4a2f      	ldr	r2, [pc, #188]	; (8000b78 <__NVIC_SetPriority+0xd4>)
 8000abc:	1dfb      	adds	r3, r7, #7
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b25b      	sxtb	r3, r3
 8000ac2:	089b      	lsrs	r3, r3, #2
 8000ac4:	33c0      	adds	r3, #192	; 0xc0
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	589b      	ldr	r3, [r3, r2]
 8000aca:	1dfa      	adds	r2, r7, #7
 8000acc:	7812      	ldrb	r2, [r2, #0]
 8000ace:	0011      	movs	r1, r2
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	400a      	ands	r2, r1
 8000ad4:	00d2      	lsls	r2, r2, #3
 8000ad6:	21ff      	movs	r1, #255	; 0xff
 8000ad8:	4091      	lsls	r1, r2
 8000ada:	000a      	movs	r2, r1
 8000adc:	43d2      	mvns	r2, r2
 8000ade:	401a      	ands	r2, r3
 8000ae0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	019b      	lsls	r3, r3, #6
 8000ae6:	22ff      	movs	r2, #255	; 0xff
 8000ae8:	401a      	ands	r2, r3
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	0018      	movs	r0, r3
 8000af0:	2303      	movs	r3, #3
 8000af2:	4003      	ands	r3, r0
 8000af4:	00db      	lsls	r3, r3, #3
 8000af6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af8:	481f      	ldr	r0, [pc, #124]	; (8000b78 <__NVIC_SetPriority+0xd4>)
 8000afa:	1dfb      	adds	r3, r7, #7
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	b25b      	sxtb	r3, r3
 8000b00:	089b      	lsrs	r3, r3, #2
 8000b02:	430a      	orrs	r2, r1
 8000b04:	33c0      	adds	r3, #192	; 0xc0
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b0a:	e031      	b.n	8000b70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b0c:	4a1b      	ldr	r2, [pc, #108]	; (8000b7c <__NVIC_SetPriority+0xd8>)
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	0019      	movs	r1, r3
 8000b14:	230f      	movs	r3, #15
 8000b16:	400b      	ands	r3, r1
 8000b18:	3b08      	subs	r3, #8
 8000b1a:	089b      	lsrs	r3, r3, #2
 8000b1c:	3306      	adds	r3, #6
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	18d3      	adds	r3, r2, r3
 8000b22:	3304      	adds	r3, #4
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	1dfa      	adds	r2, r7, #7
 8000b28:	7812      	ldrb	r2, [r2, #0]
 8000b2a:	0011      	movs	r1, r2
 8000b2c:	2203      	movs	r2, #3
 8000b2e:	400a      	ands	r2, r1
 8000b30:	00d2      	lsls	r2, r2, #3
 8000b32:	21ff      	movs	r1, #255	; 0xff
 8000b34:	4091      	lsls	r1, r2
 8000b36:	000a      	movs	r2, r1
 8000b38:	43d2      	mvns	r2, r2
 8000b3a:	401a      	ands	r2, r3
 8000b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	019b      	lsls	r3, r3, #6
 8000b42:	22ff      	movs	r2, #255	; 0xff
 8000b44:	401a      	ands	r2, r3
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	4003      	ands	r3, r0
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b54:	4809      	ldr	r0, [pc, #36]	; (8000b7c <__NVIC_SetPriority+0xd8>)
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	001c      	movs	r4, r3
 8000b5c:	230f      	movs	r3, #15
 8000b5e:	4023      	ands	r3, r4
 8000b60:	3b08      	subs	r3, #8
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	430a      	orrs	r2, r1
 8000b66:	3306      	adds	r3, #6
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	18c3      	adds	r3, r0, r3
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	601a      	str	r2, [r3, #0]
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b003      	add	sp, #12
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	e000e100 	.word	0xe000e100
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	1e5a      	subs	r2, r3, #1
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	045b      	lsls	r3, r3, #17
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d301      	bcc.n	8000b98 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b94:	2301      	movs	r3, #1
 8000b96:	e010      	b.n	8000bba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b98:	4b0a      	ldr	r3, [pc, #40]	; (8000bc4 <SysTick_Config+0x44>)
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	3a01      	subs	r2, #1
 8000b9e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	425b      	negs	r3, r3
 8000ba4:	2103      	movs	r1, #3
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f7ff ff7c 	bl	8000aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bac:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <SysTick_Config+0x44>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bb2:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <SysTick_Config+0x44>)
 8000bb4:	2207      	movs	r2, #7
 8000bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	0018      	movs	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b002      	add	sp, #8
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	e000e010 	.word	0xe000e010

08000bc8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
 8000bd2:	210f      	movs	r1, #15
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	1c02      	adds	r2, r0, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bda:	68ba      	ldr	r2, [r7, #8]
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	b25b      	sxtb	r3, r3
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f7ff ff5d 	bl	8000aa4 <__NVIC_SetPriority>
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b004      	add	sp, #16
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b082      	sub	sp, #8
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f7ff ffbf 	bl	8000b80 <SysTick_Config>
 8000c02:	0003      	movs	r3, r0
}
 8000c04:	0018      	movs	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b002      	add	sp, #8
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1a:	e14f      	b.n	8000ebc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2101      	movs	r1, #1
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	4091      	lsls	r1, r2
 8000c26:	000a      	movs	r2, r1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d100      	bne.n	8000c34 <HAL_GPIO_Init+0x28>
 8000c32:	e140      	b.n	8000eb6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d005      	beq.n	8000c4c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2203      	movs	r2, #3
 8000c46:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d130      	bne.n	8000cae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2203      	movs	r2, #3
 8000c58:	409a      	lsls	r2, r3
 8000c5a:	0013      	movs	r3, r2
 8000c5c:	43da      	mvns	r2, r3
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	4013      	ands	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	409a      	lsls	r2, r3
 8000c6e:	0013      	movs	r3, r2
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c82:	2201      	movs	r2, #1
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	409a      	lsls	r2, r3
 8000c88:	0013      	movs	r3, r2
 8000c8a:	43da      	mvns	r2, r3
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	091b      	lsrs	r3, r3, #4
 8000c98:	2201      	movs	r2, #1
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	409a      	lsls	r2, r3
 8000ca0:	0013      	movs	r3, r2
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	d017      	beq.n	8000cea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	68db      	ldr	r3, [r3, #12]
 8000cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	2203      	movs	r2, #3
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	0013      	movs	r3, r2
 8000cca:	43da      	mvns	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	689a      	ldr	r2, [r3, #8]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	409a      	lsls	r2, r3
 8000cdc:	0013      	movs	r3, r2
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2203      	movs	r2, #3
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	d123      	bne.n	8000d3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	08da      	lsrs	r2, r3, #3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3208      	adds	r2, #8
 8000cfe:	0092      	lsls	r2, r2, #2
 8000d00:	58d3      	ldr	r3, [r2, r3]
 8000d02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	2207      	movs	r2, #7
 8000d08:	4013      	ands	r3, r2
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	220f      	movs	r2, #15
 8000d0e:	409a      	lsls	r2, r3
 8000d10:	0013      	movs	r3, r2
 8000d12:	43da      	mvns	r2, r3
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	4013      	ands	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	691a      	ldr	r2, [r3, #16]
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2107      	movs	r1, #7
 8000d22:	400b      	ands	r3, r1
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	08da      	lsrs	r2, r3, #3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3208      	adds	r2, #8
 8000d38:	0092      	lsls	r2, r2, #2
 8000d3a:	6939      	ldr	r1, [r7, #16]
 8000d3c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	2203      	movs	r2, #3
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	0013      	movs	r3, r2
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	4013      	ands	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2203      	movs	r2, #3
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	409a      	lsls	r2, r3
 8000d64:	0013      	movs	r3, r2
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	23c0      	movs	r3, #192	; 0xc0
 8000d78:	029b      	lsls	r3, r3, #10
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	d100      	bne.n	8000d80 <HAL_GPIO_Init+0x174>
 8000d7e:	e09a      	b.n	8000eb6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d80:	4b54      	ldr	r3, [pc, #336]	; (8000ed4 <HAL_GPIO_Init+0x2c8>)
 8000d82:	699a      	ldr	r2, [r3, #24]
 8000d84:	4b53      	ldr	r3, [pc, #332]	; (8000ed4 <HAL_GPIO_Init+0x2c8>)
 8000d86:	2101      	movs	r1, #1
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	619a      	str	r2, [r3, #24]
 8000d8c:	4b51      	ldr	r3, [pc, #324]	; (8000ed4 <HAL_GPIO_Init+0x2c8>)
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	2201      	movs	r2, #1
 8000d92:	4013      	ands	r3, r2
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d98:	4a4f      	ldr	r2, [pc, #316]	; (8000ed8 <HAL_GPIO_Init+0x2cc>)
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	089b      	lsrs	r3, r3, #2
 8000d9e:	3302      	adds	r3, #2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	589b      	ldr	r3, [r3, r2]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	2203      	movs	r2, #3
 8000daa:	4013      	ands	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	220f      	movs	r2, #15
 8000db0:	409a      	lsls	r2, r3
 8000db2:	0013      	movs	r3, r2
 8000db4:	43da      	mvns	r2, r3
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	4013      	ands	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	2390      	movs	r3, #144	; 0x90
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d013      	beq.n	8000dee <HAL_GPIO_Init+0x1e2>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a44      	ldr	r2, [pc, #272]	; (8000edc <HAL_GPIO_Init+0x2d0>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d00d      	beq.n	8000dea <HAL_GPIO_Init+0x1de>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a43      	ldr	r2, [pc, #268]	; (8000ee0 <HAL_GPIO_Init+0x2d4>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d007      	beq.n	8000de6 <HAL_GPIO_Init+0x1da>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a42      	ldr	r2, [pc, #264]	; (8000ee4 <HAL_GPIO_Init+0x2d8>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d101      	bne.n	8000de2 <HAL_GPIO_Init+0x1d6>
 8000dde:	2303      	movs	r3, #3
 8000de0:	e006      	b.n	8000df0 <HAL_GPIO_Init+0x1e4>
 8000de2:	2305      	movs	r3, #5
 8000de4:	e004      	b.n	8000df0 <HAL_GPIO_Init+0x1e4>
 8000de6:	2302      	movs	r3, #2
 8000de8:	e002      	b.n	8000df0 <HAL_GPIO_Init+0x1e4>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_GPIO_Init+0x1e4>
 8000dee:	2300      	movs	r3, #0
 8000df0:	697a      	ldr	r2, [r7, #20]
 8000df2:	2103      	movs	r1, #3
 8000df4:	400a      	ands	r2, r1
 8000df6:	0092      	lsls	r2, r2, #2
 8000df8:	4093      	lsls	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e00:	4935      	ldr	r1, [pc, #212]	; (8000ed8 <HAL_GPIO_Init+0x2cc>)
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	089b      	lsrs	r3, r3, #2
 8000e06:	3302      	adds	r3, #2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e0e:	4b36      	ldr	r3, [pc, #216]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	43da      	mvns	r2, r3
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	035b      	lsls	r3, r3, #13
 8000e26:	4013      	ands	r3, r2
 8000e28:	d003      	beq.n	8000e32 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e32:	4b2d      	ldr	r3, [pc, #180]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e38:	4b2b      	ldr	r3, [pc, #172]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	43da      	mvns	r2, r3
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685a      	ldr	r2, [r3, #4]
 8000e4c:	2380      	movs	r3, #128	; 0x80
 8000e4e:	039b      	lsls	r3, r3, #14
 8000e50:	4013      	ands	r3, r2
 8000e52:	d003      	beq.n	8000e5c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e5c:	4b22      	ldr	r3, [pc, #136]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000e62:	4b21      	ldr	r3, [pc, #132]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	43da      	mvns	r2, r3
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	685a      	ldr	r2, [r3, #4]
 8000e76:	2380      	movs	r3, #128	; 0x80
 8000e78:	029b      	lsls	r3, r3, #10
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	d003      	beq.n	8000e86 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e86:	4b18      	ldr	r3, [pc, #96]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000e8c:	4b16      	ldr	r3, [pc, #88]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	43da      	mvns	r2, r3
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685a      	ldr	r2, [r3, #4]
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	025b      	lsls	r3, r3, #9
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d003      	beq.n	8000eb0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000eb0:	4b0d      	ldr	r3, [pc, #52]	; (8000ee8 <HAL_GPIO_Init+0x2dc>)
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	40da      	lsrs	r2, r3
 8000ec4:	1e13      	subs	r3, r2, #0
 8000ec6:	d000      	beq.n	8000eca <HAL_GPIO_Init+0x2be>
 8000ec8:	e6a8      	b.n	8000c1c <HAL_GPIO_Init+0x10>
  } 
}
 8000eca:	46c0      	nop			; (mov r8, r8)
 8000ecc:	46c0      	nop			; (mov r8, r8)
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b006      	add	sp, #24
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010000 	.word	0x40010000
 8000edc:	48000400 	.word	0x48000400
 8000ee0:	48000800 	.word	0x48000800
 8000ee4:	48000c00 	.word	0x48000c00
 8000ee8:	40010400 	.word	0x40010400

08000eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	0008      	movs	r0, r1
 8000ef6:	0011      	movs	r1, r2
 8000ef8:	1cbb      	adds	r3, r7, #2
 8000efa:	1c02      	adds	r2, r0, #0
 8000efc:	801a      	strh	r2, [r3, #0]
 8000efe:	1c7b      	adds	r3, r7, #1
 8000f00:	1c0a      	adds	r2, r1, #0
 8000f02:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f04:	1c7b      	adds	r3, r7, #1
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d004      	beq.n	8000f16 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f0c:	1cbb      	adds	r3, r7, #2
 8000f0e:	881a      	ldrh	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f14:	e003      	b.n	8000f1e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f16:	1cbb      	adds	r3, r7, #2
 8000f18:	881a      	ldrh	r2, [r3, #0]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b002      	add	sp, #8
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d101      	bne.n	8000f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	e301      	b.n	800153e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2201      	movs	r2, #1
 8000f40:	4013      	ands	r3, r2
 8000f42:	d100      	bne.n	8000f46 <HAL_RCC_OscConfig+0x1e>
 8000f44:	e08d      	b.n	8001062 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f46:	4bc3      	ldr	r3, [pc, #780]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	220c      	movs	r2, #12
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	d00e      	beq.n	8000f70 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f52:	4bc0      	ldr	r3, [pc, #768]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	220c      	movs	r2, #12
 8000f58:	4013      	ands	r3, r2
 8000f5a:	2b08      	cmp	r3, #8
 8000f5c:	d116      	bne.n	8000f8c <HAL_RCC_OscConfig+0x64>
 8000f5e:	4bbd      	ldr	r3, [pc, #756]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	2380      	movs	r3, #128	; 0x80
 8000f64:	025b      	lsls	r3, r3, #9
 8000f66:	401a      	ands	r2, r3
 8000f68:	2380      	movs	r3, #128	; 0x80
 8000f6a:	025b      	lsls	r3, r3, #9
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d10d      	bne.n	8000f8c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f70:	4bb8      	ldr	r3, [pc, #736]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	029b      	lsls	r3, r3, #10
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d100      	bne.n	8000f7e <HAL_RCC_OscConfig+0x56>
 8000f7c:	e070      	b.n	8001060 <HAL_RCC_OscConfig+0x138>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d000      	beq.n	8000f88 <HAL_RCC_OscConfig+0x60>
 8000f86:	e06b      	b.n	8001060 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e2d8      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d107      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x7c>
 8000f94:	4baf      	ldr	r3, [pc, #700]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4bae      	ldr	r3, [pc, #696]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	0249      	lsls	r1, r1, #9
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	e02f      	b.n	8001004 <HAL_RCC_OscConfig+0xdc>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10c      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x9e>
 8000fac:	4ba9      	ldr	r3, [pc, #676]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4ba8      	ldr	r3, [pc, #672]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fb2:	49a9      	ldr	r1, [pc, #676]	; (8001258 <HAL_RCC_OscConfig+0x330>)
 8000fb4:	400a      	ands	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	4ba6      	ldr	r3, [pc, #664]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4ba5      	ldr	r3, [pc, #660]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	49a7      	ldr	r1, [pc, #668]	; (800125c <HAL_RCC_OscConfig+0x334>)
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	e01e      	b.n	8001004 <HAL_RCC_OscConfig+0xdc>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	2b05      	cmp	r3, #5
 8000fcc:	d10e      	bne.n	8000fec <HAL_RCC_OscConfig+0xc4>
 8000fce:	4ba1      	ldr	r3, [pc, #644]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4ba0      	ldr	r3, [pc, #640]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fd4:	2180      	movs	r1, #128	; 0x80
 8000fd6:	02c9      	lsls	r1, r1, #11
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	4b9d      	ldr	r3, [pc, #628]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b9c      	ldr	r3, [pc, #624]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fe2:	2180      	movs	r1, #128	; 0x80
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	e00b      	b.n	8001004 <HAL_RCC_OscConfig+0xdc>
 8000fec:	4b99      	ldr	r3, [pc, #612]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b98      	ldr	r3, [pc, #608]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000ff2:	4999      	ldr	r1, [pc, #612]	; (8001258 <HAL_RCC_OscConfig+0x330>)
 8000ff4:	400a      	ands	r2, r1
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	4b96      	ldr	r3, [pc, #600]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b95      	ldr	r3, [pc, #596]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8000ffe:	4997      	ldr	r1, [pc, #604]	; (800125c <HAL_RCC_OscConfig+0x334>)
 8001000:	400a      	ands	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d014      	beq.n	8001036 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100c:	f7ff fd40 	bl	8000a90 <HAL_GetTick>
 8001010:	0003      	movs	r3, r0
 8001012:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001016:	f7ff fd3b 	bl	8000a90 <HAL_GetTick>
 800101a:	0002      	movs	r2, r0
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b64      	cmp	r3, #100	; 0x64
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e28a      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001028:	4b8a      	ldr	r3, [pc, #552]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2380      	movs	r3, #128	; 0x80
 800102e:	029b      	lsls	r3, r3, #10
 8001030:	4013      	ands	r3, r2
 8001032:	d0f0      	beq.n	8001016 <HAL_RCC_OscConfig+0xee>
 8001034:	e015      	b.n	8001062 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001036:	f7ff fd2b 	bl	8000a90 <HAL_GetTick>
 800103a:	0003      	movs	r3, r0
 800103c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103e:	e008      	b.n	8001052 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001040:	f7ff fd26 	bl	8000a90 <HAL_GetTick>
 8001044:	0002      	movs	r2, r0
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b64      	cmp	r3, #100	; 0x64
 800104c:	d901      	bls.n	8001052 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e275      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001052:	4b80      	ldr	r3, [pc, #512]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	029b      	lsls	r3, r3, #10
 800105a:	4013      	ands	r3, r2
 800105c:	d1f0      	bne.n	8001040 <HAL_RCC_OscConfig+0x118>
 800105e:	e000      	b.n	8001062 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001060:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2202      	movs	r2, #2
 8001068:	4013      	ands	r3, r2
 800106a:	d100      	bne.n	800106e <HAL_RCC_OscConfig+0x146>
 800106c:	e069      	b.n	8001142 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800106e:	4b79      	ldr	r3, [pc, #484]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	220c      	movs	r2, #12
 8001074:	4013      	ands	r3, r2
 8001076:	d00b      	beq.n	8001090 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001078:	4b76      	ldr	r3, [pc, #472]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	220c      	movs	r2, #12
 800107e:	4013      	ands	r3, r2
 8001080:	2b08      	cmp	r3, #8
 8001082:	d11c      	bne.n	80010be <HAL_RCC_OscConfig+0x196>
 8001084:	4b73      	ldr	r3, [pc, #460]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	025b      	lsls	r3, r3, #9
 800108c:	4013      	ands	r3, r2
 800108e:	d116      	bne.n	80010be <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001090:	4b70      	ldr	r3, [pc, #448]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2202      	movs	r2, #2
 8001096:	4013      	ands	r3, r2
 8001098:	d005      	beq.n	80010a6 <HAL_RCC_OscConfig+0x17e>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d001      	beq.n	80010a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e24b      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010a6:	4b6b      	ldr	r3, [pc, #428]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	22f8      	movs	r2, #248	; 0xf8
 80010ac:	4393      	bics	r3, r2
 80010ae:	0019      	movs	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	691b      	ldr	r3, [r3, #16]
 80010b4:	00da      	lsls	r2, r3, #3
 80010b6:	4b67      	ldr	r3, [pc, #412]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80010b8:	430a      	orrs	r2, r1
 80010ba:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010bc:	e041      	b.n	8001142 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d024      	beq.n	8001110 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010c6:	4b63      	ldr	r3, [pc, #396]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	4b62      	ldr	r3, [pc, #392]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80010cc:	2101      	movs	r1, #1
 80010ce:	430a      	orrs	r2, r1
 80010d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d2:	f7ff fcdd 	bl	8000a90 <HAL_GetTick>
 80010d6:	0003      	movs	r3, r0
 80010d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010dc:	f7ff fcd8 	bl	8000a90 <HAL_GetTick>
 80010e0:	0002      	movs	r2, r0
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e227      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ee:	4b59      	ldr	r3, [pc, #356]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2202      	movs	r2, #2
 80010f4:	4013      	ands	r3, r2
 80010f6:	d0f1      	beq.n	80010dc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f8:	4b56      	ldr	r3, [pc, #344]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	22f8      	movs	r2, #248	; 0xf8
 80010fe:	4393      	bics	r3, r2
 8001100:	0019      	movs	r1, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	00da      	lsls	r2, r3, #3
 8001108:	4b52      	ldr	r3, [pc, #328]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800110a:	430a      	orrs	r2, r1
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	e018      	b.n	8001142 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001110:	4b50      	ldr	r3, [pc, #320]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b4f      	ldr	r3, [pc, #316]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001116:	2101      	movs	r1, #1
 8001118:	438a      	bics	r2, r1
 800111a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111c:	f7ff fcb8 	bl	8000a90 <HAL_GetTick>
 8001120:	0003      	movs	r3, r0
 8001122:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001126:	f7ff fcb3 	bl	8000a90 <HAL_GetTick>
 800112a:	0002      	movs	r2, r0
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e202      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001138:	4b46      	ldr	r3, [pc, #280]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2202      	movs	r2, #2
 800113e:	4013      	ands	r3, r2
 8001140:	d1f1      	bne.n	8001126 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2208      	movs	r2, #8
 8001148:	4013      	ands	r3, r2
 800114a:	d036      	beq.n	80011ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d019      	beq.n	8001188 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001154:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001156:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001158:	4b3e      	ldr	r3, [pc, #248]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800115a:	2101      	movs	r1, #1
 800115c:	430a      	orrs	r2, r1
 800115e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001160:	f7ff fc96 	bl	8000a90 <HAL_GetTick>
 8001164:	0003      	movs	r3, r0
 8001166:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800116a:	f7ff fc91 	bl	8000a90 <HAL_GetTick>
 800116e:	0002      	movs	r2, r0
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e1e0      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117c:	4b35      	ldr	r3, [pc, #212]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800117e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001180:	2202      	movs	r2, #2
 8001182:	4013      	ands	r3, r2
 8001184:	d0f1      	beq.n	800116a <HAL_RCC_OscConfig+0x242>
 8001186:	e018      	b.n	80011ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001188:	4b32      	ldr	r3, [pc, #200]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800118a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800118c:	4b31      	ldr	r3, [pc, #196]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800118e:	2101      	movs	r1, #1
 8001190:	438a      	bics	r2, r1
 8001192:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001194:	f7ff fc7c 	bl	8000a90 <HAL_GetTick>
 8001198:	0003      	movs	r3, r0
 800119a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800119c:	e008      	b.n	80011b0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800119e:	f7ff fc77 	bl	8000a90 <HAL_GetTick>
 80011a2:	0002      	movs	r2, r0
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e1c6      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b0:	4b28      	ldr	r3, [pc, #160]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80011b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b4:	2202      	movs	r2, #2
 80011b6:	4013      	ands	r3, r2
 80011b8:	d1f1      	bne.n	800119e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2204      	movs	r2, #4
 80011c0:	4013      	ands	r3, r2
 80011c2:	d100      	bne.n	80011c6 <HAL_RCC_OscConfig+0x29e>
 80011c4:	e0b4      	b.n	8001330 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011c6:	201f      	movs	r0, #31
 80011c8:	183b      	adds	r3, r7, r0
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ce:	4b21      	ldr	r3, [pc, #132]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80011d0:	69da      	ldr	r2, [r3, #28]
 80011d2:	2380      	movs	r3, #128	; 0x80
 80011d4:	055b      	lsls	r3, r3, #21
 80011d6:	4013      	ands	r3, r2
 80011d8:	d110      	bne.n	80011fc <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	69da      	ldr	r2, [r3, #28]
 80011de:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80011e0:	2180      	movs	r1, #128	; 0x80
 80011e2:	0549      	lsls	r1, r1, #21
 80011e4:	430a      	orrs	r2, r1
 80011e6:	61da      	str	r2, [r3, #28]
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 80011ea:	69da      	ldr	r2, [r3, #28]
 80011ec:	2380      	movs	r3, #128	; 0x80
 80011ee:	055b      	lsls	r3, r3, #21
 80011f0:	4013      	ands	r3, r2
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80011f6:	183b      	adds	r3, r7, r0
 80011f8:	2201      	movs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011fc:	4b18      	ldr	r3, [pc, #96]	; (8001260 <HAL_RCC_OscConfig+0x338>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4013      	ands	r3, r2
 8001206:	d11a      	bne.n	800123e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001208:	4b15      	ldr	r3, [pc, #84]	; (8001260 <HAL_RCC_OscConfig+0x338>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b14      	ldr	r3, [pc, #80]	; (8001260 <HAL_RCC_OscConfig+0x338>)
 800120e:	2180      	movs	r1, #128	; 0x80
 8001210:	0049      	lsls	r1, r1, #1
 8001212:	430a      	orrs	r2, r1
 8001214:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001216:	f7ff fc3b 	bl	8000a90 <HAL_GetTick>
 800121a:	0003      	movs	r3, r0
 800121c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001220:	f7ff fc36 	bl	8000a90 <HAL_GetTick>
 8001224:	0002      	movs	r2, r0
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b64      	cmp	r3, #100	; 0x64
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e185      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <HAL_RCC_OscConfig+0x338>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	4013      	ands	r3, r2
 800123c:	d0f0      	beq.n	8001220 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d10e      	bne.n	8001264 <HAL_RCC_OscConfig+0x33c>
 8001246:	4b03      	ldr	r3, [pc, #12]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 8001248:	6a1a      	ldr	r2, [r3, #32]
 800124a:	4b02      	ldr	r3, [pc, #8]	; (8001254 <HAL_RCC_OscConfig+0x32c>)
 800124c:	2101      	movs	r1, #1
 800124e:	430a      	orrs	r2, r1
 8001250:	621a      	str	r2, [r3, #32]
 8001252:	e035      	b.n	80012c0 <HAL_RCC_OscConfig+0x398>
 8001254:	40021000 	.word	0x40021000
 8001258:	fffeffff 	.word	0xfffeffff
 800125c:	fffbffff 	.word	0xfffbffff
 8001260:	40007000 	.word	0x40007000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10c      	bne.n	8001286 <HAL_RCC_OscConfig+0x35e>
 800126c:	4bb6      	ldr	r3, [pc, #728]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800126e:	6a1a      	ldr	r2, [r3, #32]
 8001270:	4bb5      	ldr	r3, [pc, #724]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001272:	2101      	movs	r1, #1
 8001274:	438a      	bics	r2, r1
 8001276:	621a      	str	r2, [r3, #32]
 8001278:	4bb3      	ldr	r3, [pc, #716]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800127a:	6a1a      	ldr	r2, [r3, #32]
 800127c:	4bb2      	ldr	r3, [pc, #712]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800127e:	2104      	movs	r1, #4
 8001280:	438a      	bics	r2, r1
 8001282:	621a      	str	r2, [r3, #32]
 8001284:	e01c      	b.n	80012c0 <HAL_RCC_OscConfig+0x398>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	2b05      	cmp	r3, #5
 800128c:	d10c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x380>
 800128e:	4bae      	ldr	r3, [pc, #696]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001290:	6a1a      	ldr	r2, [r3, #32]
 8001292:	4bad      	ldr	r3, [pc, #692]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001294:	2104      	movs	r1, #4
 8001296:	430a      	orrs	r2, r1
 8001298:	621a      	str	r2, [r3, #32]
 800129a:	4bab      	ldr	r3, [pc, #684]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800129c:	6a1a      	ldr	r2, [r3, #32]
 800129e:	4baa      	ldr	r3, [pc, #680]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80012a0:	2101      	movs	r1, #1
 80012a2:	430a      	orrs	r2, r1
 80012a4:	621a      	str	r2, [r3, #32]
 80012a6:	e00b      	b.n	80012c0 <HAL_RCC_OscConfig+0x398>
 80012a8:	4ba7      	ldr	r3, [pc, #668]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80012aa:	6a1a      	ldr	r2, [r3, #32]
 80012ac:	4ba6      	ldr	r3, [pc, #664]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80012ae:	2101      	movs	r1, #1
 80012b0:	438a      	bics	r2, r1
 80012b2:	621a      	str	r2, [r3, #32]
 80012b4:	4ba4      	ldr	r3, [pc, #656]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80012b6:	6a1a      	ldr	r2, [r3, #32]
 80012b8:	4ba3      	ldr	r3, [pc, #652]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80012ba:	2104      	movs	r1, #4
 80012bc:	438a      	bics	r2, r1
 80012be:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d014      	beq.n	80012f2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012c8:	f7ff fbe2 	bl	8000a90 <HAL_GetTick>
 80012cc:	0003      	movs	r3, r0
 80012ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012d0:	e009      	b.n	80012e6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012d2:	f7ff fbdd 	bl	8000a90 <HAL_GetTick>
 80012d6:	0002      	movs	r2, r0
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	4a9b      	ldr	r2, [pc, #620]	; (800154c <HAL_RCC_OscConfig+0x624>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e12b      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e6:	4b98      	ldr	r3, [pc, #608]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80012e8:	6a1b      	ldr	r3, [r3, #32]
 80012ea:	2202      	movs	r2, #2
 80012ec:	4013      	ands	r3, r2
 80012ee:	d0f0      	beq.n	80012d2 <HAL_RCC_OscConfig+0x3aa>
 80012f0:	e013      	b.n	800131a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f2:	f7ff fbcd 	bl	8000a90 <HAL_GetTick>
 80012f6:	0003      	movs	r3, r0
 80012f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012fa:	e009      	b.n	8001310 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012fc:	f7ff fbc8 	bl	8000a90 <HAL_GetTick>
 8001300:	0002      	movs	r2, r0
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	4a91      	ldr	r2, [pc, #580]	; (800154c <HAL_RCC_OscConfig+0x624>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e116      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001310:	4b8d      	ldr	r3, [pc, #564]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	2202      	movs	r2, #2
 8001316:	4013      	ands	r3, r2
 8001318:	d1f0      	bne.n	80012fc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800131a:	231f      	movs	r3, #31
 800131c:	18fb      	adds	r3, r7, r3
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d105      	bne.n	8001330 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001324:	4b88      	ldr	r3, [pc, #544]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001326:	69da      	ldr	r2, [r3, #28]
 8001328:	4b87      	ldr	r3, [pc, #540]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800132a:	4989      	ldr	r1, [pc, #548]	; (8001550 <HAL_RCC_OscConfig+0x628>)
 800132c:	400a      	ands	r2, r1
 800132e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2210      	movs	r2, #16
 8001336:	4013      	ands	r3, r2
 8001338:	d063      	beq.n	8001402 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d12a      	bne.n	8001398 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001342:	4b81      	ldr	r3, [pc, #516]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001346:	4b80      	ldr	r3, [pc, #512]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001348:	2104      	movs	r1, #4
 800134a:	430a      	orrs	r2, r1
 800134c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800134e:	4b7e      	ldr	r3, [pc, #504]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001350:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001352:	4b7d      	ldr	r3, [pc, #500]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001354:	2101      	movs	r1, #1
 8001356:	430a      	orrs	r2, r1
 8001358:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135a:	f7ff fb99 	bl	8000a90 <HAL_GetTick>
 800135e:	0003      	movs	r3, r0
 8001360:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001364:	f7ff fb94 	bl	8000a90 <HAL_GetTick>
 8001368:	0002      	movs	r2, r0
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e0e3      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001376:	4b74      	ldr	r3, [pc, #464]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800137a:	2202      	movs	r2, #2
 800137c:	4013      	ands	r3, r2
 800137e:	d0f1      	beq.n	8001364 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001380:	4b71      	ldr	r3, [pc, #452]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001384:	22f8      	movs	r2, #248	; 0xf8
 8001386:	4393      	bics	r3, r2
 8001388:	0019      	movs	r1, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	00da      	lsls	r2, r3, #3
 8001390:	4b6d      	ldr	r3, [pc, #436]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001392:	430a      	orrs	r2, r1
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
 8001396:	e034      	b.n	8001402 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	3305      	adds	r3, #5
 800139e:	d111      	bne.n	80013c4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013a0:	4b69      	ldr	r3, [pc, #420]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013a4:	4b68      	ldr	r3, [pc, #416]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013a6:	2104      	movs	r1, #4
 80013a8:	438a      	bics	r2, r1
 80013aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013ac:	4b66      	ldr	r3, [pc, #408]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013b0:	22f8      	movs	r2, #248	; 0xf8
 80013b2:	4393      	bics	r3, r2
 80013b4:	0019      	movs	r1, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	00da      	lsls	r2, r3, #3
 80013bc:	4b62      	ldr	r3, [pc, #392]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013be:	430a      	orrs	r2, r1
 80013c0:	635a      	str	r2, [r3, #52]	; 0x34
 80013c2:	e01e      	b.n	8001402 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013c4:	4b60      	ldr	r3, [pc, #384]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013c8:	4b5f      	ldr	r3, [pc, #380]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013ca:	2104      	movs	r1, #4
 80013cc:	430a      	orrs	r2, r1
 80013ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80013d0:	4b5d      	ldr	r3, [pc, #372]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013d4:	4b5c      	ldr	r3, [pc, #368]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013d6:	2101      	movs	r1, #1
 80013d8:	438a      	bics	r2, r1
 80013da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013dc:	f7ff fb58 	bl	8000a90 <HAL_GetTick>
 80013e0:	0003      	movs	r3, r0
 80013e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013e6:	f7ff fb53 	bl	8000a90 <HAL_GetTick>
 80013ea:	0002      	movs	r2, r0
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e0a2      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013f8:	4b53      	ldr	r3, [pc, #332]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80013fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013fc:	2202      	movs	r2, #2
 80013fe:	4013      	ands	r3, r2
 8001400:	d1f1      	bne.n	80013e6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a1b      	ldr	r3, [r3, #32]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d100      	bne.n	800140c <HAL_RCC_OscConfig+0x4e4>
 800140a:	e097      	b.n	800153c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800140c:	4b4e      	ldr	r3, [pc, #312]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	220c      	movs	r2, #12
 8001412:	4013      	ands	r3, r2
 8001414:	2b08      	cmp	r3, #8
 8001416:	d100      	bne.n	800141a <HAL_RCC_OscConfig+0x4f2>
 8001418:	e06b      	b.n	80014f2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	2b02      	cmp	r3, #2
 8001420:	d14c      	bne.n	80014bc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001422:	4b49      	ldr	r3, [pc, #292]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	4b48      	ldr	r3, [pc, #288]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001428:	494a      	ldr	r1, [pc, #296]	; (8001554 <HAL_RCC_OscConfig+0x62c>)
 800142a:	400a      	ands	r2, r1
 800142c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142e:	f7ff fb2f 	bl	8000a90 <HAL_GetTick>
 8001432:	0003      	movs	r3, r0
 8001434:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001438:	f7ff fb2a 	bl	8000a90 <HAL_GetTick>
 800143c:	0002      	movs	r2, r0
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e079      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800144a:	4b3f      	ldr	r3, [pc, #252]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	2380      	movs	r3, #128	; 0x80
 8001450:	049b      	lsls	r3, r3, #18
 8001452:	4013      	ands	r3, r2
 8001454:	d1f0      	bne.n	8001438 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001456:	4b3c      	ldr	r3, [pc, #240]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145a:	220f      	movs	r2, #15
 800145c:	4393      	bics	r3, r2
 800145e:	0019      	movs	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001464:	4b38      	ldr	r3, [pc, #224]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001466:	430a      	orrs	r2, r1
 8001468:	62da      	str	r2, [r3, #44]	; 0x2c
 800146a:	4b37      	ldr	r3, [pc, #220]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	4a3a      	ldr	r2, [pc, #232]	; (8001558 <HAL_RCC_OscConfig+0x630>)
 8001470:	4013      	ands	r3, r2
 8001472:	0019      	movs	r1, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147c:	431a      	orrs	r2, r3
 800147e:	4b32      	ldr	r3, [pc, #200]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001480:	430a      	orrs	r2, r1
 8001482:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001484:	4b30      	ldr	r3, [pc, #192]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4b2f      	ldr	r3, [pc, #188]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 800148a:	2180      	movs	r1, #128	; 0x80
 800148c:	0449      	lsls	r1, r1, #17
 800148e:	430a      	orrs	r2, r1
 8001490:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001492:	f7ff fafd 	bl	8000a90 <HAL_GetTick>
 8001496:	0003      	movs	r3, r0
 8001498:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800149c:	f7ff faf8 	bl	8000a90 <HAL_GetTick>
 80014a0:	0002      	movs	r2, r0
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e047      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014ae:	4b26      	ldr	r3, [pc, #152]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	049b      	lsls	r3, r3, #18
 80014b6:	4013      	ands	r3, r2
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x574>
 80014ba:	e03f      	b.n	800153c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014bc:	4b22      	ldr	r3, [pc, #136]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80014c2:	4924      	ldr	r1, [pc, #144]	; (8001554 <HAL_RCC_OscConfig+0x62c>)
 80014c4:	400a      	ands	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c8:	f7ff fae2 	bl	8000a90 <HAL_GetTick>
 80014cc:	0003      	movs	r3, r0
 80014ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014d2:	f7ff fadd 	bl	8000a90 <HAL_GetTick>
 80014d6:	0002      	movs	r2, r0
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e02c      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	2380      	movs	r3, #128	; 0x80
 80014ea:	049b      	lsls	r3, r3, #18
 80014ec:	4013      	ands	r3, r2
 80014ee:	d1f0      	bne.n	80014d2 <HAL_RCC_OscConfig+0x5aa>
 80014f0:	e024      	b.n	800153c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a1b      	ldr	r3, [r3, #32]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d101      	bne.n	80014fe <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e01f      	b.n	800153e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80014fe:	4b12      	ldr	r3, [pc, #72]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001504:	4b10      	ldr	r3, [pc, #64]	; (8001548 <HAL_RCC_OscConfig+0x620>)
 8001506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001508:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	025b      	lsls	r3, r3, #9
 8001510:	401a      	ands	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001516:	429a      	cmp	r2, r3
 8001518:	d10e      	bne.n	8001538 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	220f      	movs	r2, #15
 800151e:	401a      	ands	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001524:	429a      	cmp	r2, r3
 8001526:	d107      	bne.n	8001538 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	23f0      	movs	r3, #240	; 0xf0
 800152c:	039b      	lsls	r3, r3, #14
 800152e:	401a      	ands	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001534:	429a      	cmp	r2, r3
 8001536:	d001      	beq.n	800153c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e000      	b.n	800153e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800153c:	2300      	movs	r3, #0
}
 800153e:	0018      	movs	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	b008      	add	sp, #32
 8001544:	bd80      	pop	{r7, pc}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	40021000 	.word	0x40021000
 800154c:	00001388 	.word	0x00001388
 8001550:	efffffff 	.word	0xefffffff
 8001554:	feffffff 	.word	0xfeffffff
 8001558:	ffc2ffff 	.word	0xffc2ffff

0800155c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e0b3      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001570:	4b5b      	ldr	r3, [pc, #364]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2201      	movs	r2, #1
 8001576:	4013      	ands	r3, r2
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d911      	bls.n	80015a2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800157e:	4b58      	ldr	r3, [pc, #352]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2201      	movs	r2, #1
 8001584:	4393      	bics	r3, r2
 8001586:	0019      	movs	r1, r3
 8001588:	4b55      	ldr	r3, [pc, #340]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001590:	4b53      	ldr	r3, [pc, #332]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2201      	movs	r2, #1
 8001596:	4013      	ands	r3, r2
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d001      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e09a      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2202      	movs	r2, #2
 80015a8:	4013      	ands	r3, r2
 80015aa:	d015      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2204      	movs	r2, #4
 80015b2:	4013      	ands	r3, r2
 80015b4:	d006      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015b6:	4b4b      	ldr	r3, [pc, #300]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80015b8:	685a      	ldr	r2, [r3, #4]
 80015ba:	4b4a      	ldr	r3, [pc, #296]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80015bc:	21e0      	movs	r1, #224	; 0xe0
 80015be:	00c9      	lsls	r1, r1, #3
 80015c0:	430a      	orrs	r2, r1
 80015c2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c4:	4b47      	ldr	r3, [pc, #284]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	22f0      	movs	r2, #240	; 0xf0
 80015ca:	4393      	bics	r3, r2
 80015cc:	0019      	movs	r1, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689a      	ldr	r2, [r3, #8]
 80015d2:	4b44      	ldr	r3, [pc, #272]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80015d4:	430a      	orrs	r2, r1
 80015d6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2201      	movs	r2, #1
 80015de:	4013      	ands	r3, r2
 80015e0:	d040      	beq.n	8001664 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d107      	bne.n	80015fa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ea:	4b3e      	ldr	r3, [pc, #248]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	029b      	lsls	r3, r3, #10
 80015f2:	4013      	ands	r3, r2
 80015f4:	d114      	bne.n	8001620 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e06e      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d107      	bne.n	8001612 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001602:	4b38      	ldr	r3, [pc, #224]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	2380      	movs	r3, #128	; 0x80
 8001608:	049b      	lsls	r3, r3, #18
 800160a:	4013      	ands	r3, r2
 800160c:	d108      	bne.n	8001620 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e062      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001612:	4b34      	ldr	r3, [pc, #208]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2202      	movs	r2, #2
 8001618:	4013      	ands	r3, r2
 800161a:	d101      	bne.n	8001620 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e05b      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001620:	4b30      	ldr	r3, [pc, #192]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	2203      	movs	r2, #3
 8001626:	4393      	bics	r3, r2
 8001628:	0019      	movs	r1, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	4b2d      	ldr	r3, [pc, #180]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 8001630:	430a      	orrs	r2, r1
 8001632:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001634:	f7ff fa2c 	bl	8000a90 <HAL_GetTick>
 8001638:	0003      	movs	r3, r0
 800163a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800163c:	e009      	b.n	8001652 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800163e:	f7ff fa27 	bl	8000a90 <HAL_GetTick>
 8001642:	0002      	movs	r2, r0
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	4a27      	ldr	r2, [pc, #156]	; (80016e8 <HAL_RCC_ClockConfig+0x18c>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e042      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001652:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	220c      	movs	r2, #12
 8001658:	401a      	ands	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	429a      	cmp	r2, r3
 8001662:	d1ec      	bne.n	800163e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001664:	4b1e      	ldr	r3, [pc, #120]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2201      	movs	r2, #1
 800166a:	4013      	ands	r3, r2
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d211      	bcs.n	8001696 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001672:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2201      	movs	r2, #1
 8001678:	4393      	bics	r3, r2
 800167a:	0019      	movs	r1, r3
 800167c:	4b18      	ldr	r3, [pc, #96]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	430a      	orrs	r2, r1
 8001682:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001684:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <HAL_RCC_ClockConfig+0x184>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2201      	movs	r2, #1
 800168a:	4013      	ands	r3, r2
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d001      	beq.n	8001696 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e020      	b.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2204      	movs	r2, #4
 800169c:	4013      	ands	r3, r2
 800169e:	d009      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016a0:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	4a11      	ldr	r2, [pc, #68]	; (80016ec <HAL_RCC_ClockConfig+0x190>)
 80016a6:	4013      	ands	r3, r2
 80016a8:	0019      	movs	r1, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80016b0:	430a      	orrs	r2, r1
 80016b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016b4:	f000 f820 	bl	80016f8 <HAL_RCC_GetSysClockFreq>
 80016b8:	0001      	movs	r1, r0
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <HAL_RCC_ClockConfig+0x188>)
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	091b      	lsrs	r3, r3, #4
 80016c0:	220f      	movs	r2, #15
 80016c2:	4013      	ands	r3, r2
 80016c4:	4a0a      	ldr	r2, [pc, #40]	; (80016f0 <HAL_RCC_ClockConfig+0x194>)
 80016c6:	5cd3      	ldrb	r3, [r2, r3]
 80016c8:	000a      	movs	r2, r1
 80016ca:	40da      	lsrs	r2, r3
 80016cc:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_RCC_ClockConfig+0x198>)
 80016ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016d0:	2000      	movs	r0, #0
 80016d2:	f7ff f997 	bl	8000a04 <HAL_InitTick>
  
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
}
 80016d8:	0018      	movs	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	b004      	add	sp, #16
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40022000 	.word	0x40022000
 80016e4:	40021000 	.word	0x40021000
 80016e8:	00001388 	.word	0x00001388
 80016ec:	fffff8ff 	.word	0xfffff8ff
 80016f0:	08003238 	.word	0x08003238
 80016f4:	20000000 	.word	0x20000000

080016f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	2300      	movs	r3, #0
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001712:	4b20      	ldr	r3, [pc, #128]	; (8001794 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	220c      	movs	r2, #12
 800171c:	4013      	ands	r3, r2
 800171e:	2b04      	cmp	r3, #4
 8001720:	d002      	beq.n	8001728 <HAL_RCC_GetSysClockFreq+0x30>
 8001722:	2b08      	cmp	r3, #8
 8001724:	d003      	beq.n	800172e <HAL_RCC_GetSysClockFreq+0x36>
 8001726:	e02c      	b.n	8001782 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <HAL_RCC_GetSysClockFreq+0xa0>)
 800172a:	613b      	str	r3, [r7, #16]
      break;
 800172c:	e02c      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	0c9b      	lsrs	r3, r3, #18
 8001732:	220f      	movs	r2, #15
 8001734:	4013      	ands	r3, r2
 8001736:	4a19      	ldr	r2, [pc, #100]	; (800179c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001738:	5cd3      	ldrb	r3, [r2, r3]
 800173a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800173c:	4b15      	ldr	r3, [pc, #84]	; (8001794 <HAL_RCC_GetSysClockFreq+0x9c>)
 800173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001740:	220f      	movs	r2, #15
 8001742:	4013      	ands	r3, r2
 8001744:	4a16      	ldr	r2, [pc, #88]	; (80017a0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001746:	5cd3      	ldrb	r3, [r2, r3]
 8001748:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	025b      	lsls	r3, r3, #9
 8001750:	4013      	ands	r3, r2
 8001752:	d009      	beq.n	8001768 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	4810      	ldr	r0, [pc, #64]	; (8001798 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001758:	f7fe fce0 	bl	800011c <__udivsi3>
 800175c:	0003      	movs	r3, r0
 800175e:	001a      	movs	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4353      	muls	r3, r2
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	e009      	b.n	800177c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	000a      	movs	r2, r1
 800176c:	0152      	lsls	r2, r2, #5
 800176e:	1a52      	subs	r2, r2, r1
 8001770:	0193      	lsls	r3, r2, #6
 8001772:	1a9b      	subs	r3, r3, r2
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	185b      	adds	r3, r3, r1
 8001778:	021b      	lsls	r3, r3, #8
 800177a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	613b      	str	r3, [r7, #16]
      break;
 8001780:	e002      	b.n	8001788 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001782:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001784:	613b      	str	r3, [r7, #16]
      break;
 8001786:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001788:	693b      	ldr	r3, [r7, #16]
}
 800178a:	0018      	movs	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	b006      	add	sp, #24
 8001790:	bd80      	pop	{r7, pc}
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	40021000 	.word	0x40021000
 8001798:	007a1200 	.word	0x007a1200
 800179c:	08003250 	.word	0x08003250
 80017a0:	08003260 	.word	0x08003260

080017a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017a8:	4b02      	ldr	r3, [pc, #8]	; (80017b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80017aa:	681b      	ldr	r3, [r3, #0]
}
 80017ac:	0018      	movs	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	20000000 	.word	0x20000000

080017b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80017bc:	f7ff fff2 	bl	80017a4 <HAL_RCC_GetHCLKFreq>
 80017c0:	0001      	movs	r1, r0
 80017c2:	4b06      	ldr	r3, [pc, #24]	; (80017dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	0a1b      	lsrs	r3, r3, #8
 80017c8:	2207      	movs	r2, #7
 80017ca:	4013      	ands	r3, r2
 80017cc:	4a04      	ldr	r2, [pc, #16]	; (80017e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80017ce:	5cd3      	ldrb	r3, [r2, r3]
 80017d0:	40d9      	lsrs	r1, r3
 80017d2:	000b      	movs	r3, r1
}    
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	40021000 	.word	0x40021000
 80017e0:	08003248 	.word	0x08003248

080017e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	025b      	lsls	r3, r3, #9
 80017fc:	4013      	ands	r3, r2
 80017fe:	d100      	bne.n	8001802 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001800:	e08e      	b.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001802:	2017      	movs	r0, #23
 8001804:	183b      	adds	r3, r7, r0
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180a:	4b5f      	ldr	r3, [pc, #380]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800180c:	69da      	ldr	r2, [r3, #28]
 800180e:	2380      	movs	r3, #128	; 0x80
 8001810:	055b      	lsls	r3, r3, #21
 8001812:	4013      	ands	r3, r2
 8001814:	d110      	bne.n	8001838 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	4b5c      	ldr	r3, [pc, #368]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001818:	69da      	ldr	r2, [r3, #28]
 800181a:	4b5b      	ldr	r3, [pc, #364]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800181c:	2180      	movs	r1, #128	; 0x80
 800181e:	0549      	lsls	r1, r1, #21
 8001820:	430a      	orrs	r2, r1
 8001822:	61da      	str	r2, [r3, #28]
 8001824:	4b58      	ldr	r3, [pc, #352]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001826:	69da      	ldr	r2, [r3, #28]
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	055b      	lsls	r3, r3, #21
 800182c:	4013      	ands	r3, r2
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001832:	183b      	adds	r3, r7, r0
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001838:	4b54      	ldr	r3, [pc, #336]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4013      	ands	r3, r2
 8001842:	d11a      	bne.n	800187a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001844:	4b51      	ldr	r3, [pc, #324]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b50      	ldr	r3, [pc, #320]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800184a:	2180      	movs	r1, #128	; 0x80
 800184c:	0049      	lsls	r1, r1, #1
 800184e:	430a      	orrs	r2, r1
 8001850:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001852:	f7ff f91d 	bl	8000a90 <HAL_GetTick>
 8001856:	0003      	movs	r3, r0
 8001858:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185a:	e008      	b.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800185c:	f7ff f918 	bl	8000a90 <HAL_GetTick>
 8001860:	0002      	movs	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b64      	cmp	r3, #100	; 0x64
 8001868:	d901      	bls.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e087      	b.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800186e:	4b47      	ldr	r3, [pc, #284]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	2380      	movs	r3, #128	; 0x80
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	4013      	ands	r3, r2
 8001878:	d0f0      	beq.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800187a:	4b43      	ldr	r3, [pc, #268]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800187c:	6a1a      	ldr	r2, [r3, #32]
 800187e:	23c0      	movs	r3, #192	; 0xc0
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4013      	ands	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d034      	beq.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685a      	ldr	r2, [r3, #4]
 8001890:	23c0      	movs	r3, #192	; 0xc0
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4013      	ands	r3, r2
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	429a      	cmp	r2, r3
 800189a:	d02c      	beq.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800189c:	4b3a      	ldr	r3, [pc, #232]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	4a3b      	ldr	r2, [pc, #236]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80018a2:	4013      	ands	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018a6:	4b38      	ldr	r3, [pc, #224]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018a8:	6a1a      	ldr	r2, [r3, #32]
 80018aa:	4b37      	ldr	r3, [pc, #220]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018ac:	2180      	movs	r1, #128	; 0x80
 80018ae:	0249      	lsls	r1, r1, #9
 80018b0:	430a      	orrs	r2, r1
 80018b2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018b4:	4b34      	ldr	r3, [pc, #208]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018b6:	6a1a      	ldr	r2, [r3, #32]
 80018b8:	4b33      	ldr	r3, [pc, #204]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018ba:	4936      	ldr	r1, [pc, #216]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80018bc:	400a      	ands	r2, r1
 80018be:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80018c0:	4b31      	ldr	r3, [pc, #196]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2201      	movs	r2, #1
 80018ca:	4013      	ands	r3, r2
 80018cc:	d013      	beq.n	80018f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ce:	f7ff f8df 	bl	8000a90 <HAL_GetTick>
 80018d2:	0003      	movs	r3, r0
 80018d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d6:	e009      	b.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018d8:	f7ff f8da 	bl	8000a90 <HAL_GetTick>
 80018dc:	0002      	movs	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	4a2d      	ldr	r2, [pc, #180]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d901      	bls.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e048      	b.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ec:	4b26      	ldr	r3, [pc, #152]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	2202      	movs	r2, #2
 80018f2:	4013      	ands	r3, r2
 80018f4:	d0f0      	beq.n	80018d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018f6:	4b24      	ldr	r3, [pc, #144]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018f8:	6a1b      	ldr	r3, [r3, #32]
 80018fa:	4a25      	ldr	r2, [pc, #148]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	0019      	movs	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	4b20      	ldr	r3, [pc, #128]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001906:	430a      	orrs	r2, r1
 8001908:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800190a:	2317      	movs	r3, #23
 800190c:	18fb      	adds	r3, r7, r3
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d105      	bne.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001914:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001916:	69da      	ldr	r2, [r3, #28]
 8001918:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800191a:	4920      	ldr	r1, [pc, #128]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800191c:	400a      	ands	r2, r1
 800191e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2201      	movs	r2, #1
 8001926:	4013      	ands	r3, r2
 8001928:	d009      	beq.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800192a:	4b17      	ldr	r3, [pc, #92]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	2203      	movs	r2, #3
 8001930:	4393      	bics	r3, r2
 8001932:	0019      	movs	r1, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	4b13      	ldr	r3, [pc, #76]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800193a:	430a      	orrs	r2, r1
 800193c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2220      	movs	r2, #32
 8001944:	4013      	ands	r3, r2
 8001946:	d009      	beq.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001948:	4b0f      	ldr	r3, [pc, #60]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800194a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194c:	2210      	movs	r2, #16
 800194e:	4393      	bics	r3, r2
 8001950:	0019      	movs	r1, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001958:	430a      	orrs	r2, r1
 800195a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4013      	ands	r3, r2
 8001966:	d009      	beq.n	800197c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001968:	4b07      	ldr	r3, [pc, #28]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800196a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196c:	2240      	movs	r2, #64	; 0x40
 800196e:	4393      	bics	r3, r2
 8001970:	0019      	movs	r1, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	691a      	ldr	r2, [r3, #16]
 8001976:	4b04      	ldr	r3, [pc, #16]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001978:	430a      	orrs	r2, r1
 800197a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	0018      	movs	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	b006      	add	sp, #24
 8001984:	bd80      	pop	{r7, pc}
 8001986:	46c0      	nop			; (mov r8, r8)
 8001988:	40021000 	.word	0x40021000
 800198c:	40007000 	.word	0x40007000
 8001990:	fffffcff 	.word	0xfffffcff
 8001994:	fffeffff 	.word	0xfffeffff
 8001998:	00001388 	.word	0x00001388
 800199c:	efffffff 	.word	0xefffffff

080019a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e042      	b.n	8001a38 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	223d      	movs	r2, #61	; 0x3d
 80019b6:	5c9b      	ldrb	r3, [r3, r2]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d107      	bne.n	80019ce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	223c      	movs	r2, #60	; 0x3c
 80019c2:	2100      	movs	r1, #0
 80019c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	0018      	movs	r0, r3
 80019ca:	f7fe fee5 	bl	8000798 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	223d      	movs	r2, #61	; 0x3d
 80019d2:	2102      	movs	r1, #2
 80019d4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3304      	adds	r3, #4
 80019de:	0019      	movs	r1, r3
 80019e0:	0010      	movs	r0, r2
 80019e2:	f000 f901 	bl	8001be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2246      	movs	r2, #70	; 0x46
 80019ea:	2101      	movs	r1, #1
 80019ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	223e      	movs	r2, #62	; 0x3e
 80019f2:	2101      	movs	r1, #1
 80019f4:	5499      	strb	r1, [r3, r2]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	223f      	movs	r2, #63	; 0x3f
 80019fa:	2101      	movs	r1, #1
 80019fc:	5499      	strb	r1, [r3, r2]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2240      	movs	r2, #64	; 0x40
 8001a02:	2101      	movs	r1, #1
 8001a04:	5499      	strb	r1, [r3, r2]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2241      	movs	r2, #65	; 0x41
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2242      	movs	r2, #66	; 0x42
 8001a12:	2101      	movs	r1, #1
 8001a14:	5499      	strb	r1, [r3, r2]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2243      	movs	r2, #67	; 0x43
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	5499      	strb	r1, [r3, r2]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2244      	movs	r2, #68	; 0x44
 8001a22:	2101      	movs	r1, #1
 8001a24:	5499      	strb	r1, [r3, r2]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2245      	movs	r2, #69	; 0x45
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	223d      	movs	r2, #61	; 0x3d
 8001a32:	2101      	movs	r1, #1
 8001a34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b002      	add	sp, #8
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a4a:	230f      	movs	r3, #15
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	223c      	movs	r2, #60	; 0x3c
 8001a56:	5c9b      	ldrb	r3, [r3, r2]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <HAL_TIM_ConfigClockSource+0x20>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e0bc      	b.n	8001bda <HAL_TIM_ConfigClockSource+0x19a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	223c      	movs	r2, #60	; 0x3c
 8001a64:	2101      	movs	r1, #1
 8001a66:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	223d      	movs	r2, #61	; 0x3d
 8001a6c:	2102      	movs	r1, #2
 8001a6e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2277      	movs	r2, #119	; 0x77
 8001a7c:	4393      	bics	r3, r2
 8001a7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	4a58      	ldr	r2, [pc, #352]	; (8001be4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68ba      	ldr	r2, [r7, #8]
 8001a8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2280      	movs	r2, #128	; 0x80
 8001a96:	0192      	lsls	r2, r2, #6
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d040      	beq.n	8001b1e <HAL_TIM_ConfigClockSource+0xde>
 8001a9c:	2280      	movs	r2, #128	; 0x80
 8001a9e:	0192      	lsls	r2, r2, #6
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d900      	bls.n	8001aa6 <HAL_TIM_ConfigClockSource+0x66>
 8001aa4:	e088      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001aa6:	2280      	movs	r2, #128	; 0x80
 8001aa8:	0152      	lsls	r2, r2, #5
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d100      	bne.n	8001ab0 <HAL_TIM_ConfigClockSource+0x70>
 8001aae:	e088      	b.n	8001bc2 <HAL_TIM_ConfigClockSource+0x182>
 8001ab0:	2280      	movs	r2, #128	; 0x80
 8001ab2:	0152      	lsls	r2, r2, #5
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d900      	bls.n	8001aba <HAL_TIM_ConfigClockSource+0x7a>
 8001ab8:	e07e      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001aba:	2b70      	cmp	r3, #112	; 0x70
 8001abc:	d018      	beq.n	8001af0 <HAL_TIM_ConfigClockSource+0xb0>
 8001abe:	d900      	bls.n	8001ac2 <HAL_TIM_ConfigClockSource+0x82>
 8001ac0:	e07a      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001ac2:	2b60      	cmp	r3, #96	; 0x60
 8001ac4:	d04f      	beq.n	8001b66 <HAL_TIM_ConfigClockSource+0x126>
 8001ac6:	d900      	bls.n	8001aca <HAL_TIM_ConfigClockSource+0x8a>
 8001ac8:	e076      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001aca:	2b50      	cmp	r3, #80	; 0x50
 8001acc:	d03b      	beq.n	8001b46 <HAL_TIM_ConfigClockSource+0x106>
 8001ace:	d900      	bls.n	8001ad2 <HAL_TIM_ConfigClockSource+0x92>
 8001ad0:	e072      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001ad2:	2b40      	cmp	r3, #64	; 0x40
 8001ad4:	d057      	beq.n	8001b86 <HAL_TIM_ConfigClockSource+0x146>
 8001ad6:	d900      	bls.n	8001ada <HAL_TIM_ConfigClockSource+0x9a>
 8001ad8:	e06e      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001ada:	2b30      	cmp	r3, #48	; 0x30
 8001adc:	d063      	beq.n	8001ba6 <HAL_TIM_ConfigClockSource+0x166>
 8001ade:	d86b      	bhi.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001ae0:	2b20      	cmp	r3, #32
 8001ae2:	d060      	beq.n	8001ba6 <HAL_TIM_ConfigClockSource+0x166>
 8001ae4:	d868      	bhi.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d05d      	beq.n	8001ba6 <HAL_TIM_ConfigClockSource+0x166>
 8001aea:	2b10      	cmp	r3, #16
 8001aec:	d05b      	beq.n	8001ba6 <HAL_TIM_ConfigClockSource+0x166>
 8001aee:	e063      	b.n	8001bb8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	6899      	ldr	r1, [r3, #8]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	f000 f96c 	bl	8001ddc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2277      	movs	r2, #119	; 0x77
 8001b10:	4313      	orrs	r3, r2
 8001b12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	609a      	str	r2, [r3, #8]
      break;
 8001b1c:	e052      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6818      	ldr	r0, [r3, #0]
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	6899      	ldr	r1, [r3, #8]
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	f000 f955 	bl	8001ddc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2180      	movs	r1, #128	; 0x80
 8001b3e:	01c9      	lsls	r1, r1, #7
 8001b40:	430a      	orrs	r2, r1
 8001b42:	609a      	str	r2, [r3, #8]
      break;
 8001b44:	e03e      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6818      	ldr	r0, [r3, #0]
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	6859      	ldr	r1, [r3, #4]
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	001a      	movs	r2, r3
 8001b54:	f000 f8c8 	bl	8001ce8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2150      	movs	r1, #80	; 0x50
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f000 f922 	bl	8001da8 <TIM_ITRx_SetConfig>
      break;
 8001b64:	e02e      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6818      	ldr	r0, [r3, #0]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	6859      	ldr	r1, [r3, #4]
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	001a      	movs	r2, r3
 8001b74:	f000 f8e6 	bl	8001d44 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2160      	movs	r1, #96	; 0x60
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f000 f912 	bl	8001da8 <TIM_ITRx_SetConfig>
      break;
 8001b84:	e01e      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6818      	ldr	r0, [r3, #0]
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	6859      	ldr	r1, [r3, #4]
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	001a      	movs	r2, r3
 8001b94:	f000 f8a8 	bl	8001ce8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2140      	movs	r1, #64	; 0x40
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f000 f902 	bl	8001da8 <TIM_ITRx_SetConfig>
      break;
 8001ba4:	e00e      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	0019      	movs	r1, r3
 8001bb0:	0010      	movs	r0, r2
 8001bb2:	f000 f8f9 	bl	8001da8 <TIM_ITRx_SetConfig>
      break;
 8001bb6:	e005      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001bb8:	230f      	movs	r3, #15
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
      break;
 8001bc0:	e000      	b.n	8001bc4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001bc2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	223d      	movs	r2, #61	; 0x3d
 8001bc8:	2101      	movs	r1, #1
 8001bca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	223c      	movs	r2, #60	; 0x3c
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	5499      	strb	r1, [r3, r2]

  return status;
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	781b      	ldrb	r3, [r3, #0]
}
 8001bda:	0018      	movs	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b004      	add	sp, #16
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	46c0      	nop			; (mov r8, r8)
 8001be4:	ffff00ff 	.word	0xffff00ff

08001be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a34      	ldr	r2, [pc, #208]	; (8001ccc <TIM_Base_SetConfig+0xe4>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d008      	beq.n	8001c12 <TIM_Base_SetConfig+0x2a>
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	05db      	lsls	r3, r3, #23
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d003      	beq.n	8001c12 <TIM_Base_SetConfig+0x2a>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a30      	ldr	r2, [pc, #192]	; (8001cd0 <TIM_Base_SetConfig+0xe8>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d108      	bne.n	8001c24 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2270      	movs	r2, #112	; 0x70
 8001c16:	4393      	bics	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a29      	ldr	r2, [pc, #164]	; (8001ccc <TIM_Base_SetConfig+0xe4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d018      	beq.n	8001c5e <TIM_Base_SetConfig+0x76>
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	2380      	movs	r3, #128	; 0x80
 8001c30:	05db      	lsls	r3, r3, #23
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d013      	beq.n	8001c5e <TIM_Base_SetConfig+0x76>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a25      	ldr	r2, [pc, #148]	; (8001cd0 <TIM_Base_SetConfig+0xe8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d00f      	beq.n	8001c5e <TIM_Base_SetConfig+0x76>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a24      	ldr	r2, [pc, #144]	; (8001cd4 <TIM_Base_SetConfig+0xec>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d00b      	beq.n	8001c5e <TIM_Base_SetConfig+0x76>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a23      	ldr	r2, [pc, #140]	; (8001cd8 <TIM_Base_SetConfig+0xf0>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d007      	beq.n	8001c5e <TIM_Base_SetConfig+0x76>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a22      	ldr	r2, [pc, #136]	; (8001cdc <TIM_Base_SetConfig+0xf4>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d003      	beq.n	8001c5e <TIM_Base_SetConfig+0x76>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a21      	ldr	r2, [pc, #132]	; (8001ce0 <TIM_Base_SetConfig+0xf8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d108      	bne.n	8001c70 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4a20      	ldr	r2, [pc, #128]	; (8001ce4 <TIM_Base_SetConfig+0xfc>)
 8001c62:	4013      	ands	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	4393      	bics	r3, r2
 8001c76:	001a      	movs	r2, r3
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a0c      	ldr	r2, [pc, #48]	; (8001ccc <TIM_Base_SetConfig+0xe4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d00b      	beq.n	8001cb6 <TIM_Base_SetConfig+0xce>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a0d      	ldr	r2, [pc, #52]	; (8001cd8 <TIM_Base_SetConfig+0xf0>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d007      	beq.n	8001cb6 <TIM_Base_SetConfig+0xce>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a0c      	ldr	r2, [pc, #48]	; (8001cdc <TIM_Base_SetConfig+0xf4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d003      	beq.n	8001cb6 <TIM_Base_SetConfig+0xce>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a0b      	ldr	r2, [pc, #44]	; (8001ce0 <TIM_Base_SetConfig+0xf8>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d103      	bne.n	8001cbe <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	691a      	ldr	r2, [r3, #16]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	615a      	str	r2, [r3, #20]
}
 8001cc4:	46c0      	nop			; (mov r8, r8)
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	b004      	add	sp, #16
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40012c00 	.word	0x40012c00
 8001cd0:	40000400 	.word	0x40000400
 8001cd4:	40002000 	.word	0x40002000
 8001cd8:	40014000 	.word	0x40014000
 8001cdc:	40014400 	.word	0x40014400
 8001ce0:	40014800 	.word	0x40014800
 8001ce4:	fffffcff 	.word	0xfffffcff

08001ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	4393      	bics	r3, r2
 8001d02:	001a      	movs	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	22f0      	movs	r2, #240	; 0xf0
 8001d12:	4393      	bics	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	220a      	movs	r2, #10
 8001d24:	4393      	bics	r3, r2
 8001d26:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001d28:	697a      	ldr	r2, [r7, #20]
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	621a      	str	r2, [r3, #32]
}
 8001d3c:	46c0      	nop			; (mov r8, r8)
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b006      	add	sp, #24
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	2210      	movs	r2, #16
 8001d56:	4393      	bics	r3, r2
 8001d58:	001a      	movs	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	699b      	ldr	r3, [r3, #24]
 8001d62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	4a0d      	ldr	r2, [pc, #52]	; (8001da4 <TIM_TI2_ConfigInputStage+0x60>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	031b      	lsls	r3, r3, #12
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	22a0      	movs	r2, #160	; 0xa0
 8001d80:	4393      	bics	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	011b      	lsls	r3, r3, #4
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	621a      	str	r2, [r3, #32]
}
 8001d9a:	46c0      	nop			; (mov r8, r8)
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b006      	add	sp, #24
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	46c0      	nop			; (mov r8, r8)
 8001da4:	ffff0fff 	.word	0xffff0fff

08001da8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2270      	movs	r2, #112	; 0x70
 8001dbc:	4393      	bics	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	2207      	movs	r2, #7
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	609a      	str	r2, [r3, #8]
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b004      	add	sp, #16
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
 8001de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	4a09      	ldr	r2, [pc, #36]	; (8001e18 <TIM_ETR_SetConfig+0x3c>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	021a      	lsls	r2, r3, #8
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	609a      	str	r2, [r3, #8]
}
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b006      	add	sp, #24
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	ffff00ff 	.word	0xffff00ff

08001e1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	223c      	movs	r2, #60	; 0x3c
 8001e2a:	5c9b      	ldrb	r3, [r3, r2]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e047      	b.n	8001ec4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	223c      	movs	r2, #60	; 0x3c
 8001e38:	2101      	movs	r1, #1
 8001e3a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	223d      	movs	r2, #61	; 0x3d
 8001e40:	2102      	movs	r1, #2
 8001e42:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2270      	movs	r2, #112	; 0x70
 8001e58:	4393      	bics	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a16      	ldr	r2, [pc, #88]	; (8001ecc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d00f      	beq.n	8001e98 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	05db      	lsls	r3, r3, #23
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d009      	beq.n	8001e98 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a11      	ldr	r2, [pc, #68]	; (8001ed0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d004      	beq.n	8001e98 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a10      	ldr	r2, [pc, #64]	; (8001ed4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d10c      	bne.n	8001eb2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	2280      	movs	r2, #128	; 0x80
 8001e9c:	4393      	bics	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	68ba      	ldr	r2, [r7, #8]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	223d      	movs	r2, #61	; 0x3d
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	223c      	movs	r2, #60	; 0x3c
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b004      	add	sp, #16
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40012c00 	.word	0x40012c00
 8001ed0:	40000400 	.word	0x40000400
 8001ed4:	40014000 	.word	0x40014000

08001ed8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e044      	b.n	8001f74 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d107      	bne.n	8001f02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2278      	movs	r2, #120	; 0x78
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	0018      	movs	r0, r3
 8001efe:	f7fe fc67 	bl	80007d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2224      	movs	r2, #36	; 0x24
 8001f06:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2101      	movs	r1, #1
 8001f14:	438a      	bics	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	0018      	movs	r0, r3
 8001f1c:	f000 f8d0 	bl	80020c0 <UART_SetConfig>
 8001f20:	0003      	movs	r3, r0
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d101      	bne.n	8001f2a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e024      	b.n	8001f74 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	0018      	movs	r0, r3
 8001f36:	f000 fa03 	bl	8002340 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	490d      	ldr	r1, [pc, #52]	; (8001f7c <HAL_UART_Init+0xa4>)
 8001f46:	400a      	ands	r2, r1
 8001f48:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	212a      	movs	r1, #42	; 0x2a
 8001f56:	438a      	bics	r2, r1
 8001f58:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2101      	movs	r1, #1
 8001f66:	430a      	orrs	r2, r1
 8001f68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f000 fa9b 	bl	80024a8 <UART_CheckIdleState>
 8001f72:	0003      	movs	r3, r0
}
 8001f74:	0018      	movs	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	b002      	add	sp, #8
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	ffffb7ff 	.word	0xffffb7ff

08001f80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	; 0x28
 8001f84:	af02      	add	r7, sp, #8
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	1dbb      	adds	r3, r7, #6
 8001f8e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001f94:	2b20      	cmp	r3, #32
 8001f96:	d000      	beq.n	8001f9a <HAL_UART_Transmit+0x1a>
 8001f98:	e08d      	b.n	80020b6 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_UART_Transmit+0x28>
 8001fa0:	1dbb      	adds	r3, r7, #6
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e085      	b.n	80020b8 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	2380      	movs	r3, #128	; 0x80
 8001fb2:	015b      	lsls	r3, r3, #5
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d109      	bne.n	8001fcc <HAL_UART_Transmit+0x4c>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d105      	bne.n	8001fcc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d001      	beq.n	8001fcc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e075      	b.n	80020b8 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2284      	movs	r2, #132	; 0x84
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2221      	movs	r2, #33	; 0x21
 8001fd8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fda:	f7fe fd59 	bl	8000a90 <HAL_GetTick>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	1dba      	adds	r2, r7, #6
 8001fe6:	2150      	movs	r1, #80	; 0x50
 8001fe8:	8812      	ldrh	r2, [r2, #0]
 8001fea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1dba      	adds	r2, r7, #6
 8001ff0:	2152      	movs	r1, #82	; 0x52
 8001ff2:	8812      	ldrh	r2, [r2, #0]
 8001ff4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	015b      	lsls	r3, r3, #5
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d108      	bne.n	8002014 <HAL_UART_Transmit+0x94>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d104      	bne.n	8002014 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	61bb      	str	r3, [r7, #24]
 8002012:	e003      	b.n	800201c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002018:	2300      	movs	r3, #0
 800201a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800201c:	e030      	b.n	8002080 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	0013      	movs	r3, r2
 8002028:	2200      	movs	r2, #0
 800202a:	2180      	movs	r1, #128	; 0x80
 800202c:	f000 fae4 	bl	80025f8 <UART_WaitOnFlagUntilTimeout>
 8002030:	1e03      	subs	r3, r0, #0
 8002032:	d004      	beq.n	800203e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2220      	movs	r2, #32
 8002038:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e03c      	b.n	80020b8 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10b      	bne.n	800205c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	881a      	ldrh	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	05d2      	lsls	r2, r2, #23
 800204e:	0dd2      	lsrs	r2, r2, #23
 8002050:	b292      	uxth	r2, r2
 8002052:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	3302      	adds	r3, #2
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	e008      	b.n	800206e <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	781a      	ldrb	r2, [r3, #0]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	b292      	uxth	r2, r2
 8002066:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	3301      	adds	r3, #1
 800206c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2252      	movs	r2, #82	; 0x52
 8002072:	5a9b      	ldrh	r3, [r3, r2]
 8002074:	b29b      	uxth	r3, r3
 8002076:	3b01      	subs	r3, #1
 8002078:	b299      	uxth	r1, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2252      	movs	r2, #82	; 0x52
 800207e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2252      	movs	r2, #82	; 0x52
 8002084:	5a9b      	ldrh	r3, [r3, r2]
 8002086:	b29b      	uxth	r3, r3
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1c8      	bne.n	800201e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	0013      	movs	r3, r2
 8002096:	2200      	movs	r2, #0
 8002098:	2140      	movs	r1, #64	; 0x40
 800209a:	f000 faad 	bl	80025f8 <UART_WaitOnFlagUntilTimeout>
 800209e:	1e03      	subs	r3, r0, #0
 80020a0:	d004      	beq.n	80020ac <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2220      	movs	r2, #32
 80020a6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e005      	b.n	80020b8 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2220      	movs	r2, #32
 80020b0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	e000      	b.n	80020b8 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80020b6:	2302      	movs	r3, #2
  }
}
 80020b8:	0018      	movs	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b008      	add	sp, #32
 80020be:	bd80      	pop	{r7, pc}

080020c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b088      	sub	sp, #32
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80020c8:	231e      	movs	r3, #30
 80020ca:	18fb      	adds	r3, r7, r3
 80020cc:	2200      	movs	r2, #0
 80020ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	431a      	orrs	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	695b      	ldr	r3, [r3, #20]
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a8d      	ldr	r2, [pc, #564]	; (8002324 <UART_SetConfig+0x264>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	0019      	movs	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	4a88      	ldr	r2, [pc, #544]	; (8002328 <UART_SetConfig+0x268>)
 8002106:	4013      	ands	r3, r2
 8002108:	0019      	movs	r1, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	4313      	orrs	r3, r2
 8002124:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	4a7f      	ldr	r2, [pc, #508]	; (800232c <UART_SetConfig+0x26c>)
 800212e:	4013      	ands	r3, r2
 8002130:	0019      	movs	r1, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	430a      	orrs	r2, r1
 800213a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a7b      	ldr	r2, [pc, #492]	; (8002330 <UART_SetConfig+0x270>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d127      	bne.n	8002196 <UART_SetConfig+0xd6>
 8002146:	4b7b      	ldr	r3, [pc, #492]	; (8002334 <UART_SetConfig+0x274>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	2203      	movs	r2, #3
 800214c:	4013      	ands	r3, r2
 800214e:	2b03      	cmp	r3, #3
 8002150:	d00d      	beq.n	800216e <UART_SetConfig+0xae>
 8002152:	d81b      	bhi.n	800218c <UART_SetConfig+0xcc>
 8002154:	2b02      	cmp	r3, #2
 8002156:	d014      	beq.n	8002182 <UART_SetConfig+0xc2>
 8002158:	d818      	bhi.n	800218c <UART_SetConfig+0xcc>
 800215a:	2b00      	cmp	r3, #0
 800215c:	d002      	beq.n	8002164 <UART_SetConfig+0xa4>
 800215e:	2b01      	cmp	r3, #1
 8002160:	d00a      	beq.n	8002178 <UART_SetConfig+0xb8>
 8002162:	e013      	b.n	800218c <UART_SetConfig+0xcc>
 8002164:	231f      	movs	r3, #31
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]
 800216c:	e021      	b.n	80021b2 <UART_SetConfig+0xf2>
 800216e:	231f      	movs	r3, #31
 8002170:	18fb      	adds	r3, r7, r3
 8002172:	2202      	movs	r2, #2
 8002174:	701a      	strb	r2, [r3, #0]
 8002176:	e01c      	b.n	80021b2 <UART_SetConfig+0xf2>
 8002178:	231f      	movs	r3, #31
 800217a:	18fb      	adds	r3, r7, r3
 800217c:	2204      	movs	r2, #4
 800217e:	701a      	strb	r2, [r3, #0]
 8002180:	e017      	b.n	80021b2 <UART_SetConfig+0xf2>
 8002182:	231f      	movs	r3, #31
 8002184:	18fb      	adds	r3, r7, r3
 8002186:	2208      	movs	r2, #8
 8002188:	701a      	strb	r2, [r3, #0]
 800218a:	e012      	b.n	80021b2 <UART_SetConfig+0xf2>
 800218c:	231f      	movs	r3, #31
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	2210      	movs	r2, #16
 8002192:	701a      	strb	r2, [r3, #0]
 8002194:	e00d      	b.n	80021b2 <UART_SetConfig+0xf2>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a67      	ldr	r2, [pc, #412]	; (8002338 <UART_SetConfig+0x278>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d104      	bne.n	80021aa <UART_SetConfig+0xea>
 80021a0:	231f      	movs	r3, #31
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	e003      	b.n	80021b2 <UART_SetConfig+0xf2>
 80021aa:	231f      	movs	r3, #31
 80021ac:	18fb      	adds	r3, r7, r3
 80021ae:	2210      	movs	r2, #16
 80021b0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69da      	ldr	r2, [r3, #28]
 80021b6:	2380      	movs	r3, #128	; 0x80
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d15c      	bne.n	8002278 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80021be:	231f      	movs	r3, #31
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d015      	beq.n	80021f4 <UART_SetConfig+0x134>
 80021c8:	dc18      	bgt.n	80021fc <UART_SetConfig+0x13c>
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	d00d      	beq.n	80021ea <UART_SetConfig+0x12a>
 80021ce:	dc15      	bgt.n	80021fc <UART_SetConfig+0x13c>
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <UART_SetConfig+0x11a>
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d005      	beq.n	80021e4 <UART_SetConfig+0x124>
 80021d8:	e010      	b.n	80021fc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021da:	f7ff faed 	bl	80017b8 <HAL_RCC_GetPCLK1Freq>
 80021de:	0003      	movs	r3, r0
 80021e0:	61bb      	str	r3, [r7, #24]
        break;
 80021e2:	e012      	b.n	800220a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80021e4:	4b55      	ldr	r3, [pc, #340]	; (800233c <UART_SetConfig+0x27c>)
 80021e6:	61bb      	str	r3, [r7, #24]
        break;
 80021e8:	e00f      	b.n	800220a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021ea:	f7ff fa85 	bl	80016f8 <HAL_RCC_GetSysClockFreq>
 80021ee:	0003      	movs	r3, r0
 80021f0:	61bb      	str	r3, [r7, #24]
        break;
 80021f2:	e00a      	b.n	800220a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	021b      	lsls	r3, r3, #8
 80021f8:	61bb      	str	r3, [r7, #24]
        break;
 80021fa:	e006      	b.n	800220a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002200:	231e      	movs	r3, #30
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	2201      	movs	r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
        break;
 8002208:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d100      	bne.n	8002212 <UART_SetConfig+0x152>
 8002210:	e07a      	b.n	8002308 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	005a      	lsls	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	085b      	lsrs	r3, r3, #1
 800221c:	18d2      	adds	r2, r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	0019      	movs	r1, r3
 8002224:	0010      	movs	r0, r2
 8002226:	f7fd ff79 	bl	800011c <__udivsi3>
 800222a:	0003      	movs	r3, r0
 800222c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b0f      	cmp	r3, #15
 8002232:	d91c      	bls.n	800226e <UART_SetConfig+0x1ae>
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	2380      	movs	r3, #128	; 0x80
 8002238:	025b      	lsls	r3, r3, #9
 800223a:	429a      	cmp	r2, r3
 800223c:	d217      	bcs.n	800226e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	b29a      	uxth	r2, r3
 8002242:	200e      	movs	r0, #14
 8002244:	183b      	adds	r3, r7, r0
 8002246:	210f      	movs	r1, #15
 8002248:	438a      	bics	r2, r1
 800224a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	085b      	lsrs	r3, r3, #1
 8002250:	b29b      	uxth	r3, r3
 8002252:	2207      	movs	r2, #7
 8002254:	4013      	ands	r3, r2
 8002256:	b299      	uxth	r1, r3
 8002258:	183b      	adds	r3, r7, r0
 800225a:	183a      	adds	r2, r7, r0
 800225c:	8812      	ldrh	r2, [r2, #0]
 800225e:	430a      	orrs	r2, r1
 8002260:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	183a      	adds	r2, r7, r0
 8002268:	8812      	ldrh	r2, [r2, #0]
 800226a:	60da      	str	r2, [r3, #12]
 800226c:	e04c      	b.n	8002308 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800226e:	231e      	movs	r3, #30
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	2201      	movs	r2, #1
 8002274:	701a      	strb	r2, [r3, #0]
 8002276:	e047      	b.n	8002308 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002278:	231f      	movs	r3, #31
 800227a:	18fb      	adds	r3, r7, r3
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	2b08      	cmp	r3, #8
 8002280:	d015      	beq.n	80022ae <UART_SetConfig+0x1ee>
 8002282:	dc18      	bgt.n	80022b6 <UART_SetConfig+0x1f6>
 8002284:	2b04      	cmp	r3, #4
 8002286:	d00d      	beq.n	80022a4 <UART_SetConfig+0x1e4>
 8002288:	dc15      	bgt.n	80022b6 <UART_SetConfig+0x1f6>
 800228a:	2b00      	cmp	r3, #0
 800228c:	d002      	beq.n	8002294 <UART_SetConfig+0x1d4>
 800228e:	2b02      	cmp	r3, #2
 8002290:	d005      	beq.n	800229e <UART_SetConfig+0x1de>
 8002292:	e010      	b.n	80022b6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002294:	f7ff fa90 	bl	80017b8 <HAL_RCC_GetPCLK1Freq>
 8002298:	0003      	movs	r3, r0
 800229a:	61bb      	str	r3, [r7, #24]
        break;
 800229c:	e012      	b.n	80022c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800229e:	4b27      	ldr	r3, [pc, #156]	; (800233c <UART_SetConfig+0x27c>)
 80022a0:	61bb      	str	r3, [r7, #24]
        break;
 80022a2:	e00f      	b.n	80022c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022a4:	f7ff fa28 	bl	80016f8 <HAL_RCC_GetSysClockFreq>
 80022a8:	0003      	movs	r3, r0
 80022aa:	61bb      	str	r3, [r7, #24]
        break;
 80022ac:	e00a      	b.n	80022c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022ae:	2380      	movs	r3, #128	; 0x80
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	61bb      	str	r3, [r7, #24]
        break;
 80022b4:	e006      	b.n	80022c4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80022ba:	231e      	movs	r3, #30
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
        break;
 80022c2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d01e      	beq.n	8002308 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	085a      	lsrs	r2, r3, #1
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	18d2      	adds	r2, r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	0019      	movs	r1, r3
 80022da:	0010      	movs	r0, r2
 80022dc:	f7fd ff1e 	bl	800011c <__udivsi3>
 80022e0:	0003      	movs	r3, r0
 80022e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	2b0f      	cmp	r3, #15
 80022e8:	d90a      	bls.n	8002300 <UART_SetConfig+0x240>
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	2380      	movs	r3, #128	; 0x80
 80022ee:	025b      	lsls	r3, r3, #9
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d205      	bcs.n	8002300 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	e003      	b.n	8002308 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002300:	231e      	movs	r3, #30
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	2201      	movs	r2, #1
 8002306:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002314:	231e      	movs	r3, #30
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	781b      	ldrb	r3, [r3, #0]
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b008      	add	sp, #32
 8002320:	bd80      	pop	{r7, pc}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	ffff69f3 	.word	0xffff69f3
 8002328:	ffffcfff 	.word	0xffffcfff
 800232c:	fffff4ff 	.word	0xfffff4ff
 8002330:	40013800 	.word	0x40013800
 8002334:	40021000 	.word	0x40021000
 8002338:	40004400 	.word	0x40004400
 800233c:	007a1200 	.word	0x007a1200

08002340 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234c:	2201      	movs	r2, #1
 800234e:	4013      	ands	r3, r2
 8002350:	d00b      	beq.n	800236a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	4a4a      	ldr	r2, [pc, #296]	; (8002484 <UART_AdvFeatureConfig+0x144>)
 800235a:	4013      	ands	r3, r2
 800235c:	0019      	movs	r1, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	2202      	movs	r2, #2
 8002370:	4013      	ands	r3, r2
 8002372:	d00b      	beq.n	800238c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4a43      	ldr	r2, [pc, #268]	; (8002488 <UART_AdvFeatureConfig+0x148>)
 800237c:	4013      	ands	r3, r2
 800237e:	0019      	movs	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002390:	2204      	movs	r2, #4
 8002392:	4013      	ands	r3, r2
 8002394:	d00b      	beq.n	80023ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	4a3b      	ldr	r2, [pc, #236]	; (800248c <UART_AdvFeatureConfig+0x14c>)
 800239e:	4013      	ands	r3, r2
 80023a0:	0019      	movs	r1, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	2208      	movs	r2, #8
 80023b4:	4013      	ands	r3, r2
 80023b6:	d00b      	beq.n	80023d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	4a34      	ldr	r2, [pc, #208]	; (8002490 <UART_AdvFeatureConfig+0x150>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	0019      	movs	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	2210      	movs	r2, #16
 80023d6:	4013      	ands	r3, r2
 80023d8:	d00b      	beq.n	80023f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	4a2c      	ldr	r2, [pc, #176]	; (8002494 <UART_AdvFeatureConfig+0x154>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	0019      	movs	r1, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	2220      	movs	r2, #32
 80023f8:	4013      	ands	r3, r2
 80023fa:	d00b      	beq.n	8002414 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	4a25      	ldr	r2, [pc, #148]	; (8002498 <UART_AdvFeatureConfig+0x158>)
 8002404:	4013      	ands	r3, r2
 8002406:	0019      	movs	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	2240      	movs	r2, #64	; 0x40
 800241a:	4013      	ands	r3, r2
 800241c:	d01d      	beq.n	800245a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4a1d      	ldr	r2, [pc, #116]	; (800249c <UART_AdvFeatureConfig+0x15c>)
 8002426:	4013      	ands	r3, r2
 8002428:	0019      	movs	r1, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	035b      	lsls	r3, r3, #13
 800243e:	429a      	cmp	r2, r3
 8002440:	d10b      	bne.n	800245a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	4a15      	ldr	r2, [pc, #84]	; (80024a0 <UART_AdvFeatureConfig+0x160>)
 800244a:	4013      	ands	r3, r2
 800244c:	0019      	movs	r1, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	2280      	movs	r2, #128	; 0x80
 8002460:	4013      	ands	r3, r2
 8002462:	d00b      	beq.n	800247c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <UART_AdvFeatureConfig+0x164>)
 800246c:	4013      	ands	r3, r2
 800246e:	0019      	movs	r1, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	605a      	str	r2, [r3, #4]
  }
}
 800247c:	46c0      	nop			; (mov r8, r8)
 800247e:	46bd      	mov	sp, r7
 8002480:	b002      	add	sp, #8
 8002482:	bd80      	pop	{r7, pc}
 8002484:	fffdffff 	.word	0xfffdffff
 8002488:	fffeffff 	.word	0xfffeffff
 800248c:	fffbffff 	.word	0xfffbffff
 8002490:	ffff7fff 	.word	0xffff7fff
 8002494:	ffffefff 	.word	0xffffefff
 8002498:	ffffdfff 	.word	0xffffdfff
 800249c:	ffefffff 	.word	0xffefffff
 80024a0:	ff9fffff 	.word	0xff9fffff
 80024a4:	fff7ffff 	.word	0xfff7ffff

080024a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b092      	sub	sp, #72	; 0x48
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2284      	movs	r2, #132	; 0x84
 80024b4:	2100      	movs	r1, #0
 80024b6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80024b8:	f7fe faea 	bl	8000a90 <HAL_GetTick>
 80024bc:	0003      	movs	r3, r0
 80024be:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2208      	movs	r2, #8
 80024c8:	4013      	ands	r3, r2
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d12c      	bne.n	8002528 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024d0:	2280      	movs	r2, #128	; 0x80
 80024d2:	0391      	lsls	r1, r2, #14
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	4a46      	ldr	r2, [pc, #280]	; (80025f0 <UART_CheckIdleState+0x148>)
 80024d8:	9200      	str	r2, [sp, #0]
 80024da:	2200      	movs	r2, #0
 80024dc:	f000 f88c 	bl	80025f8 <UART_WaitOnFlagUntilTimeout>
 80024e0:	1e03      	subs	r3, r0, #0
 80024e2:	d021      	beq.n	8002528 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024e4:	f3ef 8310 	mrs	r3, PRIMASK
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80024ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80024ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80024ee:	2301      	movs	r3, #1
 80024f0:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f4:	f383 8810 	msr	PRIMASK, r3
}
 80024f8:	46c0      	nop			; (mov r8, r8)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2180      	movs	r1, #128	; 0x80
 8002506:	438a      	bics	r2, r1
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800250c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800250e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002510:	f383 8810 	msr	PRIMASK, r3
}
 8002514:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2220      	movs	r2, #32
 800251a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2278      	movs	r2, #120	; 0x78
 8002520:	2100      	movs	r1, #0
 8002522:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e05f      	b.n	80025e8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2204      	movs	r2, #4
 8002530:	4013      	ands	r3, r2
 8002532:	2b04      	cmp	r3, #4
 8002534:	d146      	bne.n	80025c4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002538:	2280      	movs	r2, #128	; 0x80
 800253a:	03d1      	lsls	r1, r2, #15
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	4a2c      	ldr	r2, [pc, #176]	; (80025f0 <UART_CheckIdleState+0x148>)
 8002540:	9200      	str	r2, [sp, #0]
 8002542:	2200      	movs	r2, #0
 8002544:	f000 f858 	bl	80025f8 <UART_WaitOnFlagUntilTimeout>
 8002548:	1e03      	subs	r3, r0, #0
 800254a:	d03b      	beq.n	80025c4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800254c:	f3ef 8310 	mrs	r3, PRIMASK
 8002550:	60fb      	str	r3, [r7, #12]
  return(result);
 8002552:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002554:	637b      	str	r3, [r7, #52]	; 0x34
 8002556:	2301      	movs	r3, #1
 8002558:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	f383 8810 	msr	PRIMASK, r3
}
 8002560:	46c0      	nop			; (mov r8, r8)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4921      	ldr	r1, [pc, #132]	; (80025f4 <UART_CheckIdleState+0x14c>)
 800256e:	400a      	ands	r2, r1
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002574:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f383 8810 	msr	PRIMASK, r3
}
 800257c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800257e:	f3ef 8310 	mrs	r3, PRIMASK
 8002582:	61bb      	str	r3, [r7, #24]
  return(result);
 8002584:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002586:	633b      	str	r3, [r7, #48]	; 0x30
 8002588:	2301      	movs	r3, #1
 800258a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f383 8810 	msr	PRIMASK, r3
}
 8002592:	46c0      	nop			; (mov r8, r8)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2101      	movs	r1, #1
 80025a0:	438a      	bics	r2, r1
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	f383 8810 	msr	PRIMASK, r3
}
 80025ae:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2280      	movs	r2, #128	; 0x80
 80025b4:	2120      	movs	r1, #32
 80025b6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2278      	movs	r2, #120	; 0x78
 80025bc:	2100      	movs	r1, #0
 80025be:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e011      	b.n	80025e8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2220      	movs	r2, #32
 80025c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2280      	movs	r2, #128	; 0x80
 80025ce:	2120      	movs	r1, #32
 80025d0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2278      	movs	r2, #120	; 0x78
 80025e2:	2100      	movs	r1, #0
 80025e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	0018      	movs	r0, r3
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b010      	add	sp, #64	; 0x40
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	01ffffff 	.word	0x01ffffff
 80025f4:	fffffedf 	.word	0xfffffedf

080025f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	1dfb      	adds	r3, r7, #7
 8002606:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002608:	e04b      	b.n	80026a2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	3301      	adds	r3, #1
 800260e:	d048      	beq.n	80026a2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002610:	f7fe fa3e 	bl	8000a90 <HAL_GetTick>
 8002614:	0002      	movs	r2, r0
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	429a      	cmp	r2, r3
 800261e:	d302      	bcc.n	8002626 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e04b      	b.n	80026c2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2204      	movs	r2, #4
 8002632:	4013      	ands	r3, r2
 8002634:	d035      	beq.n	80026a2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	2208      	movs	r2, #8
 800263e:	4013      	ands	r3, r2
 8002640:	2b08      	cmp	r3, #8
 8002642:	d111      	bne.n	8002668 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2208      	movs	r2, #8
 800264a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	0018      	movs	r0, r3
 8002650:	f000 f83c 	bl	80026cc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2284      	movs	r2, #132	; 0x84
 8002658:	2108      	movs	r1, #8
 800265a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2278      	movs	r2, #120	; 0x78
 8002660:	2100      	movs	r1, #0
 8002662:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e02c      	b.n	80026c2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	69da      	ldr	r2, [r3, #28]
 800266e:	2380      	movs	r3, #128	; 0x80
 8002670:	011b      	lsls	r3, r3, #4
 8002672:	401a      	ands	r2, r3
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	011b      	lsls	r3, r3, #4
 8002678:	429a      	cmp	r2, r3
 800267a:	d112      	bne.n	80026a2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2280      	movs	r2, #128	; 0x80
 8002682:	0112      	lsls	r2, r2, #4
 8002684:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	0018      	movs	r0, r3
 800268a:	f000 f81f 	bl	80026cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2284      	movs	r2, #132	; 0x84
 8002692:	2120      	movs	r1, #32
 8002694:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2278      	movs	r2, #120	; 0x78
 800269a:	2100      	movs	r1, #0
 800269c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e00f      	b.n	80026c2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	4013      	ands	r3, r2
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	425a      	negs	r2, r3
 80026b2:	4153      	adcs	r3, r2
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	001a      	movs	r2, r3
 80026b8:	1dfb      	adds	r3, r7, #7
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d0a4      	beq.n	800260a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	0018      	movs	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	b004      	add	sp, #16
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08e      	sub	sp, #56	; 0x38
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026d4:	f3ef 8310 	mrs	r3, PRIMASK
 80026d8:	617b      	str	r3, [r7, #20]
  return(result);
 80026da:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026dc:	637b      	str	r3, [r7, #52]	; 0x34
 80026de:	2301      	movs	r3, #1
 80026e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	f383 8810 	msr	PRIMASK, r3
}
 80026e8:	46c0      	nop			; (mov r8, r8)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4926      	ldr	r1, [pc, #152]	; (8002790 <UART_EndRxTransfer+0xc4>)
 80026f6:	400a      	ands	r2, r1
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f383 8810 	msr	PRIMASK, r3
}
 8002704:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002706:	f3ef 8310 	mrs	r3, PRIMASK
 800270a:	623b      	str	r3, [r7, #32]
  return(result);
 800270c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800270e:	633b      	str	r3, [r7, #48]	; 0x30
 8002710:	2301      	movs	r3, #1
 8002712:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002716:	f383 8810 	msr	PRIMASK, r3
}
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2101      	movs	r1, #1
 8002728:	438a      	bics	r2, r1
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002732:	f383 8810 	msr	PRIMASK, r3
}
 8002736:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800273c:	2b01      	cmp	r3, #1
 800273e:	d118      	bne.n	8002772 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002740:	f3ef 8310 	mrs	r3, PRIMASK
 8002744:	60bb      	str	r3, [r7, #8]
  return(result);
 8002746:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002748:	62fb      	str	r3, [r7, #44]	; 0x2c
 800274a:	2301      	movs	r3, #1
 800274c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f383 8810 	msr	PRIMASK, r3
}
 8002754:	46c0      	nop			; (mov r8, r8)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2110      	movs	r1, #16
 8002762:	438a      	bics	r2, r1
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002768:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	f383 8810 	msr	PRIMASK, r3
}
 8002770:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2280      	movs	r2, #128	; 0x80
 8002776:	2120      	movs	r1, #32
 8002778:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002786:	46c0      	nop			; (mov r8, r8)
 8002788:	46bd      	mov	sp, r7
 800278a:	b00e      	add	sp, #56	; 0x38
 800278c:	bd80      	pop	{r7, pc}
 800278e:	46c0      	nop			; (mov r8, r8)
 8002790:	fffffedf 	.word	0xfffffedf

08002794 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e05b      	b.n	8002864 <HAL_RS485Ex_Init+0xd0>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d107      	bne.n	80027c4 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2278      	movs	r2, #120	; 0x78
 80027b8:	2100      	movs	r1, #0
 80027ba:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	0018      	movs	r0, r3
 80027c0:	f7fe f806 	bl	80007d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2224      	movs	r2, #36	; 0x24
 80027c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2101      	movs	r1, #1
 80027d6:	438a      	bics	r2, r1
 80027d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	0018      	movs	r0, r3
 80027de:	f7ff fc6f 	bl	80020c0 <UART_SetConfig>
 80027e2:	0003      	movs	r3, r0
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e03b      	b.n	8002864 <HAL_RS485Ex_Init+0xd0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_RS485Ex_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	0018      	movs	r0, r3
 80027f8:	f7ff fda2 	bl	8002340 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2180      	movs	r1, #128	; 0x80
 8002808:	01c9      	lsls	r1, r1, #7
 800280a:	430a      	orrs	r2, r1
 800280c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	4a15      	ldr	r2, [pc, #84]	; (800286c <HAL_RS485Ex_Init+0xd8>)
 8002816:	4013      	ands	r3, r2
 8002818:	0019      	movs	r1, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	430a      	orrs	r2, r1
 8002822:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	055b      	lsls	r3, r3, #21
 8002828:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	041b      	lsls	r3, r3, #16
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4313      	orrs	r3, r2
 8002832:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a0d      	ldr	r2, [pc, #52]	; (8002870 <HAL_RS485Ex_Init+0xdc>)
 800283c:	4013      	ands	r3, r2
 800283e:	0019      	movs	r1, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	697a      	ldr	r2, [r7, #20]
 8002846:	430a      	orrs	r2, r1
 8002848:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2101      	movs	r1, #1
 8002856:	430a      	orrs	r2, r1
 8002858:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	0018      	movs	r0, r3
 800285e:	f7ff fe23 	bl	80024a8 <UART_CheckIdleState>
 8002862:	0003      	movs	r3, r0
}
 8002864:	0018      	movs	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	b006      	add	sp, #24
 800286a:	bd80      	pop	{r7, pc}
 800286c:	ffff7fff 	.word	0xffff7fff
 8002870:	fc00ffff 	.word	0xfc00ffff

08002874 <__errno>:
 8002874:	4b01      	ldr	r3, [pc, #4]	; (800287c <__errno+0x8>)
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	4770      	bx	lr
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	2000000c 	.word	0x2000000c

08002880 <__libc_init_array>:
 8002880:	b570      	push	{r4, r5, r6, lr}
 8002882:	2600      	movs	r6, #0
 8002884:	4d0c      	ldr	r5, [pc, #48]	; (80028b8 <__libc_init_array+0x38>)
 8002886:	4c0d      	ldr	r4, [pc, #52]	; (80028bc <__libc_init_array+0x3c>)
 8002888:	1b64      	subs	r4, r4, r5
 800288a:	10a4      	asrs	r4, r4, #2
 800288c:	42a6      	cmp	r6, r4
 800288e:	d109      	bne.n	80028a4 <__libc_init_array+0x24>
 8002890:	2600      	movs	r6, #0
 8002892:	f000 fc8b 	bl	80031ac <_init>
 8002896:	4d0a      	ldr	r5, [pc, #40]	; (80028c0 <__libc_init_array+0x40>)
 8002898:	4c0a      	ldr	r4, [pc, #40]	; (80028c4 <__libc_init_array+0x44>)
 800289a:	1b64      	subs	r4, r4, r5
 800289c:	10a4      	asrs	r4, r4, #2
 800289e:	42a6      	cmp	r6, r4
 80028a0:	d105      	bne.n	80028ae <__libc_init_array+0x2e>
 80028a2:	bd70      	pop	{r4, r5, r6, pc}
 80028a4:	00b3      	lsls	r3, r6, #2
 80028a6:	58eb      	ldr	r3, [r5, r3]
 80028a8:	4798      	blx	r3
 80028aa:	3601      	adds	r6, #1
 80028ac:	e7ee      	b.n	800288c <__libc_init_array+0xc>
 80028ae:	00b3      	lsls	r3, r6, #2
 80028b0:	58eb      	ldr	r3, [r5, r3]
 80028b2:	4798      	blx	r3
 80028b4:	3601      	adds	r6, #1
 80028b6:	e7f2      	b.n	800289e <__libc_init_array+0x1e>
 80028b8:	08003304 	.word	0x08003304
 80028bc:	08003304 	.word	0x08003304
 80028c0:	08003304 	.word	0x08003304
 80028c4:	08003308 	.word	0x08003308

080028c8 <memcpy>:
 80028c8:	2300      	movs	r3, #0
 80028ca:	b510      	push	{r4, lr}
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d100      	bne.n	80028d2 <memcpy+0xa>
 80028d0:	bd10      	pop	{r4, pc}
 80028d2:	5ccc      	ldrb	r4, [r1, r3]
 80028d4:	54c4      	strb	r4, [r0, r3]
 80028d6:	3301      	adds	r3, #1
 80028d8:	e7f8      	b.n	80028cc <memcpy+0x4>

080028da <memset>:
 80028da:	0003      	movs	r3, r0
 80028dc:	1882      	adds	r2, r0, r2
 80028de:	4293      	cmp	r3, r2
 80028e0:	d100      	bne.n	80028e4 <memset+0xa>
 80028e2:	4770      	bx	lr
 80028e4:	7019      	strb	r1, [r3, #0]
 80028e6:	3301      	adds	r3, #1
 80028e8:	e7f9      	b.n	80028de <memset+0x4>
	...

080028ec <_free_r>:
 80028ec:	b570      	push	{r4, r5, r6, lr}
 80028ee:	0005      	movs	r5, r0
 80028f0:	2900      	cmp	r1, #0
 80028f2:	d010      	beq.n	8002916 <_free_r+0x2a>
 80028f4:	1f0c      	subs	r4, r1, #4
 80028f6:	6823      	ldr	r3, [r4, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	da00      	bge.n	80028fe <_free_r+0x12>
 80028fc:	18e4      	adds	r4, r4, r3
 80028fe:	0028      	movs	r0, r5
 8002900:	f000 f90a 	bl	8002b18 <__malloc_lock>
 8002904:	4a1d      	ldr	r2, [pc, #116]	; (800297c <_free_r+0x90>)
 8002906:	6813      	ldr	r3, [r2, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d105      	bne.n	8002918 <_free_r+0x2c>
 800290c:	6063      	str	r3, [r4, #4]
 800290e:	6014      	str	r4, [r2, #0]
 8002910:	0028      	movs	r0, r5
 8002912:	f000 f909 	bl	8002b28 <__malloc_unlock>
 8002916:	bd70      	pop	{r4, r5, r6, pc}
 8002918:	42a3      	cmp	r3, r4
 800291a:	d908      	bls.n	800292e <_free_r+0x42>
 800291c:	6821      	ldr	r1, [r4, #0]
 800291e:	1860      	adds	r0, r4, r1
 8002920:	4283      	cmp	r3, r0
 8002922:	d1f3      	bne.n	800290c <_free_r+0x20>
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	1841      	adds	r1, r0, r1
 800292a:	6021      	str	r1, [r4, #0]
 800292c:	e7ee      	b.n	800290c <_free_r+0x20>
 800292e:	001a      	movs	r2, r3
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <_free_r+0x4e>
 8002936:	42a3      	cmp	r3, r4
 8002938:	d9f9      	bls.n	800292e <_free_r+0x42>
 800293a:	6811      	ldr	r1, [r2, #0]
 800293c:	1850      	adds	r0, r2, r1
 800293e:	42a0      	cmp	r0, r4
 8002940:	d10b      	bne.n	800295a <_free_r+0x6e>
 8002942:	6820      	ldr	r0, [r4, #0]
 8002944:	1809      	adds	r1, r1, r0
 8002946:	1850      	adds	r0, r2, r1
 8002948:	6011      	str	r1, [r2, #0]
 800294a:	4283      	cmp	r3, r0
 800294c:	d1e0      	bne.n	8002910 <_free_r+0x24>
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	1841      	adds	r1, r0, r1
 8002954:	6011      	str	r1, [r2, #0]
 8002956:	6053      	str	r3, [r2, #4]
 8002958:	e7da      	b.n	8002910 <_free_r+0x24>
 800295a:	42a0      	cmp	r0, r4
 800295c:	d902      	bls.n	8002964 <_free_r+0x78>
 800295e:	230c      	movs	r3, #12
 8002960:	602b      	str	r3, [r5, #0]
 8002962:	e7d5      	b.n	8002910 <_free_r+0x24>
 8002964:	6821      	ldr	r1, [r4, #0]
 8002966:	1860      	adds	r0, r4, r1
 8002968:	4283      	cmp	r3, r0
 800296a:	d103      	bne.n	8002974 <_free_r+0x88>
 800296c:	6818      	ldr	r0, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	1841      	adds	r1, r0, r1
 8002972:	6021      	str	r1, [r4, #0]
 8002974:	6063      	str	r3, [r4, #4]
 8002976:	6054      	str	r4, [r2, #4]
 8002978:	e7ca      	b.n	8002910 <_free_r+0x24>
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	200001ec 	.word	0x200001ec

08002980 <sbrk_aligned>:
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	4e0f      	ldr	r6, [pc, #60]	; (80029c0 <sbrk_aligned+0x40>)
 8002984:	000d      	movs	r5, r1
 8002986:	6831      	ldr	r1, [r6, #0]
 8002988:	0004      	movs	r4, r0
 800298a:	2900      	cmp	r1, #0
 800298c:	d102      	bne.n	8002994 <sbrk_aligned+0x14>
 800298e:	f000 f88f 	bl	8002ab0 <_sbrk_r>
 8002992:	6030      	str	r0, [r6, #0]
 8002994:	0029      	movs	r1, r5
 8002996:	0020      	movs	r0, r4
 8002998:	f000 f88a 	bl	8002ab0 <_sbrk_r>
 800299c:	1c43      	adds	r3, r0, #1
 800299e:	d00a      	beq.n	80029b6 <sbrk_aligned+0x36>
 80029a0:	2303      	movs	r3, #3
 80029a2:	1cc5      	adds	r5, r0, #3
 80029a4:	439d      	bics	r5, r3
 80029a6:	42a8      	cmp	r0, r5
 80029a8:	d007      	beq.n	80029ba <sbrk_aligned+0x3a>
 80029aa:	1a29      	subs	r1, r5, r0
 80029ac:	0020      	movs	r0, r4
 80029ae:	f000 f87f 	bl	8002ab0 <_sbrk_r>
 80029b2:	1c43      	adds	r3, r0, #1
 80029b4:	d101      	bne.n	80029ba <sbrk_aligned+0x3a>
 80029b6:	2501      	movs	r5, #1
 80029b8:	426d      	negs	r5, r5
 80029ba:	0028      	movs	r0, r5
 80029bc:	bd70      	pop	{r4, r5, r6, pc}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	200001f0 	.word	0x200001f0

080029c4 <_malloc_r>:
 80029c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80029c6:	2203      	movs	r2, #3
 80029c8:	1ccb      	adds	r3, r1, #3
 80029ca:	4393      	bics	r3, r2
 80029cc:	3308      	adds	r3, #8
 80029ce:	0006      	movs	r6, r0
 80029d0:	001f      	movs	r7, r3
 80029d2:	2b0c      	cmp	r3, #12
 80029d4:	d232      	bcs.n	8002a3c <_malloc_r+0x78>
 80029d6:	270c      	movs	r7, #12
 80029d8:	42b9      	cmp	r1, r7
 80029da:	d831      	bhi.n	8002a40 <_malloc_r+0x7c>
 80029dc:	0030      	movs	r0, r6
 80029de:	f000 f89b 	bl	8002b18 <__malloc_lock>
 80029e2:	4d32      	ldr	r5, [pc, #200]	; (8002aac <_malloc_r+0xe8>)
 80029e4:	682b      	ldr	r3, [r5, #0]
 80029e6:	001c      	movs	r4, r3
 80029e8:	2c00      	cmp	r4, #0
 80029ea:	d12e      	bne.n	8002a4a <_malloc_r+0x86>
 80029ec:	0039      	movs	r1, r7
 80029ee:	0030      	movs	r0, r6
 80029f0:	f7ff ffc6 	bl	8002980 <sbrk_aligned>
 80029f4:	0004      	movs	r4, r0
 80029f6:	1c43      	adds	r3, r0, #1
 80029f8:	d11e      	bne.n	8002a38 <_malloc_r+0x74>
 80029fa:	682c      	ldr	r4, [r5, #0]
 80029fc:	0025      	movs	r5, r4
 80029fe:	2d00      	cmp	r5, #0
 8002a00:	d14a      	bne.n	8002a98 <_malloc_r+0xd4>
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	0029      	movs	r1, r5
 8002a06:	18e3      	adds	r3, r4, r3
 8002a08:	0030      	movs	r0, r6
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	f000 f850 	bl	8002ab0 <_sbrk_r>
 8002a10:	9b01      	ldr	r3, [sp, #4]
 8002a12:	4283      	cmp	r3, r0
 8002a14:	d143      	bne.n	8002a9e <_malloc_r+0xda>
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	3703      	adds	r7, #3
 8002a1a:	1aff      	subs	r7, r7, r3
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	439f      	bics	r7, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	2f0c      	cmp	r7, #12
 8002a24:	d200      	bcs.n	8002a28 <_malloc_r+0x64>
 8002a26:	270c      	movs	r7, #12
 8002a28:	0039      	movs	r1, r7
 8002a2a:	0030      	movs	r0, r6
 8002a2c:	f7ff ffa8 	bl	8002980 <sbrk_aligned>
 8002a30:	1c43      	adds	r3, r0, #1
 8002a32:	d034      	beq.n	8002a9e <_malloc_r+0xda>
 8002a34:	6823      	ldr	r3, [r4, #0]
 8002a36:	19df      	adds	r7, r3, r7
 8002a38:	6027      	str	r7, [r4, #0]
 8002a3a:	e013      	b.n	8002a64 <_malloc_r+0xa0>
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	dacb      	bge.n	80029d8 <_malloc_r+0x14>
 8002a40:	230c      	movs	r3, #12
 8002a42:	2500      	movs	r5, #0
 8002a44:	6033      	str	r3, [r6, #0]
 8002a46:	0028      	movs	r0, r5
 8002a48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002a4a:	6822      	ldr	r2, [r4, #0]
 8002a4c:	1bd1      	subs	r1, r2, r7
 8002a4e:	d420      	bmi.n	8002a92 <_malloc_r+0xce>
 8002a50:	290b      	cmp	r1, #11
 8002a52:	d917      	bls.n	8002a84 <_malloc_r+0xc0>
 8002a54:	19e2      	adds	r2, r4, r7
 8002a56:	6027      	str	r7, [r4, #0]
 8002a58:	42a3      	cmp	r3, r4
 8002a5a:	d111      	bne.n	8002a80 <_malloc_r+0xbc>
 8002a5c:	602a      	str	r2, [r5, #0]
 8002a5e:	6863      	ldr	r3, [r4, #4]
 8002a60:	6011      	str	r1, [r2, #0]
 8002a62:	6053      	str	r3, [r2, #4]
 8002a64:	0030      	movs	r0, r6
 8002a66:	0025      	movs	r5, r4
 8002a68:	f000 f85e 	bl	8002b28 <__malloc_unlock>
 8002a6c:	2207      	movs	r2, #7
 8002a6e:	350b      	adds	r5, #11
 8002a70:	1d23      	adds	r3, r4, #4
 8002a72:	4395      	bics	r5, r2
 8002a74:	1aea      	subs	r2, r5, r3
 8002a76:	429d      	cmp	r5, r3
 8002a78:	d0e5      	beq.n	8002a46 <_malloc_r+0x82>
 8002a7a:	1b5b      	subs	r3, r3, r5
 8002a7c:	50a3      	str	r3, [r4, r2]
 8002a7e:	e7e2      	b.n	8002a46 <_malloc_r+0x82>
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	e7ec      	b.n	8002a5e <_malloc_r+0x9a>
 8002a84:	6862      	ldr	r2, [r4, #4]
 8002a86:	42a3      	cmp	r3, r4
 8002a88:	d101      	bne.n	8002a8e <_malloc_r+0xca>
 8002a8a:	602a      	str	r2, [r5, #0]
 8002a8c:	e7ea      	b.n	8002a64 <_malloc_r+0xa0>
 8002a8e:	605a      	str	r2, [r3, #4]
 8002a90:	e7e8      	b.n	8002a64 <_malloc_r+0xa0>
 8002a92:	0023      	movs	r3, r4
 8002a94:	6864      	ldr	r4, [r4, #4]
 8002a96:	e7a7      	b.n	80029e8 <_malloc_r+0x24>
 8002a98:	002c      	movs	r4, r5
 8002a9a:	686d      	ldr	r5, [r5, #4]
 8002a9c:	e7af      	b.n	80029fe <_malloc_r+0x3a>
 8002a9e:	230c      	movs	r3, #12
 8002aa0:	0030      	movs	r0, r6
 8002aa2:	6033      	str	r3, [r6, #0]
 8002aa4:	f000 f840 	bl	8002b28 <__malloc_unlock>
 8002aa8:	e7cd      	b.n	8002a46 <_malloc_r+0x82>
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	200001ec 	.word	0x200001ec

08002ab0 <_sbrk_r>:
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	b570      	push	{r4, r5, r6, lr}
 8002ab4:	4d06      	ldr	r5, [pc, #24]	; (8002ad0 <_sbrk_r+0x20>)
 8002ab6:	0004      	movs	r4, r0
 8002ab8:	0008      	movs	r0, r1
 8002aba:	602b      	str	r3, [r5, #0]
 8002abc:	f7fd ff28 	bl	8000910 <_sbrk>
 8002ac0:	1c43      	adds	r3, r0, #1
 8002ac2:	d103      	bne.n	8002acc <_sbrk_r+0x1c>
 8002ac4:	682b      	ldr	r3, [r5, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d000      	beq.n	8002acc <_sbrk_r+0x1c>
 8002aca:	6023      	str	r3, [r4, #0]
 8002acc:	bd70      	pop	{r4, r5, r6, pc}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	200001f8 	.word	0x200001f8

08002ad4 <siprintf>:
 8002ad4:	b40e      	push	{r1, r2, r3}
 8002ad6:	b500      	push	{lr}
 8002ad8:	490b      	ldr	r1, [pc, #44]	; (8002b08 <siprintf+0x34>)
 8002ada:	b09c      	sub	sp, #112	; 0x70
 8002adc:	ab1d      	add	r3, sp, #116	; 0x74
 8002ade:	9002      	str	r0, [sp, #8]
 8002ae0:	9006      	str	r0, [sp, #24]
 8002ae2:	9107      	str	r1, [sp, #28]
 8002ae4:	9104      	str	r1, [sp, #16]
 8002ae6:	4809      	ldr	r0, [pc, #36]	; (8002b0c <siprintf+0x38>)
 8002ae8:	4909      	ldr	r1, [pc, #36]	; (8002b10 <siprintf+0x3c>)
 8002aea:	cb04      	ldmia	r3!, {r2}
 8002aec:	9105      	str	r1, [sp, #20]
 8002aee:	6800      	ldr	r0, [r0, #0]
 8002af0:	a902      	add	r1, sp, #8
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	f000 f882 	bl	8002bfc <_svfiprintf_r>
 8002af8:	2300      	movs	r3, #0
 8002afa:	9a02      	ldr	r2, [sp, #8]
 8002afc:	7013      	strb	r3, [r2, #0]
 8002afe:	b01c      	add	sp, #112	; 0x70
 8002b00:	bc08      	pop	{r3}
 8002b02:	b003      	add	sp, #12
 8002b04:	4718      	bx	r3
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	7fffffff 	.word	0x7fffffff
 8002b0c:	2000000c 	.word	0x2000000c
 8002b10:	ffff0208 	.word	0xffff0208

08002b14 <__retarget_lock_acquire_recursive>:
 8002b14:	4770      	bx	lr

08002b16 <__retarget_lock_release_recursive>:
 8002b16:	4770      	bx	lr

08002b18 <__malloc_lock>:
 8002b18:	b510      	push	{r4, lr}
 8002b1a:	4802      	ldr	r0, [pc, #8]	; (8002b24 <__malloc_lock+0xc>)
 8002b1c:	f7ff fffa 	bl	8002b14 <__retarget_lock_acquire_recursive>
 8002b20:	bd10      	pop	{r4, pc}
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	200001f4 	.word	0x200001f4

08002b28 <__malloc_unlock>:
 8002b28:	b510      	push	{r4, lr}
 8002b2a:	4802      	ldr	r0, [pc, #8]	; (8002b34 <__malloc_unlock+0xc>)
 8002b2c:	f7ff fff3 	bl	8002b16 <__retarget_lock_release_recursive>
 8002b30:	bd10      	pop	{r4, pc}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	200001f4 	.word	0x200001f4

08002b38 <__ssputs_r>:
 8002b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b3a:	688e      	ldr	r6, [r1, #8]
 8002b3c:	b085      	sub	sp, #20
 8002b3e:	0007      	movs	r7, r0
 8002b40:	000c      	movs	r4, r1
 8002b42:	9203      	str	r2, [sp, #12]
 8002b44:	9301      	str	r3, [sp, #4]
 8002b46:	429e      	cmp	r6, r3
 8002b48:	d83c      	bhi.n	8002bc4 <__ssputs_r+0x8c>
 8002b4a:	2390      	movs	r3, #144	; 0x90
 8002b4c:	898a      	ldrh	r2, [r1, #12]
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	421a      	tst	r2, r3
 8002b52:	d034      	beq.n	8002bbe <__ssputs_r+0x86>
 8002b54:	6909      	ldr	r1, [r1, #16]
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	6960      	ldr	r0, [r4, #20]
 8002b5a:	1a5b      	subs	r3, r3, r1
 8002b5c:	9302      	str	r3, [sp, #8]
 8002b5e:	2303      	movs	r3, #3
 8002b60:	4343      	muls	r3, r0
 8002b62:	0fdd      	lsrs	r5, r3, #31
 8002b64:	18ed      	adds	r5, r5, r3
 8002b66:	9b01      	ldr	r3, [sp, #4]
 8002b68:	9802      	ldr	r0, [sp, #8]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	181b      	adds	r3, r3, r0
 8002b6e:	106d      	asrs	r5, r5, #1
 8002b70:	42ab      	cmp	r3, r5
 8002b72:	d900      	bls.n	8002b76 <__ssputs_r+0x3e>
 8002b74:	001d      	movs	r5, r3
 8002b76:	0553      	lsls	r3, r2, #21
 8002b78:	d532      	bpl.n	8002be0 <__ssputs_r+0xa8>
 8002b7a:	0029      	movs	r1, r5
 8002b7c:	0038      	movs	r0, r7
 8002b7e:	f7ff ff21 	bl	80029c4 <_malloc_r>
 8002b82:	1e06      	subs	r6, r0, #0
 8002b84:	d109      	bne.n	8002b9a <__ssputs_r+0x62>
 8002b86:	230c      	movs	r3, #12
 8002b88:	603b      	str	r3, [r7, #0]
 8002b8a:	2340      	movs	r3, #64	; 0x40
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	89a2      	ldrh	r2, [r4, #12]
 8002b90:	4240      	negs	r0, r0
 8002b92:	4313      	orrs	r3, r2
 8002b94:	81a3      	strh	r3, [r4, #12]
 8002b96:	b005      	add	sp, #20
 8002b98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b9a:	9a02      	ldr	r2, [sp, #8]
 8002b9c:	6921      	ldr	r1, [r4, #16]
 8002b9e:	f7ff fe93 	bl	80028c8 <memcpy>
 8002ba2:	89a3      	ldrh	r3, [r4, #12]
 8002ba4:	4a14      	ldr	r2, [pc, #80]	; (8002bf8 <__ssputs_r+0xc0>)
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	4313      	orrs	r3, r2
 8002bac:	81a3      	strh	r3, [r4, #12]
 8002bae:	9b02      	ldr	r3, [sp, #8]
 8002bb0:	6126      	str	r6, [r4, #16]
 8002bb2:	18f6      	adds	r6, r6, r3
 8002bb4:	6026      	str	r6, [r4, #0]
 8002bb6:	6165      	str	r5, [r4, #20]
 8002bb8:	9e01      	ldr	r6, [sp, #4]
 8002bba:	1aed      	subs	r5, r5, r3
 8002bbc:	60a5      	str	r5, [r4, #8]
 8002bbe:	9b01      	ldr	r3, [sp, #4]
 8002bc0:	429e      	cmp	r6, r3
 8002bc2:	d900      	bls.n	8002bc6 <__ssputs_r+0x8e>
 8002bc4:	9e01      	ldr	r6, [sp, #4]
 8002bc6:	0032      	movs	r2, r6
 8002bc8:	9903      	ldr	r1, [sp, #12]
 8002bca:	6820      	ldr	r0, [r4, #0]
 8002bcc:	f000 faa3 	bl	8003116 <memmove>
 8002bd0:	68a3      	ldr	r3, [r4, #8]
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	1b9b      	subs	r3, r3, r6
 8002bd6:	60a3      	str	r3, [r4, #8]
 8002bd8:	6823      	ldr	r3, [r4, #0]
 8002bda:	199e      	adds	r6, r3, r6
 8002bdc:	6026      	str	r6, [r4, #0]
 8002bde:	e7da      	b.n	8002b96 <__ssputs_r+0x5e>
 8002be0:	002a      	movs	r2, r5
 8002be2:	0038      	movs	r0, r7
 8002be4:	f000 faaa 	bl	800313c <_realloc_r>
 8002be8:	1e06      	subs	r6, r0, #0
 8002bea:	d1e0      	bne.n	8002bae <__ssputs_r+0x76>
 8002bec:	0038      	movs	r0, r7
 8002bee:	6921      	ldr	r1, [r4, #16]
 8002bf0:	f7ff fe7c 	bl	80028ec <_free_r>
 8002bf4:	e7c7      	b.n	8002b86 <__ssputs_r+0x4e>
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	fffffb7f 	.word	0xfffffb7f

08002bfc <_svfiprintf_r>:
 8002bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bfe:	b0a1      	sub	sp, #132	; 0x84
 8002c00:	9003      	str	r0, [sp, #12]
 8002c02:	001d      	movs	r5, r3
 8002c04:	898b      	ldrh	r3, [r1, #12]
 8002c06:	000f      	movs	r7, r1
 8002c08:	0016      	movs	r6, r2
 8002c0a:	061b      	lsls	r3, r3, #24
 8002c0c:	d511      	bpl.n	8002c32 <_svfiprintf_r+0x36>
 8002c0e:	690b      	ldr	r3, [r1, #16]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10e      	bne.n	8002c32 <_svfiprintf_r+0x36>
 8002c14:	2140      	movs	r1, #64	; 0x40
 8002c16:	f7ff fed5 	bl	80029c4 <_malloc_r>
 8002c1a:	6038      	str	r0, [r7, #0]
 8002c1c:	6138      	str	r0, [r7, #16]
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d105      	bne.n	8002c2e <_svfiprintf_r+0x32>
 8002c22:	230c      	movs	r3, #12
 8002c24:	9a03      	ldr	r2, [sp, #12]
 8002c26:	3801      	subs	r0, #1
 8002c28:	6013      	str	r3, [r2, #0]
 8002c2a:	b021      	add	sp, #132	; 0x84
 8002c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c2e:	2340      	movs	r3, #64	; 0x40
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	2300      	movs	r3, #0
 8002c34:	ac08      	add	r4, sp, #32
 8002c36:	6163      	str	r3, [r4, #20]
 8002c38:	3320      	adds	r3, #32
 8002c3a:	7663      	strb	r3, [r4, #25]
 8002c3c:	3310      	adds	r3, #16
 8002c3e:	76a3      	strb	r3, [r4, #26]
 8002c40:	9507      	str	r5, [sp, #28]
 8002c42:	0035      	movs	r5, r6
 8002c44:	782b      	ldrb	r3, [r5, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <_svfiprintf_r+0x52>
 8002c4a:	2b25      	cmp	r3, #37	; 0x25
 8002c4c:	d147      	bne.n	8002cde <_svfiprintf_r+0xe2>
 8002c4e:	1bab      	subs	r3, r5, r6
 8002c50:	9305      	str	r3, [sp, #20]
 8002c52:	42b5      	cmp	r5, r6
 8002c54:	d00c      	beq.n	8002c70 <_svfiprintf_r+0x74>
 8002c56:	0032      	movs	r2, r6
 8002c58:	0039      	movs	r1, r7
 8002c5a:	9803      	ldr	r0, [sp, #12]
 8002c5c:	f7ff ff6c 	bl	8002b38 <__ssputs_r>
 8002c60:	1c43      	adds	r3, r0, #1
 8002c62:	d100      	bne.n	8002c66 <_svfiprintf_r+0x6a>
 8002c64:	e0ae      	b.n	8002dc4 <_svfiprintf_r+0x1c8>
 8002c66:	6962      	ldr	r2, [r4, #20]
 8002c68:	9b05      	ldr	r3, [sp, #20]
 8002c6a:	4694      	mov	ip, r2
 8002c6c:	4463      	add	r3, ip
 8002c6e:	6163      	str	r3, [r4, #20]
 8002c70:	782b      	ldrb	r3, [r5, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d100      	bne.n	8002c78 <_svfiprintf_r+0x7c>
 8002c76:	e0a5      	b.n	8002dc4 <_svfiprintf_r+0x1c8>
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	4252      	negs	r2, r2
 8002c7e:	6062      	str	r2, [r4, #4]
 8002c80:	a904      	add	r1, sp, #16
 8002c82:	3254      	adds	r2, #84	; 0x54
 8002c84:	1852      	adds	r2, r2, r1
 8002c86:	1c6e      	adds	r6, r5, #1
 8002c88:	6023      	str	r3, [r4, #0]
 8002c8a:	60e3      	str	r3, [r4, #12]
 8002c8c:	60a3      	str	r3, [r4, #8]
 8002c8e:	7013      	strb	r3, [r2, #0]
 8002c90:	65a3      	str	r3, [r4, #88]	; 0x58
 8002c92:	2205      	movs	r2, #5
 8002c94:	7831      	ldrb	r1, [r6, #0]
 8002c96:	4854      	ldr	r0, [pc, #336]	; (8002de8 <_svfiprintf_r+0x1ec>)
 8002c98:	f000 fa32 	bl	8003100 <memchr>
 8002c9c:	1c75      	adds	r5, r6, #1
 8002c9e:	2800      	cmp	r0, #0
 8002ca0:	d11f      	bne.n	8002ce2 <_svfiprintf_r+0xe6>
 8002ca2:	6822      	ldr	r2, [r4, #0]
 8002ca4:	06d3      	lsls	r3, r2, #27
 8002ca6:	d504      	bpl.n	8002cb2 <_svfiprintf_r+0xb6>
 8002ca8:	2353      	movs	r3, #83	; 0x53
 8002caa:	a904      	add	r1, sp, #16
 8002cac:	185b      	adds	r3, r3, r1
 8002cae:	2120      	movs	r1, #32
 8002cb0:	7019      	strb	r1, [r3, #0]
 8002cb2:	0713      	lsls	r3, r2, #28
 8002cb4:	d504      	bpl.n	8002cc0 <_svfiprintf_r+0xc4>
 8002cb6:	2353      	movs	r3, #83	; 0x53
 8002cb8:	a904      	add	r1, sp, #16
 8002cba:	185b      	adds	r3, r3, r1
 8002cbc:	212b      	movs	r1, #43	; 0x2b
 8002cbe:	7019      	strb	r1, [r3, #0]
 8002cc0:	7833      	ldrb	r3, [r6, #0]
 8002cc2:	2b2a      	cmp	r3, #42	; 0x2a
 8002cc4:	d016      	beq.n	8002cf4 <_svfiprintf_r+0xf8>
 8002cc6:	0035      	movs	r5, r6
 8002cc8:	2100      	movs	r1, #0
 8002cca:	200a      	movs	r0, #10
 8002ccc:	68e3      	ldr	r3, [r4, #12]
 8002cce:	782a      	ldrb	r2, [r5, #0]
 8002cd0:	1c6e      	adds	r6, r5, #1
 8002cd2:	3a30      	subs	r2, #48	; 0x30
 8002cd4:	2a09      	cmp	r2, #9
 8002cd6:	d94e      	bls.n	8002d76 <_svfiprintf_r+0x17a>
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	d111      	bne.n	8002d00 <_svfiprintf_r+0x104>
 8002cdc:	e017      	b.n	8002d0e <_svfiprintf_r+0x112>
 8002cde:	3501      	adds	r5, #1
 8002ce0:	e7b0      	b.n	8002c44 <_svfiprintf_r+0x48>
 8002ce2:	4b41      	ldr	r3, [pc, #260]	; (8002de8 <_svfiprintf_r+0x1ec>)
 8002ce4:	6822      	ldr	r2, [r4, #0]
 8002ce6:	1ac0      	subs	r0, r0, r3
 8002ce8:	2301      	movs	r3, #1
 8002cea:	4083      	lsls	r3, r0
 8002cec:	4313      	orrs	r3, r2
 8002cee:	002e      	movs	r6, r5
 8002cf0:	6023      	str	r3, [r4, #0]
 8002cf2:	e7ce      	b.n	8002c92 <_svfiprintf_r+0x96>
 8002cf4:	9b07      	ldr	r3, [sp, #28]
 8002cf6:	1d19      	adds	r1, r3, #4
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	9107      	str	r1, [sp, #28]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	db01      	blt.n	8002d04 <_svfiprintf_r+0x108>
 8002d00:	930b      	str	r3, [sp, #44]	; 0x2c
 8002d02:	e004      	b.n	8002d0e <_svfiprintf_r+0x112>
 8002d04:	425b      	negs	r3, r3
 8002d06:	60e3      	str	r3, [r4, #12]
 8002d08:	2302      	movs	r3, #2
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	6023      	str	r3, [r4, #0]
 8002d0e:	782b      	ldrb	r3, [r5, #0]
 8002d10:	2b2e      	cmp	r3, #46	; 0x2e
 8002d12:	d10a      	bne.n	8002d2a <_svfiprintf_r+0x12e>
 8002d14:	786b      	ldrb	r3, [r5, #1]
 8002d16:	2b2a      	cmp	r3, #42	; 0x2a
 8002d18:	d135      	bne.n	8002d86 <_svfiprintf_r+0x18a>
 8002d1a:	9b07      	ldr	r3, [sp, #28]
 8002d1c:	3502      	adds	r5, #2
 8002d1e:	1d1a      	adds	r2, r3, #4
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	9207      	str	r2, [sp, #28]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	db2b      	blt.n	8002d80 <_svfiprintf_r+0x184>
 8002d28:	9309      	str	r3, [sp, #36]	; 0x24
 8002d2a:	4e30      	ldr	r6, [pc, #192]	; (8002dec <_svfiprintf_r+0x1f0>)
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	0030      	movs	r0, r6
 8002d30:	7829      	ldrb	r1, [r5, #0]
 8002d32:	f000 f9e5 	bl	8003100 <memchr>
 8002d36:	2800      	cmp	r0, #0
 8002d38:	d006      	beq.n	8002d48 <_svfiprintf_r+0x14c>
 8002d3a:	2340      	movs	r3, #64	; 0x40
 8002d3c:	1b80      	subs	r0, r0, r6
 8002d3e:	4083      	lsls	r3, r0
 8002d40:	6822      	ldr	r2, [r4, #0]
 8002d42:	3501      	adds	r5, #1
 8002d44:	4313      	orrs	r3, r2
 8002d46:	6023      	str	r3, [r4, #0]
 8002d48:	7829      	ldrb	r1, [r5, #0]
 8002d4a:	2206      	movs	r2, #6
 8002d4c:	4828      	ldr	r0, [pc, #160]	; (8002df0 <_svfiprintf_r+0x1f4>)
 8002d4e:	1c6e      	adds	r6, r5, #1
 8002d50:	7621      	strb	r1, [r4, #24]
 8002d52:	f000 f9d5 	bl	8003100 <memchr>
 8002d56:	2800      	cmp	r0, #0
 8002d58:	d03c      	beq.n	8002dd4 <_svfiprintf_r+0x1d8>
 8002d5a:	4b26      	ldr	r3, [pc, #152]	; (8002df4 <_svfiprintf_r+0x1f8>)
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d125      	bne.n	8002dac <_svfiprintf_r+0x1b0>
 8002d60:	2207      	movs	r2, #7
 8002d62:	9b07      	ldr	r3, [sp, #28]
 8002d64:	3307      	adds	r3, #7
 8002d66:	4393      	bics	r3, r2
 8002d68:	3308      	adds	r3, #8
 8002d6a:	9307      	str	r3, [sp, #28]
 8002d6c:	6963      	ldr	r3, [r4, #20]
 8002d6e:	9a04      	ldr	r2, [sp, #16]
 8002d70:	189b      	adds	r3, r3, r2
 8002d72:	6163      	str	r3, [r4, #20]
 8002d74:	e765      	b.n	8002c42 <_svfiprintf_r+0x46>
 8002d76:	4343      	muls	r3, r0
 8002d78:	0035      	movs	r5, r6
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	189b      	adds	r3, r3, r2
 8002d7e:	e7a6      	b.n	8002cce <_svfiprintf_r+0xd2>
 8002d80:	2301      	movs	r3, #1
 8002d82:	425b      	negs	r3, r3
 8002d84:	e7d0      	b.n	8002d28 <_svfiprintf_r+0x12c>
 8002d86:	2300      	movs	r3, #0
 8002d88:	200a      	movs	r0, #10
 8002d8a:	001a      	movs	r2, r3
 8002d8c:	3501      	adds	r5, #1
 8002d8e:	6063      	str	r3, [r4, #4]
 8002d90:	7829      	ldrb	r1, [r5, #0]
 8002d92:	1c6e      	adds	r6, r5, #1
 8002d94:	3930      	subs	r1, #48	; 0x30
 8002d96:	2909      	cmp	r1, #9
 8002d98:	d903      	bls.n	8002da2 <_svfiprintf_r+0x1a6>
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0c5      	beq.n	8002d2a <_svfiprintf_r+0x12e>
 8002d9e:	9209      	str	r2, [sp, #36]	; 0x24
 8002da0:	e7c3      	b.n	8002d2a <_svfiprintf_r+0x12e>
 8002da2:	4342      	muls	r2, r0
 8002da4:	0035      	movs	r5, r6
 8002da6:	2301      	movs	r3, #1
 8002da8:	1852      	adds	r2, r2, r1
 8002daa:	e7f1      	b.n	8002d90 <_svfiprintf_r+0x194>
 8002dac:	ab07      	add	r3, sp, #28
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	003a      	movs	r2, r7
 8002db2:	0021      	movs	r1, r4
 8002db4:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <_svfiprintf_r+0x1fc>)
 8002db6:	9803      	ldr	r0, [sp, #12]
 8002db8:	e000      	b.n	8002dbc <_svfiprintf_r+0x1c0>
 8002dba:	bf00      	nop
 8002dbc:	9004      	str	r0, [sp, #16]
 8002dbe:	9b04      	ldr	r3, [sp, #16]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	d1d3      	bne.n	8002d6c <_svfiprintf_r+0x170>
 8002dc4:	89bb      	ldrh	r3, [r7, #12]
 8002dc6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002dc8:	065b      	lsls	r3, r3, #25
 8002dca:	d400      	bmi.n	8002dce <_svfiprintf_r+0x1d2>
 8002dcc:	e72d      	b.n	8002c2a <_svfiprintf_r+0x2e>
 8002dce:	2001      	movs	r0, #1
 8002dd0:	4240      	negs	r0, r0
 8002dd2:	e72a      	b.n	8002c2a <_svfiprintf_r+0x2e>
 8002dd4:	ab07      	add	r3, sp, #28
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	003a      	movs	r2, r7
 8002dda:	0021      	movs	r1, r4
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <_svfiprintf_r+0x1fc>)
 8002dde:	9803      	ldr	r0, [sp, #12]
 8002de0:	f000 f87c 	bl	8002edc <_printf_i>
 8002de4:	e7ea      	b.n	8002dbc <_svfiprintf_r+0x1c0>
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	080032d0 	.word	0x080032d0
 8002dec:	080032d6 	.word	0x080032d6
 8002df0:	080032da 	.word	0x080032da
 8002df4:	00000000 	.word	0x00000000
 8002df8:	08002b39 	.word	0x08002b39

08002dfc <_printf_common>:
 8002dfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002dfe:	0015      	movs	r5, r2
 8002e00:	9301      	str	r3, [sp, #4]
 8002e02:	688a      	ldr	r2, [r1, #8]
 8002e04:	690b      	ldr	r3, [r1, #16]
 8002e06:	000c      	movs	r4, r1
 8002e08:	9000      	str	r0, [sp, #0]
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	da00      	bge.n	8002e10 <_printf_common+0x14>
 8002e0e:	0013      	movs	r3, r2
 8002e10:	0022      	movs	r2, r4
 8002e12:	602b      	str	r3, [r5, #0]
 8002e14:	3243      	adds	r2, #67	; 0x43
 8002e16:	7812      	ldrb	r2, [r2, #0]
 8002e18:	2a00      	cmp	r2, #0
 8002e1a:	d001      	beq.n	8002e20 <_printf_common+0x24>
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	602b      	str	r3, [r5, #0]
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	069b      	lsls	r3, r3, #26
 8002e24:	d502      	bpl.n	8002e2c <_printf_common+0x30>
 8002e26:	682b      	ldr	r3, [r5, #0]
 8002e28:	3302      	adds	r3, #2
 8002e2a:	602b      	str	r3, [r5, #0]
 8002e2c:	6822      	ldr	r2, [r4, #0]
 8002e2e:	2306      	movs	r3, #6
 8002e30:	0017      	movs	r7, r2
 8002e32:	401f      	ands	r7, r3
 8002e34:	421a      	tst	r2, r3
 8002e36:	d027      	beq.n	8002e88 <_printf_common+0x8c>
 8002e38:	0023      	movs	r3, r4
 8002e3a:	3343      	adds	r3, #67	; 0x43
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	1e5a      	subs	r2, r3, #1
 8002e40:	4193      	sbcs	r3, r2
 8002e42:	6822      	ldr	r2, [r4, #0]
 8002e44:	0692      	lsls	r2, r2, #26
 8002e46:	d430      	bmi.n	8002eaa <_printf_common+0xae>
 8002e48:	0022      	movs	r2, r4
 8002e4a:	9901      	ldr	r1, [sp, #4]
 8002e4c:	9800      	ldr	r0, [sp, #0]
 8002e4e:	9e08      	ldr	r6, [sp, #32]
 8002e50:	3243      	adds	r2, #67	; 0x43
 8002e52:	47b0      	blx	r6
 8002e54:	1c43      	adds	r3, r0, #1
 8002e56:	d025      	beq.n	8002ea4 <_printf_common+0xa8>
 8002e58:	2306      	movs	r3, #6
 8002e5a:	6820      	ldr	r0, [r4, #0]
 8002e5c:	682a      	ldr	r2, [r5, #0]
 8002e5e:	68e1      	ldr	r1, [r4, #12]
 8002e60:	2500      	movs	r5, #0
 8002e62:	4003      	ands	r3, r0
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d103      	bne.n	8002e70 <_printf_common+0x74>
 8002e68:	1a8d      	subs	r5, r1, r2
 8002e6a:	43eb      	mvns	r3, r5
 8002e6c:	17db      	asrs	r3, r3, #31
 8002e6e:	401d      	ands	r5, r3
 8002e70:	68a3      	ldr	r3, [r4, #8]
 8002e72:	6922      	ldr	r2, [r4, #16]
 8002e74:	4293      	cmp	r3, r2
 8002e76:	dd01      	ble.n	8002e7c <_printf_common+0x80>
 8002e78:	1a9b      	subs	r3, r3, r2
 8002e7a:	18ed      	adds	r5, r5, r3
 8002e7c:	2700      	movs	r7, #0
 8002e7e:	42bd      	cmp	r5, r7
 8002e80:	d120      	bne.n	8002ec4 <_printf_common+0xc8>
 8002e82:	2000      	movs	r0, #0
 8002e84:	e010      	b.n	8002ea8 <_printf_common+0xac>
 8002e86:	3701      	adds	r7, #1
 8002e88:	68e3      	ldr	r3, [r4, #12]
 8002e8a:	682a      	ldr	r2, [r5, #0]
 8002e8c:	1a9b      	subs	r3, r3, r2
 8002e8e:	42bb      	cmp	r3, r7
 8002e90:	ddd2      	ble.n	8002e38 <_printf_common+0x3c>
 8002e92:	0022      	movs	r2, r4
 8002e94:	2301      	movs	r3, #1
 8002e96:	9901      	ldr	r1, [sp, #4]
 8002e98:	9800      	ldr	r0, [sp, #0]
 8002e9a:	9e08      	ldr	r6, [sp, #32]
 8002e9c:	3219      	adds	r2, #25
 8002e9e:	47b0      	blx	r6
 8002ea0:	1c43      	adds	r3, r0, #1
 8002ea2:	d1f0      	bne.n	8002e86 <_printf_common+0x8a>
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	4240      	negs	r0, r0
 8002ea8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002eaa:	2030      	movs	r0, #48	; 0x30
 8002eac:	18e1      	adds	r1, r4, r3
 8002eae:	3143      	adds	r1, #67	; 0x43
 8002eb0:	7008      	strb	r0, [r1, #0]
 8002eb2:	0021      	movs	r1, r4
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	3145      	adds	r1, #69	; 0x45
 8002eb8:	7809      	ldrb	r1, [r1, #0]
 8002eba:	18a2      	adds	r2, r4, r2
 8002ebc:	3243      	adds	r2, #67	; 0x43
 8002ebe:	3302      	adds	r3, #2
 8002ec0:	7011      	strb	r1, [r2, #0]
 8002ec2:	e7c1      	b.n	8002e48 <_printf_common+0x4c>
 8002ec4:	0022      	movs	r2, r4
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	9901      	ldr	r1, [sp, #4]
 8002eca:	9800      	ldr	r0, [sp, #0]
 8002ecc:	9e08      	ldr	r6, [sp, #32]
 8002ece:	321a      	adds	r2, #26
 8002ed0:	47b0      	blx	r6
 8002ed2:	1c43      	adds	r3, r0, #1
 8002ed4:	d0e6      	beq.n	8002ea4 <_printf_common+0xa8>
 8002ed6:	3701      	adds	r7, #1
 8002ed8:	e7d1      	b.n	8002e7e <_printf_common+0x82>
	...

08002edc <_printf_i>:
 8002edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ede:	b08b      	sub	sp, #44	; 0x2c
 8002ee0:	9206      	str	r2, [sp, #24]
 8002ee2:	000a      	movs	r2, r1
 8002ee4:	3243      	adds	r2, #67	; 0x43
 8002ee6:	9307      	str	r3, [sp, #28]
 8002ee8:	9005      	str	r0, [sp, #20]
 8002eea:	9204      	str	r2, [sp, #16]
 8002eec:	7e0a      	ldrb	r2, [r1, #24]
 8002eee:	000c      	movs	r4, r1
 8002ef0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002ef2:	2a78      	cmp	r2, #120	; 0x78
 8002ef4:	d807      	bhi.n	8002f06 <_printf_i+0x2a>
 8002ef6:	2a62      	cmp	r2, #98	; 0x62
 8002ef8:	d809      	bhi.n	8002f0e <_printf_i+0x32>
 8002efa:	2a00      	cmp	r2, #0
 8002efc:	d100      	bne.n	8002f00 <_printf_i+0x24>
 8002efe:	e0c1      	b.n	8003084 <_printf_i+0x1a8>
 8002f00:	2a58      	cmp	r2, #88	; 0x58
 8002f02:	d100      	bne.n	8002f06 <_printf_i+0x2a>
 8002f04:	e08c      	b.n	8003020 <_printf_i+0x144>
 8002f06:	0026      	movs	r6, r4
 8002f08:	3642      	adds	r6, #66	; 0x42
 8002f0a:	7032      	strb	r2, [r6, #0]
 8002f0c:	e022      	b.n	8002f54 <_printf_i+0x78>
 8002f0e:	0010      	movs	r0, r2
 8002f10:	3863      	subs	r0, #99	; 0x63
 8002f12:	2815      	cmp	r0, #21
 8002f14:	d8f7      	bhi.n	8002f06 <_printf_i+0x2a>
 8002f16:	f7fd f8f7 	bl	8000108 <__gnu_thumb1_case_shi>
 8002f1a:	0016      	.short	0x0016
 8002f1c:	fff6001f 	.word	0xfff6001f
 8002f20:	fff6fff6 	.word	0xfff6fff6
 8002f24:	001ffff6 	.word	0x001ffff6
 8002f28:	fff6fff6 	.word	0xfff6fff6
 8002f2c:	fff6fff6 	.word	0xfff6fff6
 8002f30:	003600a8 	.word	0x003600a8
 8002f34:	fff6009a 	.word	0xfff6009a
 8002f38:	00b9fff6 	.word	0x00b9fff6
 8002f3c:	0036fff6 	.word	0x0036fff6
 8002f40:	fff6fff6 	.word	0xfff6fff6
 8002f44:	009e      	.short	0x009e
 8002f46:	0026      	movs	r6, r4
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	3642      	adds	r6, #66	; 0x42
 8002f4c:	1d11      	adds	r1, r2, #4
 8002f4e:	6019      	str	r1, [r3, #0]
 8002f50:	6813      	ldr	r3, [r2, #0]
 8002f52:	7033      	strb	r3, [r6, #0]
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0a7      	b.n	80030a8 <_printf_i+0x1cc>
 8002f58:	6808      	ldr	r0, [r1, #0]
 8002f5a:	6819      	ldr	r1, [r3, #0]
 8002f5c:	1d0a      	adds	r2, r1, #4
 8002f5e:	0605      	lsls	r5, r0, #24
 8002f60:	d50b      	bpl.n	8002f7a <_printf_i+0x9e>
 8002f62:	680d      	ldr	r5, [r1, #0]
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	2d00      	cmp	r5, #0
 8002f68:	da03      	bge.n	8002f72 <_printf_i+0x96>
 8002f6a:	232d      	movs	r3, #45	; 0x2d
 8002f6c:	9a04      	ldr	r2, [sp, #16]
 8002f6e:	426d      	negs	r5, r5
 8002f70:	7013      	strb	r3, [r2, #0]
 8002f72:	4b61      	ldr	r3, [pc, #388]	; (80030f8 <_printf_i+0x21c>)
 8002f74:	270a      	movs	r7, #10
 8002f76:	9303      	str	r3, [sp, #12]
 8002f78:	e01b      	b.n	8002fb2 <_printf_i+0xd6>
 8002f7a:	680d      	ldr	r5, [r1, #0]
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	0641      	lsls	r1, r0, #25
 8002f80:	d5f1      	bpl.n	8002f66 <_printf_i+0x8a>
 8002f82:	b22d      	sxth	r5, r5
 8002f84:	e7ef      	b.n	8002f66 <_printf_i+0x8a>
 8002f86:	680d      	ldr	r5, [r1, #0]
 8002f88:	6819      	ldr	r1, [r3, #0]
 8002f8a:	1d08      	adds	r0, r1, #4
 8002f8c:	6018      	str	r0, [r3, #0]
 8002f8e:	062e      	lsls	r6, r5, #24
 8002f90:	d501      	bpl.n	8002f96 <_printf_i+0xba>
 8002f92:	680d      	ldr	r5, [r1, #0]
 8002f94:	e003      	b.n	8002f9e <_printf_i+0xc2>
 8002f96:	066d      	lsls	r5, r5, #25
 8002f98:	d5fb      	bpl.n	8002f92 <_printf_i+0xb6>
 8002f9a:	680d      	ldr	r5, [r1, #0]
 8002f9c:	b2ad      	uxth	r5, r5
 8002f9e:	4b56      	ldr	r3, [pc, #344]	; (80030f8 <_printf_i+0x21c>)
 8002fa0:	2708      	movs	r7, #8
 8002fa2:	9303      	str	r3, [sp, #12]
 8002fa4:	2a6f      	cmp	r2, #111	; 0x6f
 8002fa6:	d000      	beq.n	8002faa <_printf_i+0xce>
 8002fa8:	3702      	adds	r7, #2
 8002faa:	0023      	movs	r3, r4
 8002fac:	2200      	movs	r2, #0
 8002fae:	3343      	adds	r3, #67	; 0x43
 8002fb0:	701a      	strb	r2, [r3, #0]
 8002fb2:	6863      	ldr	r3, [r4, #4]
 8002fb4:	60a3      	str	r3, [r4, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	db03      	blt.n	8002fc2 <_printf_i+0xe6>
 8002fba:	2204      	movs	r2, #4
 8002fbc:	6821      	ldr	r1, [r4, #0]
 8002fbe:	4391      	bics	r1, r2
 8002fc0:	6021      	str	r1, [r4, #0]
 8002fc2:	2d00      	cmp	r5, #0
 8002fc4:	d102      	bne.n	8002fcc <_printf_i+0xf0>
 8002fc6:	9e04      	ldr	r6, [sp, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00c      	beq.n	8002fe6 <_printf_i+0x10a>
 8002fcc:	9e04      	ldr	r6, [sp, #16]
 8002fce:	0028      	movs	r0, r5
 8002fd0:	0039      	movs	r1, r7
 8002fd2:	f7fd f929 	bl	8000228 <__aeabi_uidivmod>
 8002fd6:	9b03      	ldr	r3, [sp, #12]
 8002fd8:	3e01      	subs	r6, #1
 8002fda:	5c5b      	ldrb	r3, [r3, r1]
 8002fdc:	7033      	strb	r3, [r6, #0]
 8002fde:	002b      	movs	r3, r5
 8002fe0:	0005      	movs	r5, r0
 8002fe2:	429f      	cmp	r7, r3
 8002fe4:	d9f3      	bls.n	8002fce <_printf_i+0xf2>
 8002fe6:	2f08      	cmp	r7, #8
 8002fe8:	d109      	bne.n	8002ffe <_printf_i+0x122>
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	07db      	lsls	r3, r3, #31
 8002fee:	d506      	bpl.n	8002ffe <_printf_i+0x122>
 8002ff0:	6863      	ldr	r3, [r4, #4]
 8002ff2:	6922      	ldr	r2, [r4, #16]
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	dc02      	bgt.n	8002ffe <_printf_i+0x122>
 8002ff8:	2330      	movs	r3, #48	; 0x30
 8002ffa:	3e01      	subs	r6, #1
 8002ffc:	7033      	strb	r3, [r6, #0]
 8002ffe:	9b04      	ldr	r3, [sp, #16]
 8003000:	1b9b      	subs	r3, r3, r6
 8003002:	6123      	str	r3, [r4, #16]
 8003004:	9b07      	ldr	r3, [sp, #28]
 8003006:	0021      	movs	r1, r4
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	9805      	ldr	r0, [sp, #20]
 800300c:	9b06      	ldr	r3, [sp, #24]
 800300e:	aa09      	add	r2, sp, #36	; 0x24
 8003010:	f7ff fef4 	bl	8002dfc <_printf_common>
 8003014:	1c43      	adds	r3, r0, #1
 8003016:	d14c      	bne.n	80030b2 <_printf_i+0x1d6>
 8003018:	2001      	movs	r0, #1
 800301a:	4240      	negs	r0, r0
 800301c:	b00b      	add	sp, #44	; 0x2c
 800301e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003020:	3145      	adds	r1, #69	; 0x45
 8003022:	700a      	strb	r2, [r1, #0]
 8003024:	4a34      	ldr	r2, [pc, #208]	; (80030f8 <_printf_i+0x21c>)
 8003026:	9203      	str	r2, [sp, #12]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	6821      	ldr	r1, [r4, #0]
 800302c:	ca20      	ldmia	r2!, {r5}
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	0608      	lsls	r0, r1, #24
 8003032:	d516      	bpl.n	8003062 <_printf_i+0x186>
 8003034:	07cb      	lsls	r3, r1, #31
 8003036:	d502      	bpl.n	800303e <_printf_i+0x162>
 8003038:	2320      	movs	r3, #32
 800303a:	4319      	orrs	r1, r3
 800303c:	6021      	str	r1, [r4, #0]
 800303e:	2710      	movs	r7, #16
 8003040:	2d00      	cmp	r5, #0
 8003042:	d1b2      	bne.n	8002faa <_printf_i+0xce>
 8003044:	2320      	movs	r3, #32
 8003046:	6822      	ldr	r2, [r4, #0]
 8003048:	439a      	bics	r2, r3
 800304a:	6022      	str	r2, [r4, #0]
 800304c:	e7ad      	b.n	8002faa <_printf_i+0xce>
 800304e:	2220      	movs	r2, #32
 8003050:	6809      	ldr	r1, [r1, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	6022      	str	r2, [r4, #0]
 8003056:	0022      	movs	r2, r4
 8003058:	2178      	movs	r1, #120	; 0x78
 800305a:	3245      	adds	r2, #69	; 0x45
 800305c:	7011      	strb	r1, [r2, #0]
 800305e:	4a27      	ldr	r2, [pc, #156]	; (80030fc <_printf_i+0x220>)
 8003060:	e7e1      	b.n	8003026 <_printf_i+0x14a>
 8003062:	0648      	lsls	r0, r1, #25
 8003064:	d5e6      	bpl.n	8003034 <_printf_i+0x158>
 8003066:	b2ad      	uxth	r5, r5
 8003068:	e7e4      	b.n	8003034 <_printf_i+0x158>
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	680d      	ldr	r5, [r1, #0]
 800306e:	1d10      	adds	r0, r2, #4
 8003070:	6949      	ldr	r1, [r1, #20]
 8003072:	6018      	str	r0, [r3, #0]
 8003074:	6813      	ldr	r3, [r2, #0]
 8003076:	062e      	lsls	r6, r5, #24
 8003078:	d501      	bpl.n	800307e <_printf_i+0x1a2>
 800307a:	6019      	str	r1, [r3, #0]
 800307c:	e002      	b.n	8003084 <_printf_i+0x1a8>
 800307e:	066d      	lsls	r5, r5, #25
 8003080:	d5fb      	bpl.n	800307a <_printf_i+0x19e>
 8003082:	8019      	strh	r1, [r3, #0]
 8003084:	2300      	movs	r3, #0
 8003086:	9e04      	ldr	r6, [sp, #16]
 8003088:	6123      	str	r3, [r4, #16]
 800308a:	e7bb      	b.n	8003004 <_printf_i+0x128>
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	1d11      	adds	r1, r2, #4
 8003090:	6019      	str	r1, [r3, #0]
 8003092:	6816      	ldr	r6, [r2, #0]
 8003094:	2100      	movs	r1, #0
 8003096:	0030      	movs	r0, r6
 8003098:	6862      	ldr	r2, [r4, #4]
 800309a:	f000 f831 	bl	8003100 <memchr>
 800309e:	2800      	cmp	r0, #0
 80030a0:	d001      	beq.n	80030a6 <_printf_i+0x1ca>
 80030a2:	1b80      	subs	r0, r0, r6
 80030a4:	6060      	str	r0, [r4, #4]
 80030a6:	6863      	ldr	r3, [r4, #4]
 80030a8:	6123      	str	r3, [r4, #16]
 80030aa:	2300      	movs	r3, #0
 80030ac:	9a04      	ldr	r2, [sp, #16]
 80030ae:	7013      	strb	r3, [r2, #0]
 80030b0:	e7a8      	b.n	8003004 <_printf_i+0x128>
 80030b2:	6923      	ldr	r3, [r4, #16]
 80030b4:	0032      	movs	r2, r6
 80030b6:	9906      	ldr	r1, [sp, #24]
 80030b8:	9805      	ldr	r0, [sp, #20]
 80030ba:	9d07      	ldr	r5, [sp, #28]
 80030bc:	47a8      	blx	r5
 80030be:	1c43      	adds	r3, r0, #1
 80030c0:	d0aa      	beq.n	8003018 <_printf_i+0x13c>
 80030c2:	6823      	ldr	r3, [r4, #0]
 80030c4:	079b      	lsls	r3, r3, #30
 80030c6:	d415      	bmi.n	80030f4 <_printf_i+0x218>
 80030c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030ca:	68e0      	ldr	r0, [r4, #12]
 80030cc:	4298      	cmp	r0, r3
 80030ce:	daa5      	bge.n	800301c <_printf_i+0x140>
 80030d0:	0018      	movs	r0, r3
 80030d2:	e7a3      	b.n	800301c <_printf_i+0x140>
 80030d4:	0022      	movs	r2, r4
 80030d6:	2301      	movs	r3, #1
 80030d8:	9906      	ldr	r1, [sp, #24]
 80030da:	9805      	ldr	r0, [sp, #20]
 80030dc:	9e07      	ldr	r6, [sp, #28]
 80030de:	3219      	adds	r2, #25
 80030e0:	47b0      	blx	r6
 80030e2:	1c43      	adds	r3, r0, #1
 80030e4:	d098      	beq.n	8003018 <_printf_i+0x13c>
 80030e6:	3501      	adds	r5, #1
 80030e8:	68e3      	ldr	r3, [r4, #12]
 80030ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80030ec:	1a9b      	subs	r3, r3, r2
 80030ee:	42ab      	cmp	r3, r5
 80030f0:	dcf0      	bgt.n	80030d4 <_printf_i+0x1f8>
 80030f2:	e7e9      	b.n	80030c8 <_printf_i+0x1ec>
 80030f4:	2500      	movs	r5, #0
 80030f6:	e7f7      	b.n	80030e8 <_printf_i+0x20c>
 80030f8:	080032e1 	.word	0x080032e1
 80030fc:	080032f2 	.word	0x080032f2

08003100 <memchr>:
 8003100:	b2c9      	uxtb	r1, r1
 8003102:	1882      	adds	r2, r0, r2
 8003104:	4290      	cmp	r0, r2
 8003106:	d101      	bne.n	800310c <memchr+0xc>
 8003108:	2000      	movs	r0, #0
 800310a:	4770      	bx	lr
 800310c:	7803      	ldrb	r3, [r0, #0]
 800310e:	428b      	cmp	r3, r1
 8003110:	d0fb      	beq.n	800310a <memchr+0xa>
 8003112:	3001      	adds	r0, #1
 8003114:	e7f6      	b.n	8003104 <memchr+0x4>

08003116 <memmove>:
 8003116:	b510      	push	{r4, lr}
 8003118:	4288      	cmp	r0, r1
 800311a:	d902      	bls.n	8003122 <memmove+0xc>
 800311c:	188b      	adds	r3, r1, r2
 800311e:	4298      	cmp	r0, r3
 8003120:	d303      	bcc.n	800312a <memmove+0x14>
 8003122:	2300      	movs	r3, #0
 8003124:	e007      	b.n	8003136 <memmove+0x20>
 8003126:	5c8b      	ldrb	r3, [r1, r2]
 8003128:	5483      	strb	r3, [r0, r2]
 800312a:	3a01      	subs	r2, #1
 800312c:	d2fb      	bcs.n	8003126 <memmove+0x10>
 800312e:	bd10      	pop	{r4, pc}
 8003130:	5ccc      	ldrb	r4, [r1, r3]
 8003132:	54c4      	strb	r4, [r0, r3]
 8003134:	3301      	adds	r3, #1
 8003136:	429a      	cmp	r2, r3
 8003138:	d1fa      	bne.n	8003130 <memmove+0x1a>
 800313a:	e7f8      	b.n	800312e <memmove+0x18>

0800313c <_realloc_r>:
 800313c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800313e:	0007      	movs	r7, r0
 8003140:	000e      	movs	r6, r1
 8003142:	0014      	movs	r4, r2
 8003144:	2900      	cmp	r1, #0
 8003146:	d105      	bne.n	8003154 <_realloc_r+0x18>
 8003148:	0011      	movs	r1, r2
 800314a:	f7ff fc3b 	bl	80029c4 <_malloc_r>
 800314e:	0005      	movs	r5, r0
 8003150:	0028      	movs	r0, r5
 8003152:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003154:	2a00      	cmp	r2, #0
 8003156:	d103      	bne.n	8003160 <_realloc_r+0x24>
 8003158:	f7ff fbc8 	bl	80028ec <_free_r>
 800315c:	0025      	movs	r5, r4
 800315e:	e7f7      	b.n	8003150 <_realloc_r+0x14>
 8003160:	f000 f81b 	bl	800319a <_malloc_usable_size_r>
 8003164:	9001      	str	r0, [sp, #4]
 8003166:	4284      	cmp	r4, r0
 8003168:	d803      	bhi.n	8003172 <_realloc_r+0x36>
 800316a:	0035      	movs	r5, r6
 800316c:	0843      	lsrs	r3, r0, #1
 800316e:	42a3      	cmp	r3, r4
 8003170:	d3ee      	bcc.n	8003150 <_realloc_r+0x14>
 8003172:	0021      	movs	r1, r4
 8003174:	0038      	movs	r0, r7
 8003176:	f7ff fc25 	bl	80029c4 <_malloc_r>
 800317a:	1e05      	subs	r5, r0, #0
 800317c:	d0e8      	beq.n	8003150 <_realloc_r+0x14>
 800317e:	9b01      	ldr	r3, [sp, #4]
 8003180:	0022      	movs	r2, r4
 8003182:	429c      	cmp	r4, r3
 8003184:	d900      	bls.n	8003188 <_realloc_r+0x4c>
 8003186:	001a      	movs	r2, r3
 8003188:	0031      	movs	r1, r6
 800318a:	0028      	movs	r0, r5
 800318c:	f7ff fb9c 	bl	80028c8 <memcpy>
 8003190:	0031      	movs	r1, r6
 8003192:	0038      	movs	r0, r7
 8003194:	f7ff fbaa 	bl	80028ec <_free_r>
 8003198:	e7da      	b.n	8003150 <_realloc_r+0x14>

0800319a <_malloc_usable_size_r>:
 800319a:	1f0b      	subs	r3, r1, #4
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	1f18      	subs	r0, r3, #4
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	da01      	bge.n	80031a8 <_malloc_usable_size_r+0xe>
 80031a4:	580b      	ldr	r3, [r1, r0]
 80031a6:	18c0      	adds	r0, r0, r3
 80031a8:	4770      	bx	lr
	...

080031ac <_init>:
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ae:	46c0      	nop			; (mov r8, r8)
 80031b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b2:	bc08      	pop	{r3}
 80031b4:	469e      	mov	lr, r3
 80031b6:	4770      	bx	lr

080031b8 <_fini>:
 80031b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031be:	bc08      	pop	{r3}
 80031c0:	469e      	mov	lr, r3
 80031c2:	4770      	bx	lr
