module counter(
	input clk, rst,
	output reg[6:0] count,
);

/* Enfoque 1: */
always@(posedge pb or negedge rst)
begin 
	if(~rst)
		count <= 7'b0000000;
	else if(select == 1)
		count <= count + 7'b0000001;
	else if(select == 0)
		count <= count - 7'b0000001;
end
