#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012af88a85b0 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale -9 -12;
P_0000012af8818520 .param/l "Input_data_width" 1 2 7, +C4<00000000000000000000000000001000>;
P_0000012af8818558 .param/l "Output_data_width" 1 2 8, +C4<00000000000000000000000000010000>;
v0000012af8916260_0 .var "A", 7 0;
v0000012af8916c60_0 .var "ALU_EN", 0 0;
v0000012af8916d00_0 .var "ALU_FUN", 3 0;
v0000012af89168a0_0 .net "ALU_OUT", 15 0, v0000012af88b05f0_0;  1 drivers
v0000012af89159a0_0 .var "B", 7 0;
v0000012af8915a40_0 .var "CLK", 0 0;
v0000012af8915e00_0 .net "OUT_VALID", 0 0, v0000012af890f540_0;  1 drivers
v0000012af8916620_0 .var "RST", 0 0;
v0000012af8915540_0 .var "exp_out_bits", 15 0;
v0000012af8916da0_0 .var "exp_valid", 0 0;
v0000012af8915ae0_0 .var/i "fail_count", 31 0;
v0000012af8915b80_0 .var/i "pass_count", 31 0;
v0000012af89164e0_0 .var/i "total_tests", 31 0;
S_0000012af88a3260 .scope module, "DUT" "ALU" 2 23, 3 7 0, S_0000012af88a85b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 16 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_0000012af88185a0 .param/l "Input_data_width" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000012af88185d8 .param/l "Output_data_width" 0 3 7, +C4<00000000000000000000000000010000>;
v0000012af890fea0_0 .net "A", 7 0, v0000012af8916260_0;  1 drivers
v0000012af890f7c0_0 .net "ALU_EN", 0 0, v0000012af8916c60_0;  1 drivers
v0000012af890f680_0 .net "ALU_FUN", 3 0, v0000012af8916d00_0;  1 drivers
v0000012af890f9a0_0 .net "ALU_OUT", 15 0, v0000012af88b05f0_0;  alias, 1 drivers
v0000012af890fb80_0 .net "Arith_Enable_internal", 0 0, v0000012af8910940_0;  1 drivers
v0000012af89104e0_0 .net "Arith_Flag_internal", 0 0, v0000012af88b07d0_0;  1 drivers
v0000012af890f0e0_0 .net/s "Arith_out_internal", 15 0, v0000012af88b0870_0;  1 drivers
v0000012af890edc0_0 .net "B", 7 0, v0000012af89159a0_0;  1 drivers
v0000012af890ffe0_0 .net "CLK", 0 0, v0000012af8915a40_0;  1 drivers
v0000012af8910080_0 .net "CMP_Enable_internal", 0 0, v0000012af890f5e0_0;  1 drivers
v0000012af8910120_0 .net "CMP_Flag_internal", 0 0, v0000012af88b11d0_0;  1 drivers
v0000012af890ed20_0 .net "CMP_out_internal", 15 0, v0000012af89108a0_0;  1 drivers
v0000012af890f220_0 .net "Logic_Enable_internal", 0 0, v0000012af890fcc0_0;  1 drivers
v0000012af890ef00_0 .net "Logic_Flag_internal", 0 0, v0000012af890fae0_0;  1 drivers
v0000012af8910580_0 .net "Logic_out_internal", 15 0, v0000012af89101c0_0;  1 drivers
v0000012af8910620_0 .net "OUT_VALID", 0 0, v0000012af890f540_0;  alias, 1 drivers
v0000012af89106c0_0 .net "RST", 0 0, v0000012af8916620_0;  1 drivers
v0000012af890f2c0_0 .net "Shift_Enable_internal", 0 0, v0000012af890fa40_0;  1 drivers
v0000012af890f360_0 .net "Shift_Flag_internal", 0 0, v0000012af890f900_0;  1 drivers
v0000012af890f400_0 .net "Shift_out_internal", 15 0, v0000012af890fe00_0;  1 drivers
L_0000012af8915d60 .part v0000012af8916d00_0, 2, 2;
L_0000012af8916a80 .part v0000012af8916d00_0, 0, 2;
L_0000012af8915400 .part v0000012af8916d00_0, 0, 2;
L_0000012af89169e0 .part v0000012af8916d00_0, 0, 2;
L_0000012af89161c0 .part v0000012af8916d00_0, 0, 2;
L_0000012af8916bc0 .part v0000012af8916d00_0, 2, 2;
L_0000012af89154a0 .part v0000012af8916d00_0, 2, 2;
S_0000012af88a7a90 .scope module, "ALU_OUT_MUX" "MUX" 3 105, 4 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In0";
    .port_info 1 /INPUT 16 "In1";
    .port_info 2 /INPUT 16 "In2";
    .port_info 3 /INPUT 16 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 16 "Out";
P_0000012af885eee0 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000010000>;
v0000012af88b0af0_0 .net/s "In0", 15 0, v0000012af88b0870_0;  alias, 1 drivers
v0000012af88b1090_0 .net "In1", 15 0, v0000012af89101c0_0;  alias, 1 drivers
v0000012af88b14f0_0 .net "In2", 15 0, v0000012af89108a0_0;  alias, 1 drivers
v0000012af88b13b0_0 .net "In3", 15 0, v0000012af890fe00_0;  alias, 1 drivers
v0000012af88b05f0_0 .var "Out", 15 0;
v0000012af88b0690_0 .net "Sel", 1 0, L_0000012af8916bc0;  1 drivers
E_0000012af885e8a0/0 .event anyedge, v0000012af88b0690_0, v0000012af88b0af0_0, v0000012af88b1090_0, v0000012af88b14f0_0;
E_0000012af885e8a0/1 .event anyedge, v0000012af88b13b0_0;
E_0000012af885e8a0 .event/or E_0000012af885e8a0/0, E_0000012af885e8a0/1;
S_0000012af88a7c20 .scope module, "ARU1" "ARITHMATIC_UNIT" 3 53, 5 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 16 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000012af88a4ef0 .param/l "ADD" 1 5 19, C4<00>;
P_0000012af88a4f28 .param/l "DIV" 1 5 22, C4<11>;
P_0000012af88a4f60 .param/l "Input_data_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_0000012af88a4f98 .param/l "MUL" 1 5 21, C4<10>;
P_0000012af88a4fd0 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000010000>;
P_0000012af88a5008 .param/l "SUB" 1 5 20, C4<01>;
v0000012af88b0c30_0 .net "A", 7 0, v0000012af8916260_0;  alias, 1 drivers
v0000012af88b0730_0 .net "ALU_FUN", 1 0, L_0000012af8916a80;  1 drivers
v0000012af88b1450_0 .net "Arith_Enable", 0 0, v0000012af8910940_0;  alias, 1 drivers
v0000012af88b07d0_0 .var "Arith_Flag", 0 0;
v0000012af88b0870_0 .var "Arith_OUT", 15 0;
v0000012af88b0a50_0 .net "B", 7 0, v0000012af89159a0_0;  alias, 1 drivers
v0000012af88b0e10_0 .net "CLK", 0 0, v0000012af8915a40_0;  alias, 1 drivers
v0000012af88b0b90_0 .net "RST", 0 0, v0000012af8916620_0;  alias, 1 drivers
E_0000012af885e5a0/0 .event negedge, v0000012af88b0b90_0;
E_0000012af885e5a0/1 .event posedge, v0000012af88b0e10_0;
E_0000012af885e5a0 .event/or E_0000012af885e5a0/0, E_0000012af885e5a0/1;
S_0000012af886e310 .scope module, "CMPU1" "CMP_UNIT" 3 79, 6 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 16 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000012af886e4a0 .param/l "CMPEQ" 1 6 19, C4<01>;
P_0000012af886e4d8 .param/l "CMPG" 1 6 20, C4<10>;
P_0000012af886e510 .param/l "CMPL" 1 6 21, C4<11>;
P_0000012af886e548 .param/l "Input_data_width" 0 6 1, +C4<00000000000000000000000000001000>;
P_0000012af886e580 .param/l "NOP" 1 6 18, C4<00>;
P_0000012af886e5b8 .param/l "Output_data_width" 0 6 1, +C4<00000000000000000000000000010000>;
v0000012af88b0910_0 .net "A", 7 0, v0000012af8916260_0;  alias, 1 drivers
v0000012af88b0d70_0 .net "ALU_FUN", 1 0, L_0000012af89169e0;  1 drivers
v0000012af88b0eb0_0 .net "B", 7 0, v0000012af89159a0_0;  alias, 1 drivers
v0000012af88b0f50_0 .net "CLK", 0 0, v0000012af8915a40_0;  alias, 1 drivers
v0000012af88b0ff0_0 .net "CMP_Enable", 0 0, v0000012af890f5e0_0;  alias, 1 drivers
v0000012af88b11d0_0 .var "CMP_Flag", 0 0;
v0000012af89108a0_0 .var "CMP_OUT", 15 0;
v0000012af890f180_0 .net "RST", 0 0, v0000012af8916620_0;  alias, 1 drivers
S_0000012af886e600 .scope module, "D1" "Decoder" 3 42, 7 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_0000012af8863120 .param/l "Arith" 1 7 16, C4<00>;
P_0000012af8863158 .param/l "CMP" 1 7 18, C4<10>;
P_0000012af8863190 .param/l "Logic" 1 7 17, C4<01>;
P_0000012af88631c8 .param/l "Shift" 1 7 19, C4<11>;
v0000012af890f860_0 .net "ALU_EN", 0 0, v0000012af8916c60_0;  alias, 1 drivers
v0000012af8910760_0 .net "ALU_FUN", 1 0, L_0000012af8915d60;  1 drivers
v0000012af8910940_0 .var "Arith_Enable", 0 0;
v0000012af890f5e0_0 .var "CMP_Enable", 0 0;
v0000012af890fcc0_0 .var "Logic_Enable", 0 0;
v0000012af890fa40_0 .var "Shift_Enable", 0 0;
E_0000012af885ea20 .event anyedge, v0000012af890f860_0, v0000012af8910760_0;
S_0000012af8910ce0 .scope module, "LU1" "LOGIC_UNIT" 3 66, 8 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000012af8910e70 .param/l "AND" 1 8 18, C4<00>;
P_0000012af8910ea8 .param/l "Input_data_width" 0 8 1, +C4<00000000000000000000000000001000>;
P_0000012af8910ee0 .param/l "NAND" 1 8 20, C4<10>;
P_0000012af8910f18 .param/l "NOR" 1 8 21, C4<11>;
P_0000012af8910f50 .param/l "OR" 1 8 19, C4<01>;
P_0000012af8910f88 .param/l "Output_data_width" 0 8 1, +C4<00000000000000000000000000010000>;
v0000012af890efa0_0 .net "A", 7 0, v0000012af8916260_0;  alias, 1 drivers
v0000012af890f040_0 .net "ALU_FUN", 1 0, L_0000012af8915400;  1 drivers
v0000012af890fc20_0 .net "B", 7 0, v0000012af89159a0_0;  alias, 1 drivers
v0000012af890f4a0_0 .net "CLK", 0 0, v0000012af8915a40_0;  alias, 1 drivers
v0000012af8910300_0 .net "Logic_Enable", 0 0, v0000012af890fcc0_0;  alias, 1 drivers
v0000012af890fae0_0 .var "Logic_Flag", 0 0;
v0000012af89101c0_0 .var "Logic_OUT", 15 0;
v0000012af890ff40_0 .net "RST", 0 0, v0000012af8916620_0;  alias, 1 drivers
S_0000012af8883b10 .scope module, "OUT_VALID_MUX" "MUX" 3 116, 4 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_0000012af885e9e0 .param/l "Output_data_width" 0 4 2, +C4<00000000000000000000000000000001>;
v0000012af8910800_0 .net/s "In0", 0 0, v0000012af88b07d0_0;  alias, 1 drivers
v0000012af8910440_0 .net "In1", 0 0, v0000012af890fae0_0;  alias, 1 drivers
v0000012af89103a0_0 .net "In2", 0 0, v0000012af88b11d0_0;  alias, 1 drivers
v0000012af89109e0_0 .net "In3", 0 0, v0000012af890f900_0;  alias, 1 drivers
v0000012af890f540_0 .var "Out", 0 0;
v0000012af8910b20_0 .net "Sel", 1 0, L_0000012af89154a0;  1 drivers
E_0000012af885d160/0 .event anyedge, v0000012af8910b20_0, v0000012af88b07d0_0, v0000012af890fae0_0, v0000012af88b11d0_0;
E_0000012af885d160/1 .event anyedge, v0000012af89109e0_0;
E_0000012af885d160 .event/or E_0000012af885d160/0, E_0000012af885d160/1;
S_0000012af8883ca0 .scope module, "SHU1" "SHIFT_UNIT" 3 92, 9 1 0, S_0000012af88a3260;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 16 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000012af8883e30 .param/l "Input_data_width" 0 9 1, +C4<00000000000000000000000000001000>;
P_0000012af8883e68 .param/l "Output_data_width" 0 9 1, +C4<00000000000000000000000000010000>;
P_0000012af8883ea0 .param/l "SHLA" 1 9 19, C4<01>;
P_0000012af8883ed8 .param/l "SHLB" 1 9 21, C4<11>;
P_0000012af8883f10 .param/l "SHRA" 1 9 18, C4<00>;
P_0000012af8883f48 .param/l "SHRB" 1 9 20, C4<10>;
v0000012af8910a80_0 .net "A", 7 0, v0000012af8916260_0;  alias, 1 drivers
v0000012af8910bc0_0 .net "ALU_FUN", 1 0, L_0000012af89161c0;  1 drivers
v0000012af890fd60_0 .net "B", 7 0, v0000012af89159a0_0;  alias, 1 drivers
v0000012af8910260_0 .net "CLK", 0 0, v0000012af8915a40_0;  alias, 1 drivers
v0000012af890f720_0 .net "RST", 0 0, v0000012af8916620_0;  alias, 1 drivers
v0000012af890ee60_0 .net "Shift_Enable", 0 0, v0000012af890fa40_0;  alias, 1 drivers
v0000012af890f900_0 .var "Shift_Flag", 0 0;
v0000012af890fe00_0 .var "Shift_OUT", 15 0;
S_0000012af887a9b0 .scope task, "run_test" "run_test" 2 51, 2 51 0, S_0000012af88a85b0;
 .timescale -9 -12;
v0000012af8916b20_0 .var "expected_bits_local", 15 0;
v0000012af89166c0_0 .var "expected_out_signed", 15 0;
v0000012af8915900_0 .var "expected_valid_in", 0 0;
v0000012af89152c0_0 .var "tA", 7 0;
v0000012af8916440_0 .var "tB", 7 0;
v0000012af8916580_0 .var "tFUN", 3 0;
E_0000012af885cce0 .event posedge, v0000012af88b0e10_0;
E_0000012af885d1a0 .event negedge, v0000012af88b0e10_0;
TD_ALU_tb.run_test ;
    %wait E_0000012af885d1a0;
    %load/vec4 v0000012af89152c0_0;
    %store/vec4 v0000012af8916260_0, 0, 8;
    %load/vec4 v0000012af8916440_0;
    %store/vec4 v0000012af89159a0_0, 0, 8;
    %load/vec4 v0000012af8916580_0;
    %store/vec4 v0000012af8916d00_0, 0, 4;
    %load/vec4 v0000012af89166c0_0;
    %store/vec4 v0000012af8916b20_0, 0, 16;
    %load/vec4 v0000012af8916b20_0;
    %store/vec4 v0000012af8915540_0, 0, 16;
    %load/vec4 v0000012af8915900_0;
    %store/vec4 v0000012af8916da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8916c60_0, 0, 1;
    %wait E_0000012af885cce0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af8916c60_0, 0, 1;
    %vpi_call 2 80 "$display", "DEBUG @%0t: FUN=%b [grp=%b,cmd=%b], A=%0d, B=%0d", $time, v0000012af8916d00_0, &PV<v0000012af8916d00_0, 2, 2>, &PV<v0000012af8916d00_0, 0, 2>, v0000012af8916260_0, v0000012af89159a0_0 {0 0 0};
    %vpi_call 2 81 "$display", "DEBUG : Unit outputs - Arith:%0d, Logic:%0d, CMP:%0d, Shift:%0d", v0000012af890f0e0_0, v0000012af8910580_0, v0000012af890ed20_0, v0000012af890f400_0 {0 0 0};
    %vpi_call 2 84 "$display", "DEBUG : Unit flags - Arith:%b, Logic:%b, CMP:%b, Shift:%b", v0000012af89104e0_0, v0000012af890ef00_0, v0000012af8910120_0, v0000012af890f360_0 {0 0 0};
    %load/vec4 v0000012af8915540_0;
    %vpi_call 2 87 "$display", "DEBUG : ALU_OUT=%0d (0x%0h), OUT_VALID=%b ; EXPECT OUT=0x%0h (%0d), EXP_VALID=%b", v0000012af89168a0_0, v0000012af89168a0_0, v0000012af8915e00_0, v0000012af8915540_0, S<0,vec4,s16>, v0000012af8916da0_0 {1 0 0};
    %load/vec4 v0000012af89164e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012af89164e0_0, 0, 32;
    %load/vec4 v0000012af89168a0_0;
    %load/vec4 v0000012af8915540_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000012af8915e00_0;
    %load/vec4 v0000012af8916da0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %load/vec4 v0000012af89168a0_0;
    %load/vec4 v0000012af8915540_0;
    %vpi_call 2 93 "$display", "ERROR: time=%0t, OP=%b, A=%0d, B=%0d, DUT_OUT=0x%0h (%0d), EXP_OUT=0x%0h (%0d), DUT_VALID=%b, EXP_VALID=%b", $time, v0000012af8916d00_0, v0000012af8916260_0, v0000012af89159a0_0, v0000012af89168a0_0, S<1,vec4,s16>, v0000012af8915540_0, S<0,vec4,s16>, v0000012af8915e00_0, v0000012af8916da0_0 {2 0 0};
    %load/vec4 v0000012af8915ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012af8915ae0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012af89168a0_0;
    %vpi_call 2 98 "$display", "PASS : time=%0t, OP=%b, A=%0d, B=%0d, OUT=0x%0h (%0d)", $time, v0000012af8916d00_0, v0000012af8916260_0, v0000012af89159a0_0, v0000012af89168a0_0, S<0,vec4,s16> {1 0 0};
    %load/vec4 v0000012af8915b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012af8915b80_0, 0, 32;
T_0.1 ;
    %vpi_call 2 103 "$display", "\000" {0 0 0};
    %wait E_0000012af885cce0;
    %end;
    .scope S_0000012af886e600;
T_1 ;
    %wait E_0000012af885ea20;
    %load/vec4 v0000012af890f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000012af8910760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8910940_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af890fcc0_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af890f5e0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af890fa40_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af8910940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af890fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af890f5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af890fa40_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000012af88a7c20;
T_2 ;
    %wait E_0000012af885e5a0;
    %load/vec4 v0000012af88b0b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af88b0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af88b07d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000012af88b1450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000012af88b0730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000012af88b0c30_0;
    %pad/u 16;
    %load/vec4 v0000012af88b0a50_0;
    %pad/u 16;
    %add;
    %assign/vec4 v0000012af88b0870_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000012af88b0c30_0;
    %pad/u 16;
    %load/vec4 v0000012af88b0a50_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0000012af88b0870_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0000012af88b0c30_0;
    %pad/u 16;
    %load/vec4 v0000012af88b0a50_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0000012af88b0870_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000012af88b0c30_0;
    %pad/u 16;
    %load/vec4 v0000012af88b0a50_0;
    %pad/u 16;
    %div;
    %assign/vec4 v0000012af88b0870_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012af88b07d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af88b0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af88b07d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012af8910ce0;
T_3 ;
    %wait E_0000012af885e5a0;
    %load/vec4 v0000012af890ff40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89101c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af890fae0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000012af8910300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000012af890f040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000012af890efa0_0;
    %pad/u 16;
    %load/vec4 v0000012af890fc20_0;
    %pad/u 16;
    %and;
    %assign/vec4 v0000012af89101c0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000012af890efa0_0;
    %pad/u 16;
    %load/vec4 v0000012af890fc20_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0000012af89101c0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000012af890efa0_0;
    %pad/u 16;
    %load/vec4 v0000012af890fc20_0;
    %pad/u 16;
    %and;
    %inv;
    %assign/vec4 v0000012af89101c0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000012af890efa0_0;
    %pad/u 16;
    %load/vec4 v0000012af890fc20_0;
    %pad/u 16;
    %or;
    %inv;
    %assign/vec4 v0000012af89101c0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012af890fae0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89101c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af890fae0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012af886e310;
T_4 ;
    %wait E_0000012af885e5a0;
    %load/vec4 v0000012af890f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af88b11d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000012af88b0ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000012af88b0d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000012af88b0910_0;
    %load/vec4 v0000012af88b0eb0_0;
    %cmp/e;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000012af88b0eb0_0;
    %load/vec4 v0000012af88b0910_0;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000012af88b0910_0;
    %load/vec4 v0000012af88b0eb0_0;
    %cmp/u;
    %jmp/0xz  T_4.13, 5;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012af88b11d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af89108a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af88b11d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012af8883ca0;
T_5 ;
    %wait E_0000012af885e5a0;
    %load/vec4 v0000012af890f720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af890fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af890f900_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000012af890ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000012af8910bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000012af8910a80_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000012af890fe00_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000012af8910a80_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000012af890fe00_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000012af890fd60_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000012af890fe00_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0000012af890fd60_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000012af890fe00_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012af890f900_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012af890fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012af890f900_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000012af88a7a90;
T_6 ;
    %wait E_0000012af885e8a0;
    %load/vec4 v0000012af88b0690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000012af88b0af0_0;
    %store/vec4 v0000012af88b05f0_0, 0, 16;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000012af88b1090_0;
    %store/vec4 v0000012af88b05f0_0, 0, 16;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000012af88b14f0_0;
    %store/vec4 v0000012af88b05f0_0, 0, 16;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000012af88b13b0_0;
    %store/vec4 v0000012af88b05f0_0, 0, 16;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012af8883b10;
T_7 ;
    %wait E_0000012af885d160;
    %load/vec4 v0000012af8910b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000012af8910800_0;
    %store/vec4 v0000012af890f540_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000012af8910440_0;
    %store/vec4 v0000012af890f540_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000012af89103a0_0;
    %store/vec4 v0000012af890f540_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000012af89109e0_0;
    %store/vec4 v0000012af890f540_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000012af88a85b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012af8915b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012af8915ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012af89164e0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000012af88a85b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af8915a40_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000012af88a85b0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0000012af8915a40_0;
    %inv;
    %store/vec4 v0000012af8915a40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012af88a85b0;
T_11 ;
    %vpi_call 2 112 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012af88a3260 {0 0 0};
    %vpi_call 2 115 "$display", "==== Starting ALU Testbench ====" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012af8916260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000012af89159a0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012af8916d00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af8916c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012af8916620_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012af885cce0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8916620_0, 0, 1;
    %wait E_0000012af885cce0;
    %vpi_call 2 126 "$display", "=== ARITHMETIC TESTS ===" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %vpi_call 2 131 "$display", "=== LOGIC TESTS ===" {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %vpi_call 2 135 "$display", "=== COMPARE TESTS ===" {0 0 0};
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %vpi_call 2 140 "$display", "=== SHIFT TESTS ===" {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000012af89152c0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000012af8916440_0, 0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000012af8916580_0, 0, 4;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0000012af89166c0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012af8915900_0, 0, 1;
    %fork TD_ALU_tb.run_test, S_0000012af887a9b0;
    %join;
    %vpi_call 2 147 "$display", "==== Testbench Finished ====" {0 0 0};
    %vpi_call 2 148 "$display", "Total: %0d, Passed: %0d, Failed: %0d", v0000012af89164e0_0, v0000012af8915b80_0, v0000012af8915ae0_0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "./ALU.v";
    "./MUX.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
