#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1051a43a0 .scope module, "tb_uart_conv_encoder_simple" "tb_uart_conv_encoder_simple" 2 6;
 .timescale -9 -12;
P_0x1051a4520 .param/l "G0" 0 2 9, C4<00000111>;
P_0x1051a4560 .param/l "G1" 0 2 10, C4<00000101>;
P_0x1051a45a0 .param/l "K" 0 2 8, +C4<00000000000000000000000000000011>;
v0x8dac47340_0 .var "clk", 0 0;
v0x8dac473e0_0 .var/i "i", 31 0;
v0x8dac47480_0 .var "in_byte", 7 0;
v0x8dac47520_0 .net "in_ready", 0 0, v0x8dac45c20_0;  1 drivers
v0x8dac475c0_0 .var "in_valid", 0 0;
v0x8dac47660_0 .net "out_byte", 7 0, v0x8dac45680_0;  1 drivers
v0x8dac47700_0 .var/i "out_count", 31 0;
v0x8dac477a0_0 .var "out_ready", 0 0;
v0x8dac47840_0 .net "out_valid", 0 0, v0x8dac457c0_0;  1 drivers
v0x8dac478e0_0 .var "rst", 0 0;
E_0x8dac01800 .event negedge, v0x8dac44dc0_0;
S_0x1051a2820 .scope module, "dut" "uart_conv_encoder" 2 25, 3 7 0, S_0x1051a43a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /OUTPUT 1 "in_ready";
    .port_info 4 /INPUT 8 "in_byte";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /INPUT 1 "out_ready";
    .port_info 7 /OUTPUT 8 "out_byte";
P_0x1051a3d40 .param/l "G0_OCT" 0 3 9, C4<00000111>;
P_0x1051a3d80 .param/l "G1_OCT" 0 3 10, C4<00000101>;
P_0x1051a3dc0 .param/l "K" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x1051a3e00 .param/l "M" 1 3 26, +C4<000000000000000000000000000000010>;
L_0x1051a3340 .functor AND 1, v0x8dac470c0_0, L_0x8db080b40, C4<1>, C4<1>;
v0x8dac46080_0 .net *"_ivl_17", 0 0, L_0x8dac47c00;  1 drivers
v0x8dac46120_0 .net *"_ivl_19", 0 0, L_0x8dac47ca0;  1 drivers
v0x8dac461c0_0 .net *"_ivl_5", 0 0, L_0x8dac47980;  1 drivers
v0x8dac46260_0 .net *"_ivl_7", 0 0, L_0x8dac47a20;  1 drivers
v0x8dac46300_0 .var "bit_select", 0 0;
v0x8dac463a0_0 .net "clk", 0 0, v0x8dac47340_0;  1 drivers
v0x8dac46440_0 .var "enc_bit_select", 0 0;
v0x8dac464e0_0 .var "enc_sym_buf", 1 0;
v0x8dac46580_0 .var "enc_sym_waiting", 0 0;
v0x8dac46620_0 .net "encoder_in_bit", 0 0, L_0x8dac47ac0;  1 drivers
v0x8dac466c0_0 .net "encoder_in_valid", 0 0, L_0x1051a3340;  1 drivers
v0x8dac46760_0 .net "encoder_ready", 0 0, L_0x8db080b40;  1 drivers
v0x8dac46800_0 .net "encoder_sym", 1 0, v0x8dac44fa0_0;  1 drivers
v0x8dac468a0_0 .net "encoder_valid", 0 0, v0x8dac45040_0;  1 drivers
v0x8dac46940_0 .net "in_byte", 7 0, v0x8dac47480_0;  1 drivers
v0x8dac469e0_0 .net "in_ready", 0 0, v0x8dac45c20_0;  alias, 1 drivers
v0x8dac46a80_0 .net "in_valid", 0 0, v0x8dac475c0_0;  1 drivers
v0x8dac46b20_0 .net "out_byte", 7 0, v0x8dac45680_0;  alias, 1 drivers
v0x8dac46bc0_0 .net "out_ready", 0 0, v0x8dac477a0_0;  1 drivers
v0x8dac46c60_0 .net "out_valid", 0 0, v0x8dac457c0_0;  alias, 1 drivers
v0x8dac46d00_0 .net "packer_bit", 0 0, L_0x8dac47d40;  1 drivers
v0x8dac46da0_0 .var "packer_bit_valid", 0 0;
v0x8dac46e40_0 .net "rst", 0 0, v0x8dac478e0_0;  1 drivers
L_0x8da854010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x8dac46ee0_0 .net "seed_load", 0 0, L_0x8da854010;  1 drivers
L_0x8da854058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x8dac46f80_0 .net "seed_value", 1 0, L_0x8da854058;  1 drivers
v0x8dac47020_0 .var "sym_buf", 1 0;
v0x8dac470c0_0 .var "sym_waiting", 0 0;
v0x8dac47160_0 .net "unpacker_ready", 0 0, L_0x8db080960;  1 drivers
v0x8dac47200_0 .net "unpacker_sym", 1 0, v0x8dac45e00_0;  1 drivers
v0x8dac472a0_0 .net "unpacker_valid", 0 0, v0x8dac45f40_0;  1 drivers
L_0x8db080960 .reduce/nor v0x8dac470c0_0;
L_0x8dac47980 .part v0x8dac47020_0, 1, 1;
L_0x8dac47a20 .part v0x8dac47020_0, 0, 1;
L_0x8dac47ac0 .functor MUXZ 1, L_0x8dac47a20, L_0x8dac47980, v0x8dac46300_0, C4<>;
L_0x8db080b40 .reduce/nor v0x8dac46580_0;
L_0x8dac47c00 .part v0x8dac464e0_0, 1, 1;
L_0x8dac47ca0 .part v0x8dac464e0_0, 0, 1;
L_0x8dac47d40 .functor MUXZ 1, L_0x8dac47ca0, L_0x8dac47c00, v0x8dac46440_0, C4<>;
S_0x1051a29a0 .scope module, "encoder" "conv_encoder_1_2" 3 99, 4 14 0, S_0x1051a2820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "seed_load";
    .port_info 3 /INPUT 2 "seed_value";
    .port_info 4 /INPUT 1 "in_valid";
    .port_info 5 /INPUT 1 "in_bit";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 2 "out_sym";
P_0x1051a3840 .param/l "G0_OCT" 0 4 17, C4<00000111>;
P_0x1051a3880 .param/l "G1_OCT" 0 4 18, C4<00000101>;
P_0x1051a38c0 .param/l "K" 0 4 15, +C4<00000000000000000000000000000011>;
P_0x1051a3900 .param/l "M" 0 4 16, +C4<000000000000000000000000000000010>;
L_0x1051a3630 .functor AND 3, L_0x8dac47b60, L_0x8db084140, C4<111>, C4<111>;
L_0x10519c880 .functor AND 3, L_0x8dac47b60, L_0x8db0841e0, C4<111>, C4<111>;
v0x8dac448c0_0 .net "G0_MASK", 2 0, L_0x8db084140;  1 drivers
v0x8dac44960_0 .net "G1_MASK", 2 0, L_0x8db0841e0;  1 drivers
L_0x8da8540a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x8dac44a00_0 .net/2u *"_ivl_0", 31 0, L_0x8da8540a0;  1 drivers
v0x8dac44aa0_0 .net *"_ivl_10", 2 0, L_0x1051a3630;  1 drivers
v0x8dac44b40_0 .net *"_ivl_14", 2 0, L_0x10519c880;  1 drivers
L_0x8da8540e8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x8dac44be0_0 .net/2u *"_ivl_4", 31 0, L_0x8da8540e8;  1 drivers
v0x8dac44c80_0 .net "c0", 0 0, L_0x8db080a00;  1 drivers
v0x8dac44d20_0 .net "c1", 0 0, L_0x8db080aa0;  1 drivers
v0x8dac44dc0_0 .net "clk", 0 0, v0x8dac47340_0;  alias, 1 drivers
v0x8dac44e60_0 .net "in_bit", 0 0, L_0x8dac47ac0;  alias, 1 drivers
v0x8dac44f00_0 .net "in_valid", 0 0, L_0x1051a3340;  alias, 1 drivers
v0x8dac44fa0_0 .var "out_sym", 1 0;
v0x8dac45040_0 .var "out_valid", 0 0;
v0x8dac450e0_0 .net "reg_vec", 2 0, L_0x8dac47b60;  1 drivers
v0x8dac45180_0 .net "rst", 0 0, v0x8dac478e0_0;  alias, 1 drivers
v0x8dac45220_0 .net "seed_load", 0 0, L_0x8da854010;  alias, 1 drivers
v0x8dac452c0_0 .net "seed_value", 1 0, L_0x8da854058;  alias, 1 drivers
v0x8dac45360_0 .var "state", 1 0;
E_0x8dac018c0 .event posedge, v0x8dac44dc0_0;
L_0x8db084140 .ufunc/vec4 TD_tb_uart_conv_encoder_simple.dut.encoder.oct2mask, 3, L_0x8da8540a0 (v0x8dac44640_0) S_0x10519c580;
L_0x8db0841e0 .ufunc/vec4 TD_tb_uart_conv_encoder_simple.dut.encoder.oct2mask, 3, L_0x8da8540e8 (v0x8dac44640_0) S_0x10519c580;
L_0x8dac47b60 .concat [ 2 1 0 0], v0x8dac45360_0, L_0x8dac47ac0;
L_0x8db080a00 .reduce/xor L_0x1051a3630;
L_0x8db080aa0 .reduce/xor L_0x10519c880;
S_0x10519c580 .scope function.vec4.s3, "oct2mask" "oct2mask" 4 41, 4 41 0, S_0x1051a29a0;
 .timescale 0 0;
v0x8dac446e0_0 .var/i "digit", 31 0;
v0x8dac445a0_0 .var "mask", 2 0;
v0x8dac44640_0 .var "oct", 31 0;
; Variable oct2mask is vec4 return value of scope S_0x10519c580
v0x8dac44460_0 .var/i "pos", 31 0;
v0x8dac44820_0 .var/i "v", 31 0;
TD_tb_uart_conv_encoder_simple.dut.encoder.oct2mask ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x8dac445a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8dac44460_0, 0, 32;
    %load/vec4 v0x8dac44640_0;
    %store/vec4 v0x8dac44820_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x8dac44820_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_0.1, 4;
    %load/vec4 v0x8dac44820_0;
    %pushi/vec4 7, 0, 32;
    %and;
    %store/vec4 v0x8dac446e0_0, 0, 32;
    %load/vec4 v0x8dac446e0_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x8dac44460_0;
    %addi 0, 0, 32;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x8dac44460_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x8dac445a0_0, 4, 1;
T_0.2 ;
    %load/vec4 v0x8dac446e0_0;
    %pushi/vec4 2, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0x8dac44460_0;
    %addi 1, 0, 32;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x8dac44460_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x8dac445a0_0, 4, 1;
T_0.5 ;
    %load/vec4 v0x8dac446e0_0;
    %pushi/vec4 4, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0x8dac44460_0;
    %addi 2, 0, 32;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x8dac44460_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x8dac445a0_0, 4, 1;
T_0.8 ;
    %load/vec4 v0x8dac44820_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x8dac44820_0, 0, 32;
    %load/vec4 v0x8dac44460_0;
    %addi 3, 0, 32;
    %store/vec4 v0x8dac44460_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x8dac445a0_0;
    %ret/vec4 0, 0, 3;  Assign to oct2mask (store_vec4_to_lval)
    %end;
S_0x10519c700 .scope module, "packer" "bit_packer_8x" 3 158, 5 1 0, S_0x1051a2820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "dec_bit_valid";
    .port_info 3 /INPUT 1 "dec_bit";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /INPUT 1 "out_ready";
    .port_info 6 /OUTPUT 8 "out_byte";
v0x8dac45400_0 .var "bit_count", 2 0;
v0x8dac454a0_0 .net "clk", 0 0, v0x8dac47340_0;  alias, 1 drivers
v0x8dac45540_0 .net "dec_bit", 0 0, L_0x8dac47d40;  alias, 1 drivers
v0x8dac455e0_0 .net "dec_bit_valid", 0 0, v0x8dac46da0_0;  1 drivers
v0x8dac45680_0 .var "out_byte", 7 0;
v0x8dac45720_0 .net "out_ready", 0 0, v0x8dac477a0_0;  alias, 1 drivers
v0x8dac457c0_0 .var "out_valid", 0 0;
v0x8dac45860_0 .net "rst", 0 0, v0x8dac478e0_0;  alias, 1 drivers
v0x8dac45900_0 .var "shift_reg", 7 0;
S_0x10519d940 .scope module, "unpacker" "sym_unpacker_4x" 3 41, 6 1 0, S_0x1051a2820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /OUTPUT 1 "in_ready";
    .port_info 4 /INPUT 8 "in_byte";
    .port_info 5 /OUTPUT 1 "rx_sym_valid";
    .port_info 6 /INPUT 1 "rx_sym_ready";
    .port_info 7 /OUTPUT 2 "rx_sym";
v0x8dac459a0_0 .var "byte_buf", 7 0;
v0x8dac45a40_0 .net "clk", 0 0, v0x8dac47340_0;  alias, 1 drivers
v0x8dac45ae0_0 .var "has_data", 0 0;
v0x8dac45b80_0 .net "in_byte", 7 0, v0x8dac47480_0;  alias, 1 drivers
v0x8dac45c20_0 .var "in_ready", 0 0;
v0x8dac45cc0_0 .net "in_valid", 0 0, v0x8dac475c0_0;  alias, 1 drivers
v0x8dac45d60_0 .net "rst", 0 0, v0x8dac478e0_0;  alias, 1 drivers
v0x8dac45e00_0 .var "rx_sym", 1 0;
v0x8dac45ea0_0 .net "rx_sym_ready", 0 0, L_0x8db080960;  alias, 1 drivers
v0x8dac45f40_0 .var "rx_sym_valid", 0 0;
v0x8dac45fe0_0 .var "sym_count", 1 0;
    .scope S_0x10519d940;
T_1 ;
    %wait E_0x8dac018c0;
    %load/vec4 v0x8dac45d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac45c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac45f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac45e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8dac459a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac45fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac45ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x8dac45cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x8dac45c20_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x8dac45b80_0;
    %assign/vec4 v0x8dac459a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac45fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac45ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac45c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac45f40_0, 0;
    %load/vec4 v0x8dac45b80_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x8dac45e00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x8dac45f40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.8, 10;
    %load/vec4 v0x8dac45ea0_0;
    %and;
T_1.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0x8dac45ae0_0;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x8dac45fe0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac45f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac45ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac45c20_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x8dac45fe0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x8dac45fe0_0, 0;
    %load/vec4 v0x8dac45fe0_0;
    %addi 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac45e00_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0x8dac459a0_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0x8dac45e00_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %load/vec4 v0x8dac459a0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0x8dac45e00_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %load/vec4 v0x8dac459a0_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x8dac45e00_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
T_1.10 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1051a29a0;
T_2 ;
    %wait E_0x8dac018c0;
    %load/vec4 v0x8dac45180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac45360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac45040_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac44fa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x8dac45220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x8dac452c0_0;
    %assign/vec4 v0x8dac45360_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x8dac44f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x8dac44e60_0;
    %load/vec4 v0x8dac45360_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x8dac45360_0, 0;
T_2.4 ;
T_2.3 ;
    %load/vec4 v0x8dac44f00_0;
    %assign/vec4 v0x8dac45040_0, 0;
    %load/vec4 v0x8dac44f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x8dac44c80_0;
    %load/vec4 v0x8dac44d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x8dac44fa0_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x10519c700;
T_3 ;
    %wait E_0x8dac018c0;
    %load/vec4 v0x8dac45860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8dac45900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8dac45400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac457c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x8dac45680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x8dac457c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x8dac45720_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac457c0_0, 0;
T_3.2 ;
    %load/vec4 v0x8dac455e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x8dac457c0_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x8dac45540_0;
    %load/vec4 v0x8dac45900_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x8dac45900_0, 0;
    %load/vec4 v0x8dac45400_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x8dac45400_0, 0;
    %load/vec4 v0x8dac45400_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x8dac45540_0;
    %load/vec4 v0x8dac45900_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x8dac45680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac457c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x8dac45400_0, 0;
T_3.8 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1051a2820;
T_4 ;
    %wait E_0x8dac018c0;
    %load/vec4 v0x8dac46e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac470c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac47020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x8dac472a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x8dac47160_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x8dac47200_0;
    %assign/vec4 v0x8dac47020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac470c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46300_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x8dac470c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.8, 10;
    %load/vec4 v0x8dac46760_0;
    %and;
T_4.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0x8dac466c0_0;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x8dac46300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac46300_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac470c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46300_0, 0;
T_4.10 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1051a2820;
T_5 ;
    %wait E_0x8dac018c0;
    %load/vec4 v0x8dac46e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8dac464e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46da0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x8dac468a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x8dac46760_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x8dac46800_0;
    %assign/vec4 v0x8dac464e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac46580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46da0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x8dac46580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x8dac46c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac46da0_0, 0;
    %load/vec4 v0x8dac46440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8dac46440_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46440_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46da0_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8dac46da0_0, 0;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1051a43a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8dac47340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8dac478e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1051a43a0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x8dac47340_0;
    %inv;
    %store/vec4 v0x8dac47340_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1051a43a0;
T_8 ;
    %wait E_0x8dac018c0;
    %load/vec4 v0x8dac47840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x8dac477a0_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x8dac47700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8dac47700_0, 0, 32;
    %vpi_call 2 42 "$display", "  Output byte %0d: 0x%02h", v0x8dac47700_0, v0x8dac47660_0 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1051a43a0;
T_9 ;
    %vpi_call 2 50 "$display", "\012=== UART Encoder Simple Test ===" {0 0 0};
    %vpi_call 2 51 "$display", "K=%0d, G0=%0o, G1=%0o\012", P_0x1051a45a0, P_0x1051a4520, P_0x1051a4560 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8dac475c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x8dac47480_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8dac477a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8dac47700_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x8dac01800;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8dac478e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x8dac01800;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call 2 63 "$display", "[Test 1] Send 4 bytes of 0x00" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8dac473e0_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x8dac473e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %wait E_0x8dac01800;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x8dac47480_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8dac475c0_0, 0, 1;
    %wait E_0x8dac018c0;
T_9.6 ;
    %load/vec4 v0x8dac47520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.7, 8;
    %wait E_0x8dac018c0;
    %jmp T_9.6;
T_9.7 ;
    %wait E_0x8dac01800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8dac475c0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x8dac018c0;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0x8dac473e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8dac473e0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %pushi/vec4 1000, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x8dac018c0;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %vpi_call 2 76 "$display", "  Received %0d output bytes", v0x8dac47700_0 {0 0 0};
    %load/vec4 v0x8dac47700_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.12, 5;
    %vpi_call 2 78 "$display", "  PASS - Data flowing through pipeline\012" {0 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call 2 80 "$display", "  FAIL - No output received\012" {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
T_9.13 ;
    %vpi_call 2 85 "$display", "[Test 2] Send 8 bytes with varying pattern" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8dac47700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8dac473e0_0, 0, 32;
T_9.14 ;
    %load/vec4 v0x8dac473e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.15, 5;
    %wait E_0x8dac01800;
    %load/vec4 v0x8dac473e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x8dac47480_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8dac475c0_0, 0, 1;
    %wait E_0x8dac018c0;
T_9.16 ;
    %load/vec4 v0x8dac47520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.17, 8;
    %wait E_0x8dac018c0;
    %jmp T_9.16;
T_9.17 ;
    %wait E_0x8dac01800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8dac475c0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_9.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.19, 5;
    %jmp/1 T_9.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x8dac018c0;
    %jmp T_9.18;
T_9.19 ;
    %pop/vec4 1;
    %load/vec4 v0x8dac473e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8dac473e0_0, 0, 32;
    %jmp T_9.14;
T_9.15 ;
    %pushi/vec4 2000, 0, 32;
T_9.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.21, 5;
    %jmp/1 T_9.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x8dac018c0;
    %jmp T_9.20;
T_9.21 ;
    %pop/vec4 1;
    %vpi_call 2 99 "$display", "  Received %0d output bytes", v0x8dac47700_0 {0 0 0};
    %load/vec4 v0x8dac47700_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.22, 5;
    %vpi_call 2 101 "$display", "  PASS - Data flowing through pipeline\012" {0 0 0};
    %jmp T_9.23;
T_9.22 ;
    %vpi_call 2 103 "$display", "  FAIL - No output received\012" {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
T_9.23 ;
    %vpi_call 2 107 "$display", "=== All simple tests PASSED ===" {0 0 0};
    %vpi_call 2 108 "$display", "NOTE: UART encoder demonstrates basic data flow" {0 0 0};
    %vpi_call 2 109 "$display", "      Core encoding logic verified in dedicated encoder testbenches\012" {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1051a43a0;
T_10 ;
    %delay 100000000, 0;
    %vpi_call 2 115 "$display", "ERROR: Timeout!" {0 0 0};
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./tb_uart_conv_encoder_simple.v";
    "../src/uart_conv_encoder.v";
    "../src/conv_encoder.v";
    "../src/bit_packer_8x.v";
    "../src/sym_unpacker_4x.v";
