Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Apr  3 14:47:09 2025
| Host         : [Hidden]
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_8bit_timing_summary_routed.rpt -pb shift_8bit_timing_summary_routed.pb -rpx shift_8bit_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_8bit
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 3.953ns (52.398%)  route 3.591ns (47.602%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           1.577     2.543    demux/a_IBUF[4]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.152     2.695 r  demux/y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.014     4.709    y_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         2.835     7.544 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.544    y[7]
    U17                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 3.967ns (54.515%)  route 3.310ns (45.485%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  lr_IBUF_inst/O
                         net (fo=8, routed)           1.453     2.433    demux/lr_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.154     2.587 r  demux/y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.443    y_OBUF[5]
    U16                  OBUF (Prop_obuf_I_O)         2.833     7.277 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.277    y[5]
    U16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 3.956ns (54.687%)  route 3.278ns (45.313%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.415     2.384    demux/a_IBUF[1]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.150     2.534 r  demux/y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.397    y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         2.836     7.234 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.234    y[4]
    V17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 3.991ns (56.064%)  route 3.128ns (43.936%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  lr_IBUF_inst/O
                         net (fo=8, routed)           1.448     2.427    demux/lr_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.150     2.577 r  demux/y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.680     4.257    y_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.862     7.119 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.119    y[0]
    V12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 3.733ns (52.948%)  route 3.317ns (47.052%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  lr_IBUF_inst/O
                         net (fo=8, routed)           1.453     2.433    demux/lr_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.124     2.557 r  demux/y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.421    y_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.629     7.050 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.050    y[3]
    T11                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 3.733ns (52.992%)  route 3.311ns (47.008%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  lr_IBUF_inst/O
                         net (fo=8, routed)           1.448     2.427    demux/lr_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.124     2.551 r  demux/y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.415    y_OBUF[6]
    U18                  OBUF (Prop_obuf_I_O)         2.629     7.044 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.044    y[6]
    U18                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.747ns (53.570%)  route 3.248ns (46.430%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[4]_inst/O
                         net (fo=2, routed)           1.577     2.543    demux/a_IBUF[4]
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.124     2.667 r  demux/y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.338    y_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.657     6.995 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.995    y[1]
    U12                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 3.729ns (53.925%)  route 3.186ns (46.075%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    V11                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  a_IBUF[7]_inst/O
                         net (fo=2, routed)           1.362     2.340    demux/a_IBUF[7]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.124     2.464 r  demux/y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.288    y_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.627     6.915 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.915    y[2]
    U11                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.413ns (65.423%)  route 0.747ns (34.577%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.598    demux/a_IBUF[6]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.045     0.643 r  demux/y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.985    y_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.174     2.159 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.159    y[1]
    U12                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.382ns (63.014%)  route 0.811ns (36.986%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  a_IBUF[5]_inst/O
                         net (fo=2, routed)           0.420     0.613    demux/a_IBUF[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.045     0.658 r  demux/y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.050    y_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.144     2.194 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.194    y[2]
    U11                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.386ns (60.367%)  route 0.910ns (39.633%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.501     0.696    demux/a_IBUF[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.045     0.741 r  demux/y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.150    y_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.146     2.296 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.296    y[3]
    T11                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.463ns (63.551%)  route 0.839ns (36.449%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.421     0.629    demux/lr_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.043     0.672 r  demux/y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.090    y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.212     2.302 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.302    y[4]
    V17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.385ns (59.565%)  route 0.940ns (40.435%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.527     0.720    demux/a_IBUF[3]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.045     0.765 r  demux/y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.179    y_OBUF[6]
    U18                  OBUF (Prop_obuf_I_O)         1.146     2.325 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.325    y[6]
    U18                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.473ns (63.202%)  route 0.858ns (36.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.527     0.720    demux/a_IBUF[3]
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.042     0.762 r  demux/y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.093    y_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.238     2.331 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.331    y[0]
    V12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.462ns (61.596%)  route 0.911ns (38.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  lr (IN)
                         net (fo=0)                   0.000     0.000    lr
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  lr_IBUF_inst/O
                         net (fo=8, routed)           0.432     0.640    demux/lr_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.042     0.682 r  demux/y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.161    y_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         1.211     2.373 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.373    y[7]
    U17                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.458ns (61.374%)  route 0.918ns (38.626%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.501     0.696    demux/a_IBUF[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.051     0.747 r  demux/y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.163    y_OBUF[5]
    U16                  OBUF (Prop_obuf_I_O)         1.212     2.375 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.375    y[5]
    U16                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------






