Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot servo_control_top_behav xil_defaultlib.servo_control_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8801] cannot find architecture 'rtl' in entity 'servo_control' [C:/repo/vhdl-code-2024/servo_control/servo_control.srcs/sim_1/new/servo_control_top.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit servo_control_top in library work failed.
