INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:43:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.625ns period=7.250ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.625ns period=7.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.250ns  (clk rise@7.250ns - clk rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 2.439ns (35.014%)  route 4.527ns (64.986%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.733 - 7.250 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2078, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X24Y72         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[9]/Q
                         net (fo=1, routed)           0.488     1.194    mulf0/operator/sigProdExt_c2[9]
    SLICE_X27Y72         LUT6 (Prop_lut6_I2_O)        0.119     1.313 r  mulf0/operator/level5_c1[6]_i_9/O
                         net (fo=1, routed)           0.287     1.600    mulf0/operator/level5_c1[6]_i_9_n_0
    SLICE_X25Y72         LUT5 (Prop_lut5_I4_O)        0.043     1.643 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.643    mulf0/operator/RoundingAdder/S[0]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.894 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.894    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.943 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.943    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.992 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.007     1.999    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.048 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.048    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.097 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.097    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.146 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.146    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.291 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.502     2.793    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X24Y80         LUT4 (Prop_lut4_I1_O)        0.120     2.913 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_9/O
                         net (fo=1, routed)           0.267     3.179    mulf0/operator/RoundingAdder/level4_c1[9]_i_9_n_0
    SLICE_X24Y80         LUT5 (Prop_lut5_I4_O)        0.043     3.222 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=34, routed)          0.204     3.426    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X26Y79         LUT5 (Prop_lut5_I4_O)        0.043     3.469 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_10/O
                         net (fo=4, routed)           0.226     3.696    mulf0/operator/RoundingAdder/level4_c1[24]_i_10_n_0
    SLICE_X26Y78         LUT4 (Prop_lut4_I1_O)        0.043     3.739 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.216     3.955    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X24Y79         LUT6 (Prop_lut6_I1_O)        0.043     3.998 r  mulf0/operator/RoundingAdder/level4_c1[12]_i_3/O
                         net (fo=5, routed)           0.440     4.438    control_merge1/tehb/control/excExpFracY_c0[9]
    SLICE_X21Y79         LUT6 (Prop_lut6_I4_O)        0.043     4.481 r  control_merge1/tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.430     4.911    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X22Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.156 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.156    addf0/operator/ltOp_carry__0_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.206 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.206    addf0/operator/ltOp_carry__1_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.256 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.256    addf0/operator/ltOp_carry__2_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.378 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.255     5.633    control_merge1/tehb/control/CO[0]
    SLICE_X23Y82         LUT2 (Prop_lut2_I0_O)        0.127     5.760 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.176     5.936    addf0/operator/p_1_in[1]
    SLICE_X21Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     6.178 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.178    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X21Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.282 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.427     6.710    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X23Y82         LUT6 (Prop_lut6_I3_O)        0.120     6.830 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.301     7.131    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X23Y89         LUT4 (Prop_lut4_I0_O)        0.043     7.174 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.300     7.474    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X21Y89         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.250     7.250 r  
                                                      0.000     7.250 r  clk (IN)
                         net (fo=2078, unset)         0.483     7.733    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y89         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     7.733    
                         clock uncertainty           -0.035     7.697    
    SLICE_X21Y89         FDRE (Setup_fdre_C_R)       -0.295     7.402    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 -0.072    




