
---------- Begin Simulation Statistics ----------
host_inst_rate                                 164382                       # Simulator instruction rate (inst/s)
host_mem_usage                                 407628                       # Number of bytes of host memory used
host_seconds                                   121.67                       # Real time elapsed on the host
host_tick_rate                              420624409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.051176                       # Number of seconds simulated
sim_ticks                                 51176467500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7240897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 50651.715833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 43342.374400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6155127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    54996113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1085770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            491960                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  25737092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 84290.182774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 78457.055663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                842525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   33912806396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.323196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              402334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           153930                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  19489046455                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57961.297316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.602429                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           87708                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   5083669465                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8485756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59746.442383                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 53699.169278                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6997652                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     88908919896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.175365                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1488104                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             645890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  45226138455                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997210                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.142868                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8485756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59746.442383                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 53699.169278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6997652                       # number of overall hits
system.cpu.dcache.overall_miss_latency    88908919896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.175365                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1488104                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            645890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  45226138455                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592797                       # number of replacements
system.cpu.dcache.sampled_refs                 593821                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.142868                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7483587                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501365735000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13308765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64359.882006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 62514.331210                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13308087                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43636000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  678                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 47166.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               21123.947619                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       283000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13308765                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64359.882006                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 62514.331210                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13308087                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43636000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   678                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.718329                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            367.784351                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13308765                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64359.882006                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 62514.331210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13308087                       # number of overall hits
system.cpu.icache.overall_miss_latency       43636000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  678                       # number of overall misses
system.cpu.icache.overall_mshr_hits                48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39259000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                367.784351                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13308087                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           549165020000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 68837.170389                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     38462768955                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                558750                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       85035.610508                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  72337.473187                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         340119                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            21626341500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.427833                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       254321                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     25888                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       16524049000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.384278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  228430                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    77426.730951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 61930.243533                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         19232257981                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    15383038982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.263286                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594451                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        85034.962175                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   72336.623023                       # average overall mshr miss latency
system.l2.demand_hits                          340119                       # number of demand (read+write) hits
system.l2.demand_miss_latency             21627112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.427844                       # miss rate for demand accesses
system.l2.demand_misses                        254332                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      25888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        16524650500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.384289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   228441                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.609198                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.078497                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9981.107089                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1286.098794                       # Average occupied blocks per context
system.l2.overall_accesses                     594451                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       85034.962175                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69852.703416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         340119                       # number of overall hits
system.l2.overall_miss_latency            21627112000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.427844                       # miss rate for overall accesses
system.l2.overall_misses                       254332                       # number of overall misses
system.l2.overall_mshr_hits                     25888                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       54987419455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.324232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  787191                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.929355                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        519277                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       225263                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       937082                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           655424                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        56395                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         591450                       # number of replacements
system.l2.sampled_refs                         607834                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11267.205883                       # Cycle average of tags in use
system.l2.total_refs                           767868                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   550325437500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 78787763                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         100767                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       148160                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13084                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       200191                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         211265                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       697756                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19209623                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.522644                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.735275                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17115493     89.10%     89.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       281447      1.47%     90.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       279929      1.46%     92.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       286562      1.49%     93.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       229529      1.19%     94.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       136780      0.71%     95.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120148      0.63%     96.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        61979      0.32%     96.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       697756      3.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19209623                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13081                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9739529                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.356516                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.356516                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      8292030                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11068                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     32715196                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6409112                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4443258                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1619963                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        65222                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7412161                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7380971                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31190                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6793529                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6762362                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31167                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        618632                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            618609                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            211265                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3288634                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7832788                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       425285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32994069                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        901476                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008965                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3288634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       100771                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.400120                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     20829586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.584000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.106844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       16285441     78.18%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          99698      0.48%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         123942      0.60%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         108403      0.52%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         158901      0.76%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         105279      0.51%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         134388      0.65%     81.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         155321      0.75%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3658213     17.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     20829586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2735585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159274                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42791                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.630924                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7527655                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           618632                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6609205                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11668169                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.846314                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5593462                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.495145                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11702538                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18339                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4873748                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8132235                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2514697                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       850064                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19863533                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6909023                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2080250                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14867838                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        54422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2774                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1619963                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       120094                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      3152786                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1978                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1949                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4534263                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       295060                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1949                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        10173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.424355                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.424355                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       979862      5.78%      5.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4727308     27.89%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3274137     19.32%     53.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7289390     43.01%     96.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       669218      3.95%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16948090                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       235802                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.013913                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          638      0.27%      0.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        68131     28.89%     29.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       163831     69.48%     98.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3193      1.35%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     20829586                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.813655                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.500817                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14001916     67.22%     67.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2343718     11.25%     78.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1903281      9.14%     87.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1200830      5.77%     93.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       596642      2.86%     96.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       277808      1.33%     97.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       228979      1.10%     98.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       165458      0.79%     99.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       110954      0.53%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     20829586                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.719201                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19820742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16948090                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9820081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1351601                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8507043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3288645                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3288634                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       331723                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        69916                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8132235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       850064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23565171                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      7116166                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       100164                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7066030                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1132959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        24012                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44414724                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28639720                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27042005                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3832453                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1619963                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1194973                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17848531                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3051996                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 45112                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
