
.model matrix_multiplication 

.inputs matrix_multiplication^clk matrix_multiplication^reset matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 matrix_multiplication^data_pi~4 \
 matrix_multiplication^data_pi~5 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 matrix_multiplication^data_pi~10 \
 matrix_multiplication^data_pi~11 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 matrix_multiplication^data_pi~16 \
 matrix_multiplication^data_pi~17 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 matrix_multiplication^data_pi~22 \
 matrix_multiplication^data_pi~23 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 matrix_multiplication^data_pi~28 \
 matrix_multiplication^data_pi~29 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 matrix_multiplication^data_pi~34 \
 matrix_multiplication^data_pi~35 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 matrix_multiplication^data_pi~40 \
 matrix_multiplication^data_pi~41 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 matrix_multiplication^data_pi~46 \
 matrix_multiplication^data_pi~47 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 matrix_multiplication^data_pi~52 \
 matrix_multiplication^data_pi~53 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 matrix_multiplication^data_pi~58 \
 matrix_multiplication^data_pi~59 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 matrix_multiplication^addr_pi~0 \
 matrix_multiplication^addr_pi~1 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c matrix_multiplication^start_mat_mul 

.outputs matrix_multiplication^data_from_out_mat~0 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 matrix_multiplication^data_from_out_mat~3 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 matrix_multiplication^data_from_out_mat~6 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 matrix_multiplication^data_from_out_mat~63 matrix_multiplication^done_mat_mul 


.names gnd 

.names unconn 

.names vcc 
1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 \
 b_data[0]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_data_in[0]=gnd \
 b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd \
 b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd \
 b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd \
 b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd \
 b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd \
 b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd \
 b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd \
 b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd \
 b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~704 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~704 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~640 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~640 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~576 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~576 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~512 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~512 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~448 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~448 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~384 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~384 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~320 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~320 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~256 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~705 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~705 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~641 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~641 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~577 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~577 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~513 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~513 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~449 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~449 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~385 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~385 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~321 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~321 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~257 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~706 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~706 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~642 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~642 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~578 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~578 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~514 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~514 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~450 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~450 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~386 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~386 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~322 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~322 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~258 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~707 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~707 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~643 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~643 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~579 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~579 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~515 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~515 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~451 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~451 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~387 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~387 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~323 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~323 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~259 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~708 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~708 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~644 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~644 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~580 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~580 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~516 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~516 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~452 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~452 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~388 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~388 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~324 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~324 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~260 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~709 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~709 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~645 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~645 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~581 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~581 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~517 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~517 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~453 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~453 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~389 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~389 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~325 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~325 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~261 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~710 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~710 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~646 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~646 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~582 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~582 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~518 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~518 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~454 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~454 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~390 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~390 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~326 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~326 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~262 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~711 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~711 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~647 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~647 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~583 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~583 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~519 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~519 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~455 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~455 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~391 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~391 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~327 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~327 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~263 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~712 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~712 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~648 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~648 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~584 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~584 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~520 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~520 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~456 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~456 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~392 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~392 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~328 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~328 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~264 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~713 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~713 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~649 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~649 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~585 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~585 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~521 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~521 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~457 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~457 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~393 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~393 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~329 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~329 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~265 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~714 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~714 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~650 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~650 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~586 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~586 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~522 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~522 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~458 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~458 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~394 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~394 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~330 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~330 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~266 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~715 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~715 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~651 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~651 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~587 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~587 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~523 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~523 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~459 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~459 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~395 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~395 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~331 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~331 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~267 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~716 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~716 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~652 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~652 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~588 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~588 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~524 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~524 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~460 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~460 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~396 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~396 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~332 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~332 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~268 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~717 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~717 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~653 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~653 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~589 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~589 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~525 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~525 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~461 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~461 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~397 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~397 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~333 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~333 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~269 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~718 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~718 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~654 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~654 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~590 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~590 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~526 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~526 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~462 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~462 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~398 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~398 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~334 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~334 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~270 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~719 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~719 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~655 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~655 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~591 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~591 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~527 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~527 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~463 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~463 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~399 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~399 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~335 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~335 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~271 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~720 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~720 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~656 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~656 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~592 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~592 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~528 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~528 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~464 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~464 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~400 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~400 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~336 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~336 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~272 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~721 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~721 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~657 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~657 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~593 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~593 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~529 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~529 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~465 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~465 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~401 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~401 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~337 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~337 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~273 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~722 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~722 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~658 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~658 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~594 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~594 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~530 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~530 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~466 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~466 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~402 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~402 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~338 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~338 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~274 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~723 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~723 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~659 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~659 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~595 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~595 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~531 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~531 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~467 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~467 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~403 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~403 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~339 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~339 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~275 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~724 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~724 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~660 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~660 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~596 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~596 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~532 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~532 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~468 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~468 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~404 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~404 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~340 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~340 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~276 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~725 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~725 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~661 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~661 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~597 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~597 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~533 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~533 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~469 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~469 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~405 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~405 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~341 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~341 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~277 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~726 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~726 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~662 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~662 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~598 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~598 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~534 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~534 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~470 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~470 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~406 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~406 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~342 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~342 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~278 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~727 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~727 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~663 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~663 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~599 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~599 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~535 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~535 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~471 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~471 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~407 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~407 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~343 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~343 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~279 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~728 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~728 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~664 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~664 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~600 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~600 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~536 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~536 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~472 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~472 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~408 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~408 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~344 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~344 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~280 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~729 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~729 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~665 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~665 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~601 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~601 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~537 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~537 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~473 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~473 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~409 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~409 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~345 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~345 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~281 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~730 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~730 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~666 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~666 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~602 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~602 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~538 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~538 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~474 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~474 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~410 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~410 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~346 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~346 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~282 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~731 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~731 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~667 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~667 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~603 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~603 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~539 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~539 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~475 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~475 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~411 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~411 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~347 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~347 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~283 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~732 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~732 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~668 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~668 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~604 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~604 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~540 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~540 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~476 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~476 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~412 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~412 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~348 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~348 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~284 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~733 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~733 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~669 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~669 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~605 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~605 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~541 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~541 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~477 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~477 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~413 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~413 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~349 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~349 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~285 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~734 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~734 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~670 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~670 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~606 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~606 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~542 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~542 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~478 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~478 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~414 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~414 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~350 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~350 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~286 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~735 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~735 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~671 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~671 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~607 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~607 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~543 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~543 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~479 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~479 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~415 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~415 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~351 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~351 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~287 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~736 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~736 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~672 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~672 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~608 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~608 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~544 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~544 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~480 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~480 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~416 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~416 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~352 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~352 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~288 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~737 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~737 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~673 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~673 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~609 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~609 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~545 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~545 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~481 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~481 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~417 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~417 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~353 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~353 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~289 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~738 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~738 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~674 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~674 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~610 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~610 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~546 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~546 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~482 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~482 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~418 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~418 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~354 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~354 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~290 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~739 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~739 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~675 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~675 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~611 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~611 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~547 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~547 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~483 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~483 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~419 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~419 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~355 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~355 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~291 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~740 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~740 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~676 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~676 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~612 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~612 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~548 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~548 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~484 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~484 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~420 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~420 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~356 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~356 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~292 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~741 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~741 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~677 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~677 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~613 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~613 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~549 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~549 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~485 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~485 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~421 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~421 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~357 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~357 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~293 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~742 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~742 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~678 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~678 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~614 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~614 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~550 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~550 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~486 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~486 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~422 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~422 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~358 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~358 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~294 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~743 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~743 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~679 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~679 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~615 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~615 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~551 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~551 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~487 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~487 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~423 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~423 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~359 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~359 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~295 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~744 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~744 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~680 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~680 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~616 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~616 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~552 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~552 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~488 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~488 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~424 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~424 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~360 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~360 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~296 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~745 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~745 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~681 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~681 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~617 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~617 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~553 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~553 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~489 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~489 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~425 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~425 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~361 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~361 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~297 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~746 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~746 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~682 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~682 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~618 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~618 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~554 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~554 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~490 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~490 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~426 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~426 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~362 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~362 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~298 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~747 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~747 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~683 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~683 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~619 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~619 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~555 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~555 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~491 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~491 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~427 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~427 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~363 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~363 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~299 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~748 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~748 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~684 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~684 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~620 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~620 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~556 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~556 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~492 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~492 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~428 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~428 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~364 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~364 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~300 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~749 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~749 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~685 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~685 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~621 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~621 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~557 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~557 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~493 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~493 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~429 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~429 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~365 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~365 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~301 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~750 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~750 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~686 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~686 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~622 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~622 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~558 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~558 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~494 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~494 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~430 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~430 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~366 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~366 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~302 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~751 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~751 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~687 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~687 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~623 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~623 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~559 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~559 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~495 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~495 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~431 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~431 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~367 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~367 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~303 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~752 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~752 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~688 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~688 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~624 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~624 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~560 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~560 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~496 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~496 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~432 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~432 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~368 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~368 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~304 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~753 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~753 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~689 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~689 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~625 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~625 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~561 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~561 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~497 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~497 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~433 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~433 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~369 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~369 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~305 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~754 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~754 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~690 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~690 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~626 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~626 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~562 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~562 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~498 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~498 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~434 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~434 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~370 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~370 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~306 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~755 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~755 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~691 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~691 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~627 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~627 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~563 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~563 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~499 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~499 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~435 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~435 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~371 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~371 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~307 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~756 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~756 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~692 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~692 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~628 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~628 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~564 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~564 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~500 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~500 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~436 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~436 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~372 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~372 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~308 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~757 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~757 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~693 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~693 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~629 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~629 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~565 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~565 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~501 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~501 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~437 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~437 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~373 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~373 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~309 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~758 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~758 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~694 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~694 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~630 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~630 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~566 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~566 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~502 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~502 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~438 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~438 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~374 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~374 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~310 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~759 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~759 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~695 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~695 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~631 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~631 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~567 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~567 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~503 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~503 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~439 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~439 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~375 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~375 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~311 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~760 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~760 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~696 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~696 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~632 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~632 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~568 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~568 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~504 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~504 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~440 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~440 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~376 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~376 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~312 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~761 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~761 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~697 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~697 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~633 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~633 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~569 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~569 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~505 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~505 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~441 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~441 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~377 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~377 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~313 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~762 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~762 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~698 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~698 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~634 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~634 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~570 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~570 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~506 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~506 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~442 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~442 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~378 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~378 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~314 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~763 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~763 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~699 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~699 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~635 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~635 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~571 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~571 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~507 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~507 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~443 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~443 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~379 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~379 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~315 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~764 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~764 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~700 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~700 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~636 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~636 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~572 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~572 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~508 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~508 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~444 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~444 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~380 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~380 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~316 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~765 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~765 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~701 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~701 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~637 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~637 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~573 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~573 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~509 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~509 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~445 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~445 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~381 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~381 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~317 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~766 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~766 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~702 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~702 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~638 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~638 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~574 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~574 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~510 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~510 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~446 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~446 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~382 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~382 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~318 
1- 1 
-1 1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~767 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~184^LOGICAL_OR~767 \
 matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~703 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~185^LOGICAL_OR~703 \
 matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~639 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~186^LOGICAL_OR~639 \
 matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~575 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~187^LOGICAL_OR~575 \
 matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~511 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~188^LOGICAL_OR~511 \
 matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~447 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~189^LOGICAL_OR~447 \
 matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~383 
1- 1 
-1 1 


.names matrix_multiplication^BITWISE_OR~190^LOGICAL_OR~383 \
 matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~319 
1- 1 
-1 1 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 \
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd \
 b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd \
 b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd \
 b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd \
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd \
 b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd \
 b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd \
 b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd \
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd \
 b_data_in[63]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd \
 b_data[0]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 \
 b_data[1]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 \
 b_data[2]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 \
 b_data[3]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 \
 b_data[4]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 \
 b_data[5]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 \
 b_data[6]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 \
 b_data[7]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 \
 b_data[8]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 \
 b_data[9]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 \
 b_data[10]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 \
 b_data[11]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 \
 b_data[12]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 \
 b_data[13]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 \
 b_data[14]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 \
 b_data[15]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 \
 b_data[16]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 \
 b_data[17]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 \
 b_data[18]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 \
 b_data[19]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 \
 b_data[20]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 \
 b_data[21]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 \
 b_data[22]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 \
 b_data[23]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 \
 b_data[24]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 \
 b_data[25]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 \
 b_data[26]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 \
 b_data[27]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 \
 b_data[28]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 \
 b_data[29]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 \
 b_data[30]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 \
 b_data[31]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 \
 b_data[32]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 \
 b_data[33]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 \
 b_data[34]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 \
 b_data[35]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 \
 b_data[36]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 \
 b_data[37]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 \
 b_data[38]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 \
 b_data[39]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 \
 b_data[40]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 \
 b_data[41]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 \
 b_data[42]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 \
 b_data[43]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 \
 b_data[44]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 \
 b_data[45]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 \
 b_data[46]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 \
 b_data[47]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 \
 b_data[48]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 \
 b_data[49]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 \
 b_data[50]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 \
 b_data[51]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 \
 b_data[52]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 \
 b_data[53]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 \
 b_data[54]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 \
 b_data[55]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 \
 b_data[56]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 \
 b_data[57]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 \
 b_data[58]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 \
 b_data[59]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 \
 b_data[60]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 \
 b_data[61]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 \
 b_data[62]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 \
 b_data[63]=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 \
 b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd \
 b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd \
 b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd \
 b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd \
 b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd \
 b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd \
 b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd \
 b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd \
 b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd \
 b_data_in[63]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=vcc \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_22.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~887 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~887 matrix_multiplication^c_addr_22_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_22_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~824 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~824 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~950 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~950 matrix_multiplication^c_addr_muxed_22_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~888 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~888 matrix_multiplication^c_addr_22_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_22_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~825 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~825 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~951 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~951 matrix_multiplication^c_addr_muxed_22_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~889 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~889 matrix_multiplication^c_addr_22_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_22_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~826 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~826 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~952 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~952 matrix_multiplication^c_addr_muxed_22_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~890 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~890 matrix_multiplication^c_addr_22_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_22_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~827 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~827 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~953 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~953 matrix_multiplication^c_addr_muxed_22_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~891 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~891 matrix_multiplication^c_addr_22_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_22_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~828 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~828 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~954 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~954 matrix_multiplication^c_addr_muxed_22_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~892 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~892 matrix_multiplication^c_addr_22_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_22_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~829 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~829 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~955 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~955 matrix_multiplication^c_addr_muxed_22_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~893 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~893 matrix_multiplication^c_addr_22_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_22_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~830 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~173^MUX_2~830 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~956 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~956 matrix_multiplication^c_addr_muxed_22_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~866 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~866 matrix_multiplication^c_addr_12_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_12_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~803 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~803 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~929 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~929 matrix_multiplication^c_addr_muxed_12_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~867 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~867 matrix_multiplication^c_addr_12_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_12_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~804 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~804 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~930 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~930 matrix_multiplication^c_addr_muxed_12_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~868 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~868 matrix_multiplication^c_addr_12_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_12_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~805 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~805 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~931 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~931 matrix_multiplication^c_addr_muxed_12_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~869 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~869 matrix_multiplication^c_addr_12_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_12_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~806 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~806 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~932 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~932 matrix_multiplication^c_addr_muxed_12_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~870 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~870 matrix_multiplication^c_addr_12_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_12_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~807 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~807 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~933 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~933 matrix_multiplication^c_addr_muxed_12_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~871 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~871 matrix_multiplication^c_addr_12_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_12_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~808 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~808 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~934 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~934 matrix_multiplication^c_addr_muxed_12_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~872 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~872 matrix_multiplication^c_addr_12_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_12_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~809 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~146^MUX_2~809 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~935 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~935 matrix_multiplication^c_addr_muxed_12_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~964 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~964 matrix_multiplication^b_addr_02_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_02_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~957 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~957 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~971 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~971 matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_02_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~965 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~965 matrix_multiplication^b_addr_02_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_02_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~958 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~958 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~972 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~972 matrix_multiplication^b_addr_muxed_02_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~966 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~966 matrix_multiplication^b_addr_02_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_02_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~959 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~959 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~973 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~973 matrix_multiplication^b_addr_muxed_02_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~967 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~967 matrix_multiplication^b_addr_02_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_02_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~960 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~960 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~974 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~974 matrix_multiplication^b_addr_muxed_02_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~968 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~968 matrix_multiplication^b_addr_02_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_02_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~961 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~961 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~975 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~975 matrix_multiplication^b_addr_muxed_02_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~969 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~969 matrix_multiplication^b_addr_02_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_02_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~962 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~962 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~976 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~976 matrix_multiplication^b_addr_muxed_02_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~970 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~970 matrix_multiplication^b_addr_02_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_02_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~963 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 gnd \
 matrix_multiplication^MULTI_PORT_MUX~92^MUX_2~963 matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~977 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~90^MUX_2~977 matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~845 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~845 matrix_multiplication^c_addr_02_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_02_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~782 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~782 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~908 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~908 matrix_multiplication^c_addr_muxed_02_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~846 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~846 matrix_multiplication^c_addr_02_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_02_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~783 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~783 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~909 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~909 matrix_multiplication^c_addr_muxed_02_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~847 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~847 matrix_multiplication^c_addr_02_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_02_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~784 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~784 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~910 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~910 matrix_multiplication^c_addr_muxed_02_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~848 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~848 matrix_multiplication^c_addr_02_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_02_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~785 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~785 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~911 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~911 matrix_multiplication^c_addr_muxed_02_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~849 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~849 matrix_multiplication^c_addr_02_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_02_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~786 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~786 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~912 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~912 matrix_multiplication^c_addr_muxed_02_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~850 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~850 matrix_multiplication^c_addr_02_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_02_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~787 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~787 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~913 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~913 matrix_multiplication^c_addr_muxed_02_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~851 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~851 matrix_multiplication^c_addr_02_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_02_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~788 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~119^MUX_2~788 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~914 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~914 matrix_multiplication^c_addr_muxed_02_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd \
 a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd \
 a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd \
 a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd \
 a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd \
 a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd \
 a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd \
 a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd \
 a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd \
 b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd \
 b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd \
 b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd \
 b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd \
 b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd \
 b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd \
 b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd \
 b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd \
 a_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~0 \
 a_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~1 \
 a_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~2 \
 a_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~3 \
 a_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~4 \
 a_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~5 \
 a_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~6 \
 a_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~7 \
 a_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~8 \
 a_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~9 \
 a_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~10 \
 a_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~11 \
 a_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~12 \
 a_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~13 \
 a_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~14 \
 a_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~15 \
 a_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~16 \
 a_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~17 \
 a_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~18 \
 a_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~19 \
 a_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~20 \
 a_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~21 \
 a_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~22 \
 a_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~23 \
 a_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~24 \
 a_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~25 \
 a_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~26 \
 a_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~27 \
 a_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~28 \
 a_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~29 \
 a_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~30 \
 a_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~31 \
 a_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~32 \
 a_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~33 \
 a_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~34 \
 a_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~35 \
 a_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~36 \
 a_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~37 \
 a_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~38 \
 a_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~39 \
 a_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~40 \
 a_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~41 \
 a_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~42 \
 a_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~43 \
 a_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~44 \
 a_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~45 \
 a_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~46 \
 a_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~47 \
 a_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~48 \
 a_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~49 \
 a_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~50 \
 a_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~51 \
 a_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~52 \
 a_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~53 \
 a_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~54 \
 a_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~55 \
 a_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~56 \
 a_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~57 \
 a_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~58 \
 a_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~59 \
 a_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~60 \
 a_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~61 \
 a_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~62 \
 a_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~63 \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=vcc b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_21.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~880 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~880 matrix_multiplication^c_addr_21_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_21_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~817 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~817 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~943 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~943 matrix_multiplication^c_addr_muxed_21_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~881 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~881 matrix_multiplication^c_addr_21_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_21_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~818 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~818 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~944 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~944 matrix_multiplication^c_addr_muxed_21_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~882 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~882 matrix_multiplication^c_addr_21_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_21_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~819 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~819 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~945 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~945 matrix_multiplication^c_addr_muxed_21_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~883 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~883 matrix_multiplication^c_addr_21_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_21_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~820 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~820 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~946 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~946 matrix_multiplication^c_addr_muxed_21_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~884 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~884 matrix_multiplication^c_addr_21_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_21_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~821 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~821 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~947 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~947 matrix_multiplication^c_addr_muxed_21_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~885 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~885 matrix_multiplication^c_addr_21_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_21_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~822 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~822 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~948 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~948 matrix_multiplication^c_addr_muxed_21_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_21^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~886 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~886 matrix_multiplication^c_addr_21_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_21_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~823 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~164^MUX_2~823 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~949 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~949 matrix_multiplication^c_addr_muxed_21_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~859 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~859 matrix_multiplication^c_addr_11_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_11_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~796 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~796 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~922 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~922 matrix_multiplication^c_addr_muxed_11_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~860 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~860 matrix_multiplication^c_addr_11_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_11_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~797 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~797 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~923 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~923 matrix_multiplication^c_addr_muxed_11_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~861 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~861 matrix_multiplication^c_addr_11_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_11_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~798 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~798 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~924 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~924 matrix_multiplication^c_addr_muxed_11_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~862 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~862 matrix_multiplication^c_addr_11_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_11_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~799 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~799 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~925 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~925 matrix_multiplication^c_addr_muxed_11_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~863 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~863 matrix_multiplication^c_addr_11_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_11_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~800 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~800 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~926 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~926 matrix_multiplication^c_addr_muxed_11_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~864 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~864 matrix_multiplication^c_addr_11_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_11_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~801 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~801 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~927 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~927 matrix_multiplication^c_addr_muxed_11_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~865 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~865 matrix_multiplication^c_addr_11_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_11_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~802 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~137^MUX_2~802 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~928 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~928 matrix_multiplication^c_addr_muxed_11_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~985 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~985 matrix_multiplication^b_addr_01_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_01_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~978 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~978 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~992 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~992 matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~986 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~986 matrix_multiplication^b_addr_01_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_01_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~979 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~979 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~993 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~993 matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~987 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~987 matrix_multiplication^b_addr_01_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_01_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~980 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~980 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~994 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~994 matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~988 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~988 matrix_multiplication^b_addr_01_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_01_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~981 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~981 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~995 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~995 matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~989 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~989 matrix_multiplication^b_addr_01_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_01_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~982 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~982 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~996 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~996 matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~990 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~990 matrix_multiplication^b_addr_01_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_01_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~983 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~983 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~997 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~997 matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~991 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~991 matrix_multiplication^b_addr_01_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_01_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~984 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 gnd \
 matrix_multiplication^MULTI_PORT_MUX~81^MUX_2~984 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~998 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~998 matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~838 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~838 matrix_multiplication^c_addr_01_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_01_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~775 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~775 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~901 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~901 matrix_multiplication^c_addr_muxed_01_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~839 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~839 matrix_multiplication^c_addr_01_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_01_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~776 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~776 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~902 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~902 matrix_multiplication^c_addr_muxed_01_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~840 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~840 matrix_multiplication^c_addr_01_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_01_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~777 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~777 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~903 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~903 matrix_multiplication^c_addr_muxed_01_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~841 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~841 matrix_multiplication^c_addr_01_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_01_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~778 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~778 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~904 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~904 matrix_multiplication^c_addr_muxed_01_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~842 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~842 matrix_multiplication^c_addr_01_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_01_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~779 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~779 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~905 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~905 matrix_multiplication^c_addr_muxed_01_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~843 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~843 matrix_multiplication^c_addr_01_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_01_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~780 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~780 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~906 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~906 matrix_multiplication^c_addr_muxed_01_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~844 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~844 matrix_multiplication^c_addr_01_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_01_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~781 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~110^MUX_2~781 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~907 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~907 matrix_multiplication^c_addr_muxed_01_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 b_data[0]=gnd b_data[1]=gnd \
 b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=vcc \
 a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~63 



.subckt matmul_4x4_systolic clk=matrix_multiplication^clk reset=matrix_multiplication^reset \
 start_mat_mul=matrix_multiplication^start_mat_mul \
 a_data[0]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 \
 a_data[1]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 \
 a_data[2]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 \
 a_data[3]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 \
 a_data[4]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 \
 a_data[5]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 \
 a_data[6]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 \
 a_data[7]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 \
 a_data[8]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 \
 a_data[9]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 \
 a_data[10]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 \
 a_data[11]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 \
 a_data[12]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 \
 a_data[13]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 \
 a_data[14]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 \
 a_data[15]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 \
 a_data[16]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 \
 a_data[17]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 \
 a_data[18]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 \
 a_data[19]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 \
 a_data[20]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 \
 a_data[21]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 \
 a_data[22]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 \
 a_data[23]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 \
 a_data[24]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 \
 a_data[25]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 \
 a_data[26]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 \
 a_data[27]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 \
 a_data[28]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 \
 a_data[29]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 \
 a_data[30]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 \
 a_data[31]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 \
 a_data[32]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 \
 a_data[33]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 \
 a_data[34]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 \
 a_data[35]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 \
 a_data[36]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 \
 a_data[37]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 \
 a_data[38]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 \
 a_data[39]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 \
 a_data[40]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 \
 a_data[41]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 \
 a_data[42]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 \
 a_data[43]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 \
 a_data[44]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 \
 a_data[45]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 \
 a_data[46]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 \
 a_data[47]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 \
 a_data[48]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 \
 a_data[49]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 \
 a_data[50]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 \
 a_data[51]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 \
 a_data[52]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 \
 a_data[53]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 \
 a_data[54]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 \
 a_data[55]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 \
 a_data[56]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 \
 a_data[57]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 \
 a_data[58]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 \
 a_data[59]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 \
 a_data[60]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 \
 a_data[61]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 \
 a_data[62]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 \
 a_data[63]=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 b_data[0]=gnd b_data[1]=gnd \
 b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd \
 b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd \
 b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd \
 b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd \
 b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd \
 b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd \
 b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd \
 b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd \
 a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd \
 a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd \
 a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd \
 a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd \
 a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd \
 a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd \
 a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd \
 a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd \
 a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd \
 b_data_in[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 \
 b_data_in[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 \
 b_data_in[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 \
 b_data_in[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 \
 b_data_in[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 \
 b_data_in[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 \
 b_data_in[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 \
 b_data_in[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 \
 b_data_in[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 \
 b_data_in[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 \
 b_data_in[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 \
 b_data_in[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 \
 b_data_in[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 \
 b_data_in[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 \
 b_data_in[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 \
 b_data_in[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 \
 b_data_in[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 \
 b_data_in[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 \
 b_data_in[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 \
 b_data_in[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 \
 b_data_in[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 \
 b_data_in[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 \
 b_data_in[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 \
 b_data_in[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 \
 b_data_in[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 \
 b_data_in[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 \
 b_data_in[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 \
 b_data_in[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 \
 b_data_in[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 \
 b_data_in[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 \
 b_data_in[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 \
 b_data_in[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 \
 b_data_in[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 \
 b_data_in[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 \
 b_data_in[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 \
 b_data_in[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 \
 b_data_in[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 \
 b_data_in[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 \
 b_data_in[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 \
 b_data_in[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 \
 b_data_in[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 \
 b_data_in[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 \
 b_data_in[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 \
 b_data_in[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 \
 b_data_in[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 \
 b_data_in[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 \
 b_data_in[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 \
 b_data_in[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 \
 b_data_in[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 \
 b_data_in[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 \
 b_data_in[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 \
 b_data_in[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 \
 b_data_in[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 \
 b_data_in[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 \
 b_data_in[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 \
 b_data_in[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 \
 b_data_in[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 \
 b_data_in[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 \
 b_data_in[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 \
 b_data_in[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 \
 b_data_in[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 \
 b_data_in[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 \
 b_data_in[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 \
 b_data_in[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 \
 final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=vcc \
 final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd a_loc[0]=gnd \
 a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd b_loc[0]=gnd b_loc[1]=gnd \
 b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd \
 done_mat_mul=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^done_mat_mul \
 c_data[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~0 \
 c_data[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~1 \
 c_data[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~2 \
 c_data[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~3 \
 c_data[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~4 \
 c_data[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~5 \
 c_data[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~6 \
 c_data[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~7 \
 c_data[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~8 \
 c_data[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~9 \
 c_data[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~10 \
 c_data[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~11 \
 c_data[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~12 \
 c_data[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~13 \
 c_data[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~14 \
 c_data[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~15 \
 c_data[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~16 \
 c_data[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~17 \
 c_data[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~18 \
 c_data[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~19 \
 c_data[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~20 \
 c_data[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~21 \
 c_data[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~22 \
 c_data[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~23 \
 c_data[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~24 \
 c_data[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~25 \
 c_data[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~26 \
 c_data[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~27 \
 c_data[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~28 \
 c_data[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~29 \
 c_data[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~30 \
 c_data[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~31 \
 c_data[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~32 \
 c_data[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~33 \
 c_data[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~34 \
 c_data[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~35 \
 c_data[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~36 \
 c_data[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~37 \
 c_data[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~38 \
 c_data[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~39 \
 c_data[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~40 \
 c_data[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~41 \
 c_data[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~42 \
 c_data[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~43 \
 c_data[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~44 \
 c_data[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~45 \
 c_data[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~46 \
 c_data[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~47 \
 c_data[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~48 \
 c_data[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~49 \
 c_data[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~50 \
 c_data[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~51 \
 c_data[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~52 \
 c_data[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~53 \
 c_data[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~54 \
 c_data[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~55 \
 c_data[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~56 \
 c_data[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~57 \
 c_data[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~58 \
 c_data[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~59 \
 c_data[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~60 \
 c_data[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~61 \
 c_data[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~62 \
 c_data[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_data~63 \
 a_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~0 \
 a_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~1 \
 a_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~2 \
 a_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~3 \
 a_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~4 \
 a_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~5 \
 a_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~6 \
 a_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~7 \
 a_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~8 \
 a_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~9 \
 a_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~10 \
 a_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~11 \
 a_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~12 \
 a_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~13 \
 a_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~14 \
 a_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~15 \
 a_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~16 \
 a_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~17 \
 a_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~18 \
 a_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~19 \
 a_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~20 \
 a_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~21 \
 a_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~22 \
 a_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~23 \
 a_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~24 \
 a_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~25 \
 a_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~26 \
 a_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~27 \
 a_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~28 \
 a_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~29 \
 a_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~30 \
 a_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~31 \
 a_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~32 \
 a_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~33 \
 a_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~34 \
 a_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~35 \
 a_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~36 \
 a_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~37 \
 a_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~38 \
 a_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~39 \
 a_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~40 \
 a_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~41 \
 a_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~42 \
 a_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~43 \
 a_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~44 \
 a_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~45 \
 a_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~46 \
 a_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~47 \
 a_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~48 \
 a_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~49 \
 a_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~50 \
 a_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~51 \
 a_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~52 \
 a_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~53 \
 a_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~54 \
 a_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~55 \
 a_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~56 \
 a_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~57 \
 a_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~58 \
 a_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~59 \
 a_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~60 \
 a_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~61 \
 a_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~62 \
 a_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_data_out~63 \
 b_data_out[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~0 \
 b_data_out[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~1 \
 b_data_out[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~2 \
 b_data_out[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~3 \
 b_data_out[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~4 \
 b_data_out[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~5 \
 b_data_out[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~6 \
 b_data_out[7]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~7 \
 b_data_out[8]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~8 \
 b_data_out[9]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~9 \
 b_data_out[10]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~10 \
 b_data_out[11]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~11 \
 b_data_out[12]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~12 \
 b_data_out[13]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~13 \
 b_data_out[14]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~14 \
 b_data_out[15]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~15 \
 b_data_out[16]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~16 \
 b_data_out[17]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~17 \
 b_data_out[18]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~18 \
 b_data_out[19]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~19 \
 b_data_out[20]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~20 \
 b_data_out[21]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~21 \
 b_data_out[22]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~22 \
 b_data_out[23]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~23 \
 b_data_out[24]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~24 \
 b_data_out[25]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~25 \
 b_data_out[26]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~26 \
 b_data_out[27]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~27 \
 b_data_out[28]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~28 \
 b_data_out[29]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~29 \
 b_data_out[30]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~30 \
 b_data_out[31]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~31 \
 b_data_out[32]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~32 \
 b_data_out[33]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~33 \
 b_data_out[34]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~34 \
 b_data_out[35]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~35 \
 b_data_out[36]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~36 \
 b_data_out[37]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~37 \
 b_data_out[38]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~38 \
 b_data_out[39]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~39 \
 b_data_out[40]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~40 \
 b_data_out[41]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~41 \
 b_data_out[42]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~42 \
 b_data_out[43]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~43 \
 b_data_out[44]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~44 \
 b_data_out[45]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~45 \
 b_data_out[46]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~46 \
 b_data_out[47]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~47 \
 b_data_out[48]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~48 \
 b_data_out[49]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~49 \
 b_data_out[50]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~50 \
 b_data_out[51]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~51 \
 b_data_out[52]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~52 \
 b_data_out[53]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~53 \
 b_data_out[54]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~54 \
 b_data_out[55]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~55 \
 b_data_out[56]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~56 \
 b_data_out[57]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~57 \
 b_data_out[58]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~58 \
 b_data_out[59]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~59 \
 b_data_out[60]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~60 \
 b_data_out[61]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~61 \
 b_data_out[62]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~62 \
 b_data_out[63]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_data_out~63 \
 a_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~0 \
 a_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~1 \
 a_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~2 \
 a_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~3 \
 a_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~4 \
 a_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~5 \
 a_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~6 \
 b_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~0 \
 b_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~1 \
 b_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~2 \
 b_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~3 \
 b_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~4 \
 b_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~5 \
 b_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^b_addr~6 \
 c_addr[0]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~0 \
 c_addr[1]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~1 \
 c_addr[2]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~2 \
 c_addr[3]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~3 \
 c_addr[4]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~4 \
 c_addr[5]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~5 \
 c_addr[6]=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~62 



.subckt single_port_ram \
 data=matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20 \
 we=matrix_multiplication^we_c addr[0]=matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE \
 addr[1]=matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE \
 addr[3]=matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE \
 addr[5]=matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE \
 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn \
 clk=matrix_multiplication^clk out=matrix_multiplication.ram+matrix_c_20.single_port_ram+u_single_port_ram^out~63 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1006 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1006 matrix_multiplication^a_addr_20_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_20_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~999 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~999 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1013 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1013 matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_20_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1007 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1007 matrix_multiplication^a_addr_20_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_20_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1000 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1000 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1014 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1014 matrix_multiplication^a_addr_muxed_20_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1008 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1008 matrix_multiplication^a_addr_20_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_20_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1001 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1001 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1015 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1015 matrix_multiplication^a_addr_muxed_20_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1009 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1009 matrix_multiplication^a_addr_20_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_20_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1002 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1002 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1016 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1016 matrix_multiplication^a_addr_muxed_20_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1010 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1010 matrix_multiplication^a_addr_20_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_20_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1003 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1003 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1017 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1017 matrix_multiplication^a_addr_muxed_20_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1011 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1011 matrix_multiplication^a_addr_20_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_20_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1004 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1004 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1018 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1018 matrix_multiplication^a_addr_muxed_20_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1012 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1012 matrix_multiplication^a_addr_20_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_20_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1005 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 gnd \
 matrix_multiplication^MULTI_PORT_MUX~59^MUX_2~1005 matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1019 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~57^MUX_2~1019 matrix_multiplication^a_addr_muxed_20_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~873 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~873 matrix_multiplication^c_addr_20_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_20_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~810 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~810 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~936 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~936 matrix_multiplication^c_addr_muxed_20_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~874 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~874 matrix_multiplication^c_addr_20_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_20_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~811 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~811 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~937 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~937 matrix_multiplication^c_addr_muxed_20_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~875 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~875 matrix_multiplication^c_addr_20_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_20_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~812 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~812 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~938 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~938 matrix_multiplication^c_addr_muxed_20_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~876 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~876 matrix_multiplication^c_addr_20_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_20_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~813 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~813 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~939 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~939 matrix_multiplication^c_addr_muxed_20_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~877 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~877 matrix_multiplication^c_addr_20_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_20_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~814 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~814 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~940 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~940 matrix_multiplication^c_addr_muxed_20_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~878 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~878 matrix_multiplication^c_addr_20_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_20_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~815 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~815 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~941 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~941 matrix_multiplication^c_addr_muxed_20_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_20^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~879 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~879 matrix_multiplication^c_addr_20_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_20_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~816 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~155^MUX_2~816 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~942 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~942 matrix_multiplication^c_addr_muxed_20_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1027 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1027 matrix_multiplication^a_addr_10_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_10_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1020 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1020 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1034 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1034 matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1028 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1028 matrix_multiplication^a_addr_10_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_10_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1021 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1021 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1035 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1035 matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1029 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1029 matrix_multiplication^a_addr_10_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_10_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1022 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1022 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1036 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1036 matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1030 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1030 matrix_multiplication^a_addr_10_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_10_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1023 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1023 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1037 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1037 matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1031 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1031 matrix_multiplication^a_addr_10_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_10_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1024 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1024 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1038 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1038 matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1032 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1032 matrix_multiplication^a_addr_10_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_10_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1025 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1025 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1039 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1039 matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1033 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1033 matrix_multiplication^a_addr_10_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_10_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1026 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 gnd \
 matrix_multiplication^MULTI_PORT_MUX~48^MUX_2~1026 matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1040 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~46^MUX_2~1040 matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~852 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~852 matrix_multiplication^c_addr_10_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_10_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~789 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~789 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~915 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~915 matrix_multiplication^c_addr_muxed_10_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~853 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~853 matrix_multiplication^c_addr_10_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_10_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~790 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~790 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~916 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~916 matrix_multiplication^c_addr_muxed_10_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~854 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~854 matrix_multiplication^c_addr_10_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_10_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~791 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~791 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~917 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~917 matrix_multiplication^c_addr_muxed_10_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~855 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~855 matrix_multiplication^c_addr_10_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_10_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~792 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~792 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~918 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~918 matrix_multiplication^c_addr_muxed_10_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~856 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~856 matrix_multiplication^c_addr_10_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_10_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~793 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~793 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~919 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~919 matrix_multiplication^c_addr_muxed_10_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~857 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~857 matrix_multiplication^c_addr_10_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_10_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~794 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~794 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~920 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~920 matrix_multiplication^c_addr_muxed_10_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~858 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~858 matrix_multiplication^c_addr_10_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_10_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~795 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~128^MUX_2~795 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~921 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~921 matrix_multiplication^c_addr_muxed_10_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1062 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1062 matrix_multiplication^a_addr_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^a_addr_00_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1076 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1076 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1069 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1069 matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_a \
 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1063 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1063 matrix_multiplication^a_addr_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^a_addr_00_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1077 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1077 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1070 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1070 matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1064 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1064 matrix_multiplication^a_addr_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^a_addr_00_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1078 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1078 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1071 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1071 matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1065 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1065 matrix_multiplication^a_addr_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^a_addr_00_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1079 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1079 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1072 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1072 matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1066 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1066 matrix_multiplication^a_addr_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^a_addr_00_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1080 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1080 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1073 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1073 matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1067 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1067 matrix_multiplication^a_addr_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^a_addr_00_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1081 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1081 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1074 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1074 matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1068 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1068 matrix_multiplication^a_addr_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^a_addr_00_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1082 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 gnd \
 matrix_multiplication^MULTI_PORT_MUX~37^MUX_2~1082 matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1075 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~35^MUX_2~1075 matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1048 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1048 matrix_multiplication^b_addr_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^b_addr_00_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1041 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1041 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1055 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1055 matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 



.subckt single_port_ram data=matrix_multiplication^data_pi~63 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 



.subckt single_port_ram data=matrix_multiplication^data_pi~0 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 



.subckt single_port_ram data=matrix_multiplication^data_pi~1 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 



.subckt single_port_ram data=matrix_multiplication^data_pi~2 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 



.subckt single_port_ram data=matrix_multiplication^data_pi~3 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 



.subckt single_port_ram data=matrix_multiplication^data_pi~4 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 



.subckt single_port_ram data=matrix_multiplication^data_pi~5 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 



.subckt single_port_ram data=matrix_multiplication^data_pi~6 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 



.subckt single_port_ram data=matrix_multiplication^data_pi~7 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 



.subckt single_port_ram data=matrix_multiplication^data_pi~8 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 



.subckt single_port_ram data=matrix_multiplication^data_pi~9 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 



.subckt single_port_ram data=matrix_multiplication^data_pi~10 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 



.subckt single_port_ram data=matrix_multiplication^data_pi~11 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 



.subckt single_port_ram data=matrix_multiplication^data_pi~12 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 



.subckt single_port_ram data=matrix_multiplication^data_pi~13 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 



.subckt single_port_ram data=matrix_multiplication^data_pi~14 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 



.subckt single_port_ram data=matrix_multiplication^data_pi~15 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 



.subckt single_port_ram data=matrix_multiplication^data_pi~16 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 



.subckt single_port_ram data=matrix_multiplication^data_pi~17 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 



.subckt single_port_ram data=matrix_multiplication^data_pi~18 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 



.subckt single_port_ram data=matrix_multiplication^data_pi~19 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 



.subckt single_port_ram data=matrix_multiplication^data_pi~20 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 



.subckt single_port_ram data=matrix_multiplication^data_pi~21 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 



.subckt single_port_ram data=matrix_multiplication^data_pi~22 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 



.subckt single_port_ram data=matrix_multiplication^data_pi~23 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 



.subckt single_port_ram data=matrix_multiplication^data_pi~24 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 



.subckt single_port_ram data=matrix_multiplication^data_pi~25 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 



.subckt single_port_ram data=matrix_multiplication^data_pi~26 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 



.subckt single_port_ram data=matrix_multiplication^data_pi~27 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 



.subckt single_port_ram data=matrix_multiplication^data_pi~28 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 



.subckt single_port_ram data=matrix_multiplication^data_pi~29 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 



.subckt single_port_ram data=matrix_multiplication^data_pi~30 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 



.subckt single_port_ram data=matrix_multiplication^data_pi~31 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 



.subckt single_port_ram data=matrix_multiplication^data_pi~32 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 



.subckt single_port_ram data=matrix_multiplication^data_pi~33 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 



.subckt single_port_ram data=matrix_multiplication^data_pi~34 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 



.subckt single_port_ram data=matrix_multiplication^data_pi~35 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 



.subckt single_port_ram data=matrix_multiplication^data_pi~36 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 



.subckt single_port_ram data=matrix_multiplication^data_pi~37 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 



.subckt single_port_ram data=matrix_multiplication^data_pi~38 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 



.subckt single_port_ram data=matrix_multiplication^data_pi~39 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 



.subckt single_port_ram data=matrix_multiplication^data_pi~40 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 



.subckt single_port_ram data=matrix_multiplication^data_pi~41 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 



.subckt single_port_ram data=matrix_multiplication^data_pi~42 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 



.subckt single_port_ram data=matrix_multiplication^data_pi~43 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 



.subckt single_port_ram data=matrix_multiplication^data_pi~44 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 



.subckt single_port_ram data=matrix_multiplication^data_pi~45 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 



.subckt single_port_ram data=matrix_multiplication^data_pi~46 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 



.subckt single_port_ram data=matrix_multiplication^data_pi~47 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 



.subckt single_port_ram data=matrix_multiplication^data_pi~48 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 



.subckt single_port_ram data=matrix_multiplication^data_pi~49 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 



.subckt single_port_ram data=matrix_multiplication^data_pi~50 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 



.subckt single_port_ram data=matrix_multiplication^data_pi~51 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 



.subckt single_port_ram data=matrix_multiplication^data_pi~52 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 



.subckt single_port_ram data=matrix_multiplication^data_pi~53 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 



.subckt single_port_ram data=matrix_multiplication^data_pi~54 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 



.subckt single_port_ram data=matrix_multiplication^data_pi~55 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 



.subckt single_port_ram data=matrix_multiplication^data_pi~56 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 



.subckt single_port_ram data=matrix_multiplication^data_pi~57 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 



.subckt single_port_ram data=matrix_multiplication^data_pi~58 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 



.subckt single_port_ram data=matrix_multiplication^data_pi~59 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 



.subckt single_port_ram data=matrix_multiplication^data_pi~60 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 



.subckt single_port_ram data=matrix_multiplication^data_pi~61 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 



.subckt single_port_ram data=matrix_multiplication^data_pi~62 we=matrix_multiplication^we_b \
 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE \
 addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE \
 addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE \
 addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn \
 addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn clk=matrix_multiplication^clk \
 out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1049 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1049 matrix_multiplication^b_addr_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^b_addr_00_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1042 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1042 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1056 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1056 matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1050 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1050 matrix_multiplication^b_addr_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^b_addr_00_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1043 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1043 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1057 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1057 matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1051 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1051 matrix_multiplication^b_addr_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^b_addr_00_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1044 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1044 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1058 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1058 matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1052 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1052 matrix_multiplication^b_addr_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^b_addr_00_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1045 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1045 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1059 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1059 matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1053 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1053 matrix_multiplication^b_addr_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^b_addr_00_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1046 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1046 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1060 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1060 matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1054 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1054 matrix_multiplication^b_addr_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^b_addr_00_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1047 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 gnd \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~1047 matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1061 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~68^MUX_2~1061 matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~831 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~831 matrix_multiplication^c_addr_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^c_addr_00_reg~0_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~768 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~768 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~894 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~894 matrix_multiplication^c_addr_muxed_00_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~832 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~832 matrix_multiplication^c_addr_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^c_addr_00_reg~1_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~769 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~769 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~895 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~895 matrix_multiplication^c_addr_muxed_00_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~833 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~833 matrix_multiplication^c_addr_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^c_addr_00_reg~2_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~770 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~770 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~896 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~896 matrix_multiplication^c_addr_muxed_00_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~834 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~834 matrix_multiplication^c_addr_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^c_addr_00_reg~3_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~771 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~771 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~897 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~897 matrix_multiplication^c_addr_muxed_00_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~835 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~835 matrix_multiplication^c_addr_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^c_addr_00_reg~4_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~772 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~772 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~898 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~898 matrix_multiplication^c_addr_muxed_00_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~836 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~836 matrix_multiplication^c_addr_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^c_addr_00_reg~5_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~773 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~773 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~899 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~899 matrix_multiplication^c_addr_muxed_00_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 \
 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~837 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~837 matrix_multiplication^c_addr_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^c_addr_00_reg~6_FF_NODE \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~774 
1-1- 1 
-1-1 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 gnd \
 matrix_multiplication^MULTI_PORT_MUX~101^MUX_2~774 matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~900 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~182^MUX_2~900 matrix_multiplication^c_addr_muxed_00_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd \
 matrix_multiplication^enable_writing_to_mem matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1090 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1090 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~37^LOGICAL_NOT~38 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~48^LOGICAL_NOT~49 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~59^LOGICAL_NOT~60 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~70^LOGICAL_NOT~71 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~81^LOGICAL_NOT~82 
0 1 


.names matrix_multiplication^enable_writing_to_mem_reg_FF_NODE matrix_multiplication^MULTI_PORT_MUX~92^LOGICAL_NOT~93 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~0 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1083 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1083 matrix_multiplication^addr_pi_reg~0_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~1 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1084 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1084 matrix_multiplication^addr_pi_reg~1_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~2 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1085 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1085 matrix_multiplication^addr_pi_reg~2_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~3 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1086 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1086 matrix_multiplication^addr_pi_reg~3_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~4 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1087 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1087 matrix_multiplication^addr_pi_reg~4_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~5 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1088 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1088 matrix_multiplication^addr_pi_reg~5_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 gnd matrix_multiplication^addr_pi~6 \
 matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1089 
1-1- 1 
-1-1 1 


.latch matrix_multiplication^MULTI_PORT_MUX~33^MUX_2~1089 matrix_multiplication^addr_pi_reg~6_FF_NODE re \
 matrix_multiplication^clk 0 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~33^LOGICAL_NOT~34 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~35^LOGICAL_NOT~36 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~46^LOGICAL_NOT~47 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~57^LOGICAL_NOT~58 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~68^LOGICAL_NOT~69 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~79^LOGICAL_NOT~80 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~90^LOGICAL_NOT~91 
0 1 


.names matrix_multiplication^reset matrix_multiplication^MULTI_PORT_MUX~182^LOGICAL_NOT~183 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~101^LOGICAL_NOT~102 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~110^LOGICAL_NOT~111 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~119^LOGICAL_NOT~120 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~128^LOGICAL_NOT~129 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~137^LOGICAL_NOT~138 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~146^LOGICAL_NOT~147 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~155^LOGICAL_NOT~156 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~164^LOGICAL_NOT~165 
0 1 


.names matrix_multiplication^enable_reading_from_mem matrix_multiplication^MULTI_PORT_MUX~173^LOGICAL_NOT~174 
0 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~256 matrix_multiplication^data_from_out_mat~0 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~257 matrix_multiplication^data_from_out_mat~1 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~258 matrix_multiplication^data_from_out_mat~2 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~259 matrix_multiplication^data_from_out_mat~3 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~260 matrix_multiplication^data_from_out_mat~4 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~261 matrix_multiplication^data_from_out_mat~5 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~262 matrix_multiplication^data_from_out_mat~6 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~263 matrix_multiplication^data_from_out_mat~7 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~264 matrix_multiplication^data_from_out_mat~8 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~265 matrix_multiplication^data_from_out_mat~9 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~266 matrix_multiplication^data_from_out_mat~10 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~267 matrix_multiplication^data_from_out_mat~11 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~268 matrix_multiplication^data_from_out_mat~12 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~269 matrix_multiplication^data_from_out_mat~13 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~270 matrix_multiplication^data_from_out_mat~14 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~271 matrix_multiplication^data_from_out_mat~15 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~272 matrix_multiplication^data_from_out_mat~16 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~273 matrix_multiplication^data_from_out_mat~17 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~274 matrix_multiplication^data_from_out_mat~18 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~275 matrix_multiplication^data_from_out_mat~19 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~276 matrix_multiplication^data_from_out_mat~20 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~277 matrix_multiplication^data_from_out_mat~21 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~278 matrix_multiplication^data_from_out_mat~22 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~279 matrix_multiplication^data_from_out_mat~23 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~280 matrix_multiplication^data_from_out_mat~24 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~281 matrix_multiplication^data_from_out_mat~25 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~282 matrix_multiplication^data_from_out_mat~26 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~283 matrix_multiplication^data_from_out_mat~27 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~284 matrix_multiplication^data_from_out_mat~28 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~285 matrix_multiplication^data_from_out_mat~29 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~286 matrix_multiplication^data_from_out_mat~30 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~287 matrix_multiplication^data_from_out_mat~31 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~288 matrix_multiplication^data_from_out_mat~32 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~289 matrix_multiplication^data_from_out_mat~33 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~290 matrix_multiplication^data_from_out_mat~34 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~291 matrix_multiplication^data_from_out_mat~35 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~292 matrix_multiplication^data_from_out_mat~36 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~293 matrix_multiplication^data_from_out_mat~37 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~294 matrix_multiplication^data_from_out_mat~38 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~295 matrix_multiplication^data_from_out_mat~39 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~296 matrix_multiplication^data_from_out_mat~40 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~297 matrix_multiplication^data_from_out_mat~41 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~298 matrix_multiplication^data_from_out_mat~42 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~299 matrix_multiplication^data_from_out_mat~43 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~300 matrix_multiplication^data_from_out_mat~44 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~301 matrix_multiplication^data_from_out_mat~45 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~302 matrix_multiplication^data_from_out_mat~46 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~303 matrix_multiplication^data_from_out_mat~47 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~304 matrix_multiplication^data_from_out_mat~48 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~305 matrix_multiplication^data_from_out_mat~49 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~306 matrix_multiplication^data_from_out_mat~50 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~307 matrix_multiplication^data_from_out_mat~51 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~308 matrix_multiplication^data_from_out_mat~52 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~309 matrix_multiplication^data_from_out_mat~53 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~310 matrix_multiplication^data_from_out_mat~54 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~311 matrix_multiplication^data_from_out_mat~55 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~312 matrix_multiplication^data_from_out_mat~56 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~313 matrix_multiplication^data_from_out_mat~57 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~314 matrix_multiplication^data_from_out_mat~58 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~315 matrix_multiplication^data_from_out_mat~59 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~316 matrix_multiplication^data_from_out_mat~60 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~317 matrix_multiplication^data_from_out_mat~61 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~318 matrix_multiplication^data_from_out_mat~62 
1 1 


.names matrix_multiplication^BITWISE_OR~191^LOGICAL_OR~319 matrix_multiplication^data_from_out_mat~63 
1 1 


.names matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic^BUF_NODE~23 matrix_multiplication^done_mat_mul 
1 1 


.subckt CLOCK_GATING I=matrix_multiplication^clk

.end 



.model single_port_ram 

.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] \
 addr[13] addr[14] we 

.outputs out 

.blackbox 


.end 



.model matmul_4x4_systolic 

.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] \
 b_data_in[9] b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] b_data_in[15] b_data_in[16] b_data_in[17] \
 b_data_in[18] b_data_in[19] b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] b_data_in[25] b_data_in[26] \
 b_data_in[27] b_data_in[28] b_data_in[29] b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] b_data_in[35] \
 b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] \
 b_data_in[54] b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] b_data_in[60] b_data_in[61] b_data_in[62] \
 b_data_in[63] a_data_in[0] a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] a_data_in[6] a_data_in[7] \
 a_data_in[8] a_data_in[9] a_data_in[10] a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] a_data_in[16] \
 a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] \
 a_data_in[35] a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] a_data_in[41] a_data_in[42] a_data_in[43] \
 a_data_in[44] a_data_in[45] a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] a_data_in[51] a_data_in[52] \
 a_data_in[53] a_data_in[54] a_data_in[55] a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] a_data_in[61] \
 a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] \
 a_loc[2] a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] final_mat_mul_size[1] final_mat_mul_size[2] \
 final_mat_mul_size[3] final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] final_mat_mul_size[7] b_data[0] \
 b_data[1] b_data[2] b_data[3] b_data[4] b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] b_data[12] \
 b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] \
 b_data[35] b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] b_data[42] b_data[43] b_data[44] b_data[45] \
 b_data[46] b_data[47] b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] b_data[54] b_data[55] b_data[56] \
 b_data[57] b_data[58] b_data[59] b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] a_data[3] \
 a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] \
 a_data[27] a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] a_data[34] a_data[35] a_data[36] a_data[37] \
 a_data[38] a_data[39] a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] a_data[46] a_data[47] a_data[48] \
 a_data[49] a_data[50] a_data[51] a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] a_data[58] a_data[59] \
 a_data[60] a_data[61] a_data[62] a_data[63] start_mat_mul reset clk 

.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] \
 b_addr[4] b_addr[5] b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] a_addr[6] b_data_out[0] \
 b_data_out[1] b_data_out[2] b_data_out[3] b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] b_data_out[9] \
 b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] \
 b_data_out[18] b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] b_data_out[24] b_data_out[25] \
 b_data_out[26] b_data_out[27] b_data_out[28] b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] b_data_out[39] b_data_out[40] b_data_out[41] \
 b_data_out[42] b_data_out[43] b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] b_data_out[49] \
 b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] \
 b_data_out[58] b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] a_data_out[0] a_data_out[1] \
 a_data_out[2] a_data_out[3] a_data_out[4] a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] a_data_out[15] a_data_out[16] a_data_out[17] \
 a_data_out[18] a_data_out[19] a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] a_data_out[25] \
 a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] \
 a_data_out[34] a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] a_data_out[40] a_data_out[41] \
 a_data_out[42] a_data_out[43] a_data_out[44] a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] a_data_out[55] a_data_out[56] a_data_out[57] \
 a_data_out[58] a_data_out[59] a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] c_data[1] c_data[2] \
 c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] \
 c_data[26] c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] c_data[33] c_data[34] c_data[35] c_data[36] \
 c_data[37] c_data[38] c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] c_data[45] c_data[46] c_data[47] \
 c_data[48] c_data[49] c_data[50] c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] c_data[57] c_data[58] \
 c_data[59] c_data[60] c_data[61] c_data[62] c_data[63] done_mat_mul 

.blackbox 


.end 


.model CLOCK_GATING
.inputs I
.blackbox
.end

