$date
	Sat Oct 22 23:55:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#314964
b10011 !
1"
#314966
b10011 &
b10011 %
1$
#314967
0"
#314970
b111010 &
b111010 %
#314974
b11101 &
b11101 %
#314978
b1011000 &
b1011000 %
#314982
b101100 &
b101100 %
#314986
b10110 &
b10110 %
#314990
b1011 &
b1011 %
#314994
b100010 &
b100010 %
#314998
b10001 &
b10001 %
#315002
b110100 &
b110100 %
#315006
b11010 &
b11010 %
#315010
b1101 &
b1101 %
#315014
b101000 &
b101000 %
#315018
b10100 &
b10100 %
#315022
b1010 &
b1010 %
#315026
b101 &
b101 %
#315030
b10000 &
b10000 %
#315034
b1000 &
b1000 %
#315038
b100 &
b100 %
#315042
b10 &
b10 %
#315046
b1 &
1#
b1 %
#315050
b0 &
b0 %
0#
0$
#1217068
b100 !
1"
#1217070
b100 &
b100 %
1$
#1217071
0"
#1217074
b10 &
b10 %
#1217078
b1 &
1#
b1 %
#1217082
b0 &
b0 %
0#
0$
#2275847
b1 !
1"
#2275850
b1 &
b1 %
1$
#2275851
0"
#2275854
1#
#2275858
b0 &
b0 %
0#
0$
#4500012
