// Seed: 1052259015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout supply0 id_9;
  inout wire id_8;
  output tri0 id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10 = id_8;
  assign id_6 = id_2;
  parameter id_11 = -1'b0;
  assign id_9 = -1;
  logic id_12;
  ;
  assign id_1 = id_1;
  assign id_7 = 1;
  logic \id_13 ;
  initial begin : LABEL_0
    #1 $signed(14);
    ;
    id_10 = #id_14 -1'd0;
    SystemTFIdentifier(id_4);
  end
endmodule
module module_1 #(
    parameter id_5 = 32'd47,
    parameter id_6 = 32'd48
) (
    input  tri1 id_0
    , id_3,
    output wor  id_1
);
  parameter id_4 = 1;
  assign id_3[1] = {-1'd0, id_0};
  logic _id_5, _id_6;
  xor primCall (id_1, id_0, id_7, id_3);
  parameter id_7 = id_4 != -1;
  assign id_1 = id_4;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4
  );
  assign modCall_1.id_9 = 0;
  parameter id_8 = id_4;
  logic [{  {  -1  ,  id_6  }  {  1  -  id_5  }  } : 1 'b0] id_9;
  wire id_10;
  assign id_9 = -1 == !id_0;
  parameter id_11 = -1;
  assign id_1 = -1;
endmodule
