Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TB_behav xil_defaultlib.CPU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <CLOCK_IP> not found while processing module instance <CIP> [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU_Wrapper.v:35]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_Inst_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:127]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_PC_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:128]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_Imm_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:129]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_RS1_data_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:131]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_RS2_data_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:132]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_RS1_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:134]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_RS2_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:135]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_Rd_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:136]
WARNING: [VRFC 10-3755] too many parameters for module instance 'ID_EX_Control_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3755] too many parameters for module instance 'EX_MEM_Inst_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:187]
WARNING: [VRFC 10-3755] too many parameters for module instance 'EX_MEM_RS2_data_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:188]
WARNING: [VRFC 10-3755] too many parameters for module instance 'EX_MEM_RS2_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:190]
WARNING: [VRFC 10-3755] too many parameters for module instance 'EX_MEM_Rd_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:191]
WARNING: [VRFC 10-3755] too many parameters for module instance 'EX_MEM_Result_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:193]
WARNING: [VRFC 10-3755] too many parameters for module instance 'EX_MEM_Control_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:195]
WARNING: [VRFC 10-3755] too many parameters for module instance 'MEM_WB_Inst_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:230]
WARNING: [VRFC 10-3755] too many parameters for module instance 'MEM_WB_Result_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:231]
WARNING: [VRFC 10-3755] too many parameters for module instance 'MEM_WB_Rd_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:232]
WARNING: [VRFC 10-3755] too many parameters for module instance 'MEM_WB_Control_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:233]
WARNING: [VRFC 10-3755] too many parameters for module instance 'MEM_WB_Address_lsb_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:235]
WARNING: [VRFC 10-3755] too many parameters for module instance 'WB_FIN_rd_data_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:244]
WARNING: [VRFC 10-3755] too many parameters for module instance 'WB_FIN_Control_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:245]
WARNING: [VRFC 10-3755] too many parameters for module instance 'WB_FIN_Instr_reg' [D:/MTECH/sem-3/PSD/current_material/assignments/assignment_3/project_1/project_1.srcs/sources_1/new/CPU.v:247]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
