<?xml version="1.0"?>
<block name="stereovision3.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:5b1ae978f0aefb18a40c8e2ae0ed99a83ec6c3b17f4b6d27229f0e1979794a70" atom_netlist_id="SHA256:7d1e3d67d4479808b290070890dcd48c0f970bd4c013be9aa4e599c304084305">
	<inputs>sv_chip3_hierarchy_no_mem^tm3_clk_v0 sv_chip3_hierarchy_no_mem^tm3_clk_v2 sv_chip3_hierarchy_no_mem^tm3_vidin_vs sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_rts0 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4</inputs>
	<outputs>out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl out:sv_chip3_hierarchy_no_mem^vidin_new_data out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6 out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17 out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18</outputs>
	<clocks>sv_chip3_hierarchy_no_mem^tm3_clk_v0 sv_chip3_hierarchy_no_mem^tm3_clk_v2</clocks>
	<block name="n279" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^horiz~1_FF n278 sv_chip3_hierarchy_no_mem^vert~0_FF n332 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^horiz~0_FF sv_chip3_hierarchy_no_mem^horiz~2_FF sv_chip3_hierarchy_no_mem^horiz~5_FF sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^tm3_vidin_vs open open open open open open open open open open n277 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^horiz~3_FF open open</port>
		</inputs>
		<outputs>
			<port name="O">open open slice[0].O[9]-&gt;top_slice_O open open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open open open slice[1].O[9]-&gt;bottom_slice_O slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="n277" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[9]-&gt;top_slice slice[0].O[5]-&gt;cross2 slice[0].O[2]-&gt;cross1 open slice[0].O[6]-&gt;cross8 open open open slice[0].O[5]-&gt;cross18 clb.I[9]-&gt;top_slice open slice[0].O[6]-&gt;cross24 open open open clb.I[20]-&gt;top_slice open open clb.I[2]-&gt;top_slice open open open clb.I[8]-&gt;top_slice slice[1].O[10]-&gt;cross38 open clb.I[1]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n131" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n131" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n131" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n131" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n131" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n131</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n116" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB slice.I[9]-&gt;inB open slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n116" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n116" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n116" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n116" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n116</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n284" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC open open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n284" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n284" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n284" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n284" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n284</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n277" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open slice.I[22]-&gt;inD slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n277" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n277" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n277" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n277" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n277</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
		<block name="n279" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[4]-&gt;top_slice clb.I[5]-&gt;top_slice slice[1].O[2]-&gt;cross0 clb.I[0]-&gt;top_slice clb.I[8]-&gt;top_slice open open clb.I[53]-&gt;top_slice clb.I[0]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[8]-&gt;top_slice open clb.I[3]-&gt;top_slice slice[1].O[8]-&gt;cross20 clb.I[8]-&gt;top_slice open open open open clb.I[7]-&gt;top_slice slice[1].O[8]-&gt;cross36 clb.I[5]-&gt;top_slice clb.I[0]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[53]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 fle[3].outMUX[0]-&gt;dir10 fle[3].out[0]-&gt;dir11 open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^horiz~2_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n336" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n336" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n336" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n336" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n336</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~3_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n346" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="_n346" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n346" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="_n346" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 2 0 3 1 5</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n346</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~4_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n356" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n356" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n356" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n356" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n356</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n279" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n279" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n279" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n279" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n279" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">5 4 0 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n279</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n291" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^vert~2_FF open n279 sv_chip3_hierarchy_no_mem^tm3_vidin_href open open sv_chip3_hierarchy_no_mem^vert~1_FF sv_chip3_hierarchy_no_mem^vert~0_FF n335 open open open open open open open open open sv_chip3_hierarchy_no_mem^horiz~8_FF open sv_chip3_hierarchy_no_mem^horiz~6_FF sv_chip3_hierarchy_no_mem^horiz~7_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^horiz~5_FF sv_chip3_hierarchy_no_mem^horiz~9_FF open open open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open slice[0].O[8]-&gt;top_slice_O open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open open slice[1].O[10]-&gt;bottom_slice_O open open open slice[1].O[6]-&gt;bottom_slice_O slice[1].O[5]-&gt;bottom_slice_O open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^horiz~8_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[51]-&gt;top_slice clb.I[9]-&gt;top_slice slice[0].O[2]-&gt;cross1 open clb.I[4]-&gt;top_slice open open clb.I[19]-&gt;top_slice clb.I[51]-&gt;top_slice clb.I[22]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[21]-&gt;top_slice clb.I[9]-&gt;top_slice open clb.I[9]-&gt;top_slice slice[0].O[8]-&gt;cross29 open open clb.I[4]-&gt;top_slice open open clb.I[4]-&gt;top_slice clb.I[21]-&gt;top_slice slice[0].O[11]-&gt;cross38 clb.I[51]-&gt;top_slice clb.I[9]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^horiz~6_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n376" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n376" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n376" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n376" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n376</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~8_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n396" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="_n396" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n396" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="_n396" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 1 3 5 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n396</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~8_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~5_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n366" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n366" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n366" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n366" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n366</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~7_FF" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n386" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n386" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n386" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n386" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n386</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n291" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">slice[0].O[11]-&gt;cross6 slice[1].O[5]-&gt;cross3 clb.I[9]-&gt;top_slice slice[0].O[5]-&gt;cross10 slice[0].O[2]-&gt;cross9 slice[0].O[8]-&gt;cross5 open open open open clb.I[4]-&gt;top_slice slice[1].O[1]-&gt;cross25 open open slice[0].O[2]-&gt;cross33 open clb.I[19]-&gt;top_slice clb.I[52]-&gt;top_slice slice[0].O[11]-&gt;cross30 open open slice[1].O[6]-&gt;cross41 clb.I[3]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[1]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">open fle[0].out[0]-&gt;dir2 open open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open open fle[3].out[0]-&gt;dir11 open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n344" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA slice.I[5]-&gt;inA</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n344" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n344" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n344" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n344" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">3 5 0 4 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n344</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~9_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n406" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n406" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n406" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n406" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n406</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~9_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n278" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC open slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n278" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n278" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n278" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n278" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n278</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n291" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n291" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n291" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n291" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n291" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">1 0 5 3 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n291</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n392" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">open open sv_chip3_hierarchy_no_mem^iic_state~0_FF n388 n372 sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF n373 n394 sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF n396 sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open open slice[1].O[3]-&gt;bottom_slice_O open open slice[1].O[0]-&gt;bottom_slice_O</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="n397" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[12]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[15]-&gt;top_slice clb.I[14]-&gt;top_slice open open open clb.I[11]-&gt;top_slice clb.I[10]-&gt;top_slice clb.I[12]-&gt;top_slice clb.I[2]-&gt;top_slice open open clb.I[4]-&gt;top_slice clb.I[2]-&gt;top_slice clb.I[11]-&gt;top_slice slice[0].O[0]-&gt;cross28 clb.I[10]-&gt;top_slice open open clb.I[8]-&gt;top_slice clb.I[15]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[14]-&gt;top_slice slice[0].O[3]-&gt;cross47 clb.I[6]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open fle[1].outMUX[0]-&gt;dir4 open open fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="n398" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n398" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n398" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n398" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n398" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n398</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n400" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n400" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n400" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n400" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n400" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n400</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n397" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n397" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n397" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n397" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n397" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n397</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n399" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n399" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n399" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n399" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n399" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 3 1 0 2 5</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n399</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
		<block name="n392" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">slice[1].O[10]-&gt;cross6 slice[0].O[9]-&gt;cross3 slice[0].O[6]-&gt;cross0 clb.I[13]-&gt;top_slice clb.I[3]-&gt;top_slice open open open clb.I[2]-&gt;top_slice open clb.I[12]-&gt;top_slice clb.I[11]-&gt;top_slice open open clb.I[12]-&gt;top_slice clb.I[2]-&gt;top_slice open clb.I[8]-&gt;top_slice clb.I[11]-&gt;top_slice open open slice[1].O[6]-&gt;cross41 clb.I[8]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[10]-&gt;top_slice slice[1].O[3]-&gt;cross46 clb.I[9]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open fle[1].outMUX[0]-&gt;dir4 open open fle[2].outMUX[0]-&gt;dir7 open open open fle[3].out[0]-&gt;dir11 open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="n387" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n387" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n387" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n387" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n387" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n387</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n393" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n393" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n393" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n393" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n393" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n393</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n395" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n395" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n395" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n395" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n395" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n395</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n392" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n392" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n392" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n392" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n392" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 2 1 5 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n392</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n394" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">open n416 sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF n368 sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~4_FF n412 n418 n422 open open open open open open open open open open sv_chip3_hierarchy_no_mem^iic_state~5_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^iic_state~6_FF open open open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open slice[0].O[6]-&gt;top_slice_O slice[0].O[5]-&gt;top_slice_O open open open open slice[0].O[0]-&gt;top_slice_O open open slice[1].O[9]-&gt;bottom_slice_O open open slice[1].O[6]-&gt;bottom_slice_O slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^iic_state~5_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[6]-&gt;top_slice slice[0].O[5]-&gt;cross2 clb.I[52]-&gt;top_slice open open open open open clb.I[8]-&gt;top_slice open clb.I[7]-&gt;top_slice clb.I[20]-&gt;top_slice open open open open clb.I[20]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[52]-&gt;top_slice open open clb.I[9]-&gt;top_slice clb.I[3]-&gt;top_slice slice[0].O[11]-&gt;cross38 clb.I[5]-&gt;top_slice clb.I[2]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n372" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n372" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n372" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n372" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n372" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n372</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~5_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n205" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n205" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n205" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n205" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n205</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n373" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open open slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n373" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n373" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n373" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n373" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n373</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n225" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n225" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n225" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n225" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n225</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n394" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">open clb.I[7]-&gt;top_slice open clb.I[1]-&gt;top_slice open open open clb.I[7]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[52]-&gt;top_slice slice[0].O[5]-&gt;cross26 open open open clb.I[5]-&gt;top_slice clb.I[52]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[6]-&gt;top_slice slice[0].O[11]-&gt;cross30 slice[0].O[5]-&gt;cross34 open clb.I[6]-&gt;top_slice clb.I[52]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[5]-&gt;top_slice slice[0].O[11]-&gt;cross46 slice[0].O[5]-&gt;cross42 open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~4_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open slice.I[1]-&gt;inA open slice.I[3]-&gt;inA open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n200" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n200" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n200" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n200" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n200</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~6_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n210" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n210" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n210" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n210" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n210</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n396" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC slice.I[19]-&gt;inC</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n396" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n396" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n396" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n396" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 3 2 5 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n396</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n394" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n394" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n394" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n394" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n394" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">2 1 0 4 3 5</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n394</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n388" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">open open open open n384 n368 sv_chip3_hierarchy_no_mem^iic_stop_FF sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^iic_state~0_FF n373 sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF n386 n383 n422 n367 open open sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open open slice[0].O[5]-&gt;top_slice_O open open open open slice[0].O[0]-&gt;top_slice_O open slice[1].O[10]-&gt;bottom_slice_O open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[12]-&gt;top_slice clb.I[16]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[15]-&gt;top_slice slice[0].O[6]-&gt;cross8 open open clb.I[17]-&gt;top_slice slice[0].O[5]-&gt;cross18 clb.I[14]-&gt;top_slice clb.I[13]-&gt;top_slice clb.I[5]-&gt;top_slice open open open clb.I[14]-&gt;top_slice slice[0].O[11]-&gt;cross22 clb.I[21]-&gt;top_slice clb.I[13]-&gt;top_slice open open clb.I[6]-&gt;top_slice clb.I[5]-&gt;top_slice slice[0].O[11]-&gt;cross38 clb.I[7]-&gt;top_slice clb.I[13]-&gt;top_slice clb.I[18]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n382" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n382" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n382" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n382" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n382" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n382</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n230" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n230" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n230" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n230" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n230</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n385" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n385" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n385" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n385" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n385" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n385</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n215" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n215" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n215" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n215" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">2 5 4 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n215</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n388" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">slice[0].O[11]-&gt;cross6 clb.I[13]-&gt;top_slice open slice[0].O[5]-&gt;cross10 clb.I[14]-&gt;top_slice open open slice[0].O[11]-&gt;cross14 clb.I[14]-&gt;top_slice clb.I[11]-&gt;top_slice slice[0].O[5]-&gt;cross26 clb.I[13]-&gt;top_slice clb.I[12]-&gt;top_slice open clb.I[11]-&gt;top_slice clb.I[8]-&gt;top_slice open clb.I[12]-&gt;top_slice clb.I[9]-&gt;top_slice open open slice[1].O[6]-&gt;cross41 clb.I[9]-&gt;top_slice clb.I[10]-&gt;top_slice slice[1].O[0]-&gt;cross37 clb.I[8]-&gt;top_slice slice[1].O[4]-&gt;cross42 open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open fle[1].out[0]-&gt;dir5 open fle[2].outMUX[0]-&gt;dir7 open open open fle[3].out[0]-&gt;dir11 open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="n391" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA open slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n391" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n391" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n391" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n391" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n391</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n389" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n389" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n389" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n389" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n389" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">1 4 0 3 2 5</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n389</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n390" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n390" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n390" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n390" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n390" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n390</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n388" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n388" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n388" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n388" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n388" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">1 3 5 0 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n388</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n401" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF open n160 n393 n380 open n410 sv_chip3_hierarchy_no_mem^iic_state~5_FF sv_chip3_hierarchy_no_mem^iic_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF n402 sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF n387 n404 n382 sv_chip3_hierarchy_no_mem^iic_state~6_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~4_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open n376 open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open slice[0].O[6]-&gt;top_slice_O open open slice[0].O[3]-&gt;top_slice_O open open open open open open slice[1].O[8]-&gt;bottom_slice_O open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n376" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[19]-&gt;top_slice clb.I[14]-&gt;top_slice open slice[0].O[9]-&gt;cross11 open open open clb.I[20]-&gt;top_slice open clb.I[19]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[18]-&gt;top_slice open open clb.I[17]-&gt;top_slice clb.I[18]-&gt;top_slice clb.I[1]-&gt;top_slice slice[0].O[0]-&gt;cross28 clb.I[5]-&gt;top_slice open open clb.I[21]-&gt;top_slice clb.I[1]-&gt;top_slice clb.I[12]-&gt;top_slice clb.I[22]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[10]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open fle[1].outMUX[0]-&gt;dir4 open open fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="n377" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA open slice.I[3]-&gt;inA open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n377" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n377" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n377" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n377" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n377</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n410" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB open slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n410" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n410" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n410" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n410" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n410</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n376" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n376" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n376" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n376" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n376" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n376</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n379" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n379" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n379" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n379" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n379" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 2 3 4 1 5</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n379</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
		<block name="n401" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">slice[1].O[3]-&gt;cross6 clb.I[11]-&gt;top_slice clb.I[16]-&gt;top_slice clb.I[22]-&gt;top_slice clb.I[12]-&gt;top_slice open open clb.I[11]-&gt;top_slice clb.I[1]-&gt;top_slice clb.I[22]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[14]-&gt;top_slice open clb.I[15]-&gt;top_slice clb.I[3]-&gt;top_slice clb.I[53]-&gt;top_slice slice[1].O[0]-&gt;cross21 slice[1].O[10]-&gt;cross30 open open clb.I[13]-&gt;top_slice clb.I[12]-&gt;top_slice clb.I[14]-&gt;top_slice clb.I[22]-&gt;top_slice clb.I[1]-&gt;top_slice clb.I[11]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open fle[1].outMUX[0]-&gt;dir4 open open open open fle[2].outQ[0]-&gt;dir9 open fle[3].out[0]-&gt;dir11 open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n403" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n403" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n403" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n403" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n403" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n403</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n409" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n409" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n409" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n409" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n409" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n409</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n180" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n180" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n180" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n180" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n180" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n180</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_sda_xhdl0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^tm3_vidin_sda</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n401" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n401" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n401" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n401" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n401" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 2 5 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n401</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n402" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^iic_stop_FF sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF n367 open sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF n373 n372 sv_chip3_hierarchy_no_mem^iic_state~4_FF n412 sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF open open open open open open open open sv_chip3_hierarchy_no_mem^iic_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^iic_state~2_FF open sv_chip3_hierarchy_no_mem^iic_state~3_FF open open open open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open slice[0].O[6]-&gt;top_slice_O slice[0].O[5]-&gt;top_slice_O open open open open slice[0].O[0]-&gt;top_slice_O open open slice[1].O[9]-&gt;bottom_slice_O slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open open open slice[1].O[0]-&gt;bottom_slice_O</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n383" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[8]-&gt;top_slice clb.I[49]-&gt;top_slice clb.I[51]-&gt;top_slice clb.I[20]-&gt;top_slice clb.I[19]-&gt;top_slice open open clb.I[20]-&gt;top_slice open clb.I[9]-&gt;top_slice clb.I[1]-&gt;top_slice clb.I[19]-&gt;top_slice open open clb.I[20]-&gt;top_slice open open clb.I[19]-&gt;top_slice clb.I[49]-&gt;top_slice open open clb.I[1]-&gt;top_slice clb.I[49]-&gt;top_slice clb.I[19]-&gt;top_slice clb.I[51]-&gt;top_slice clb.I[20]-&gt;top_slice clb.I[9]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n408" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n408" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n408" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n408" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n408" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n408</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~1_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB open slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n185" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n185" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n185" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n185" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n185</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n383" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC open open slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n383" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n383" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n383" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n383" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n383</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~3_FF" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n195" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n195" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n195" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n195" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 3 1 5 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n195</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n402" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[49]-&gt;top_slice slice[1].O[5]-&gt;cross3 open slice[0].O[5]-&gt;cross10 open open open clb.I[2]-&gt;top_slice clb.I[10]-&gt;top_slice clb.I[19]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[3]-&gt;top_slice clb.I[1]-&gt;top_slice open clb.I[20]-&gt;top_slice clb.I[1]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[19]-&gt;top_slice clb.I[49]-&gt;top_slice open open clb.I[6]-&gt;top_slice slice[1].O[8]-&gt;cross36 clb.I[19]-&gt;top_slice clb.I[7]-&gt;top_slice slice[0].O[11]-&gt;cross46 slice[0].O[5]-&gt;cross42 open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n386" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA open slice.I[3]-&gt;inA open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n386" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n386" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n386" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n386" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n386</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~0_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n170" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n170" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n170" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n170" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 1 5 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n170</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^iic_state~2_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n190" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n190" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n190" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n190" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n190</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_state~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_state~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n402" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n402" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n402" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n402" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n402" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 4 1 2 5 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n402</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n404" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">open open sv_chip3_hierarchy_no_mem^iic_state~4_FF open sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF n367 n368 sv_chip3_hierarchy_no_mem^iic_stop_FF n408 sv_chip3_hierarchy_no_mem^iic_state~6_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~0_FF n422 sv_chip3_hierarchy_no_mem^iic_state~5_FF open open open sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open slice[0].O[9]-&gt;top_slice_O open open slice[0].O[6]-&gt;top_slice_O slice[0].O[5]-&gt;top_slice_O open open open open open open open slice[1].O[9]-&gt;bottom_slice_O open open open slice[1].O[5]-&gt;bottom_slice_O open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[13]-&gt;top_slice clb.I[14]-&gt;top_slice clb.I[4]-&gt;top_slice open clb.I[21]-&gt;top_slice open open clb.I[21]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[16]-&gt;top_slice open open open clb.I[4]-&gt;top_slice clb.I[21]-&gt;top_slice clb.I[14]-&gt;top_slice open clb.I[13]-&gt;top_slice open open clb.I[10]-&gt;top_slice clb.I[15]-&gt;top_slice clb.I[12]-&gt;top_slice slice[0].O[0]-&gt;cross44 clb.I[11]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n381" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n381" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n381" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n381" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n381" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n381</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n220" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n220" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n220" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n220" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 3 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n220</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n384" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n384" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n384" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n384" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n384" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n384</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n380" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n380" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n380" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n380" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n380" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n380</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
		<block name="n404" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[17]-&gt;top_slice clb.I[11]-&gt;top_slice clb.I[10]-&gt;top_slice clb.I[2]-&gt;top_slice clb.I[12]-&gt;top_slice clb.I[9]-&gt;top_slice open clb.I[13]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[52]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[21]-&gt;top_slice open clb.I[21]-&gt;top_slice clb.I[52]-&gt;top_slice clb.I[13]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[14]-&gt;top_slice open open slice[1].O[6]-&gt;cross41 clb.I[8]-&gt;top_slice clb.I[17]-&gt;top_slice slice[1].O[0]-&gt;cross37 clb.I[9]-&gt;top_slice clb.I[10]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n405" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA slice.I[5]-&gt;inA</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n405" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n405" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n405" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n405" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 1 2 3 5 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n405</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n165" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n165" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n165" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n165" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 5 2 1 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n165</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n407" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n407" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n407" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n407" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n407" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 1 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n407</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n404" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n404" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n404" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n404" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n404" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">3 0 1 2 4 5</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n404</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="_n191" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">open open n291 sv_chip3_hierarchy_no_mem^tm3_vidin_vs sv_chip3_hierarchy_no_mem^vert~4_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref _n281 open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vert~3_FF sv_chip3_hierarchy_no_mem^vidin_addr_reg1~18_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vert~5_FF sv_chip3_hierarchy_no_mem^vert~7_FF open open open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="n304" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open open slice[0].O[2]-&gt;cross1 clb.I[3]-&gt;top_slice slice[0].O[6]-&gt;cross8 open open clb.I[6]-&gt;top_slice slice[0].O[5]-&gt;cross18 open open clb.I[22]-&gt;top_slice open open clb.I[51]-&gt;top_slice clb.I[2]-&gt;top_slice clb.I[21]-&gt;top_slice clb.I[4]-&gt;top_slice slice[1].O[11]-&gt;cross31 open open open clb.I[5]-&gt;top_slice open clb.I[22]-&gt;top_slice clb.I[52]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 fle[2].outMUX[0]-&gt;dir7 open open open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n206" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open open slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n206" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n206" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n206" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n206" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n206</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n216" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB open open slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n216" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n216" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n216" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n216" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n216</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~16_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~16</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n304" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n304" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n304" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n304" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n304" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n304</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="_n211" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open slice.I[22]-&gt;inD open slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n211" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n211" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n211" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n211" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n211</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~18_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~18_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n191" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[21]-&gt;top_slice clb.I[3]-&gt;top_slice open clb.I[4]-&gt;top_slice clb.I[2]-&gt;top_slice open open clb.I[21]-&gt;top_slice clb.I[3]-&gt;top_slice slice[1].O[2]-&gt;cross16 clb.I[2]-&gt;top_slice clb.I[51]-&gt;top_slice open open open open clb.I[2]-&gt;top_slice clb.I[21]-&gt;top_slice clb.I[3]-&gt;top_slice open open clb.I[3]-&gt;top_slice clb.I[51]-&gt;top_slice slice[1].O[11]-&gt;cross39 clb.I[21]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[2]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vert~4_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA open slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n161" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n161" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n161" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n161" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n161</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vert~5_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n176" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n176" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n176" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n176" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n176</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vert~3_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open open slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n146" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n146" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n146" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n146" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n146</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n191" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n191" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="_n191" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n191" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="_n191" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">4 3 5 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n191</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n160" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^iic_state~6_FF open open n373 n372 sv_chip3_hierarchy_no_mem^iic_state~0_FF sv_chip3_hierarchy_no_mem^iic_state~5_FF sv_chip3_hierarchy_no_mem^iic_state~4_FF sv_chip3_hierarchy_no_mem^iic_state~1_FF sv_chip3_hierarchy_no_mem^iic_state~3_FF sv_chip3_hierarchy_no_mem^iic_state~2_FF open open open open open n374 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open slice[0].O[9]-&gt;top_slice_O open open open open slice[0].O[4]-&gt;top_slice_O open open open slice[0].O[0]-&gt;top_slice_O slice[1].O[11]-&gt;bottom_slice_O open slice[1].O[9]-&gt;bottom_slice_O slice[1].O[8]-&gt;bottom_slice_O open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="n371" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[5]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[10]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[8]-&gt;top_slice open slice[1].O[11]-&gt;cross15 clb.I[10]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[8]-&gt;top_slice open clb.I[10]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[4]-&gt;top_slice clb.I[3]-&gt;top_slice open clb.I[8]-&gt;top_slice clb.I[7]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[10]-&gt;top_slice slice[1].O[11]-&gt;cross47 clb.I[5]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">fle[0].outMUX[0]-&gt;dir1 open open open fle[1].out[0]-&gt;dir5 open open fle[2].out[0]-&gt;dir8 open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="n374" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA slice.I[5]-&gt;inA</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n374" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n374" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n374" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n374" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">3 5 2 1 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n374</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n416" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB slice.I[11]-&gt;inB slice.I[12]-&gt;inB</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n416" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n416" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n416" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n416" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n416</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n371" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC slice.I[19]-&gt;inC</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n371" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n371" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n371" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n371" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">3 4 5 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n371</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n418" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n418" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n418" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n418" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n418" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">2 5 4 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n418</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
		<block name="n160" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[7]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[10]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[9]-&gt;top_slice open open open clb.I[9]-&gt;top_slice clb.I[8]-&gt;top_slice open open open slice[1].O[1]-&gt;cross33 slice[0].O[7]-&gt;cross20 clb.I[0]-&gt;top_slice clb.I[16]-&gt;top_slice slice[1].O[10]-&gt;cross30 open open slice[1].O[1]-&gt;cross41 clb.I[5]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[0]-&gt;top_slice slice[1].O[3]-&gt;cross46 clb.I[7]-&gt;top_slice open</port>
			</inputs>
			<outputs>
				<port name="O">open fle[0].out[0]-&gt;dir2 open fle[1].outMUX[0]-&gt;dir4 open open open open fle[2].outQ[0]-&gt;dir9 fle[3].outMUX[0]-&gt;dir10 fle[3].out[0]-&gt;dir11 fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n364" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA slice.I[5]-&gt;inA</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">open</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n364" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n364" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n364" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n364" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">5 0 1 2 3 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n364</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n365" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open slice.I[9]-&gt;inB slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n365" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n365" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n365" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n365" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n365</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n175" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n175" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n175" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n175" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n175" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n175</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_scl_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^tm3_vidin_scl</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n160" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD slice.I[26]-&gt;inD</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">ALUT[0].O6[0]-&gt;outA</port>
					<port name="outMUX">ALUT[0].O6[0]-&gt;AOUTMUX</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n160" instance="ALUT[0]" mode="n1_lut6">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs fle.in[5]-&gt;inputs</port>
					</inputs>
					<outputs>
						<port name="O5">open</port>
						<port name="O6">lut6_mode[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="n160" instance="lut6_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1 ALUT.A[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut6[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n160" instance="lut6[0]" mode="lut6">
							<inputs>
								<port name="in">lut6_mode.in[0]-&gt;direct1 lut6_mode.in[1]-&gt;direct1 lut6_mode.in[2]-&gt;direct1 lut6_mode.in[3]-&gt;direct1 lut6_mode.in[4]-&gt;direct1 lut6_mode.in[5]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
							</outputs>
							<clocks />
							<block name="n160" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
									<port_rotation_map name="in">5 1 3 2 0 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n160</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^iic_stop_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O6[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^iic_stop_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n332" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^horiz~2_FF sv_chip3_hierarchy_no_mem^horiz~4_FF open open sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^horiz~3_FF sv_chip3_hierarchy_no_mem^tm3_vidin_href sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF sv_chip3_hierarchy_no_mem^creg2_FF open open open open open open open open open open open sv_chip3_hierarchy_no_mem^horiz~0_FF sv_chip3_hierarchy_no_mem^creg3_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~1_FF open open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open slice[0].O[9]-&gt;top_slice_O slice[0].O[8]-&gt;top_slice_O open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open open open slice[1].O[9]-&gt;bottom_slice_O slice[1].O[8]-&gt;bottom_slice_O open open open open slice[1].O[3]-&gt;bottom_slice_O slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n331" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open open slice[0].O[2]-&gt;cross1 slice[0].O[9]-&gt;cross11 clb.I[53]-&gt;top_slice open open open open open clb.I[9]-&gt;top_slice open open open open clb.I[4]-&gt;top_slice clb.I[53]-&gt;top_slice slice[1].O[8]-&gt;cross28 open open open open clb.I[7]-&gt;top_slice clb.I[9]-&gt;top_slice clb.I[8]-&gt;top_slice clb.I[22]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 fle[3].outMUX[0]-&gt;dir10 open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n226" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open open slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n226" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n226" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n226" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n226" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n226</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~0</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^creg3_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="ALUT[0]" mode="n2_lut5" pb_type_num_modes="2">
					<inputs>
						<port name="A">open open open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="lut5_mode[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="in">open open open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^creg3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^creg3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n331" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n331" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n331" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n331" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n331" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n331</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n281" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n281" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n281" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n281" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n281" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n281</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_new_data_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_new_data</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n332" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[4]-&gt;top_slice clb.I[21]-&gt;top_slice open clb.I[6]-&gt;top_slice open open open open open open slice[1].O[9]-&gt;cross26 clb.I[1]-&gt;top_slice open open clb.I[4]-&gt;top_slice slice[1].O[8]-&gt;cross20 open clb.I[21]-&gt;top_slice clb.I[6]-&gt;top_slice open open clb.I[5]-&gt;top_slice slice[1].O[8]-&gt;cross36 clb.I[21]-&gt;top_slice clb.I[0]-&gt;top_slice clb.I[4]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 fle[1].outMUX[0]-&gt;dir4 open open open open fle[2].outQ[0]-&gt;dir9 fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^horiz~0_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA open slice.I[3]-&gt;inA open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n96" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n96" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n96" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n96" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n96</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n335" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n335" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n335" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n335" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n335" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n335</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^horiz~1_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n326" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n326" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n326" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n326" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n326</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^horiz~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^horiz~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n332" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n332" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n332" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n332" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n332" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n332</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="n412" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^reg_prog_state~2_FF sv_chip3_hierarchy_no_mem^reg_prog_state~0_FF sv_chip3_hierarchy_no_mem^reg_prog_state~4_FF sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^reg_prog_state~1_FF sv_chip3_hierarchy_no_mem^iic_stop_FF sv_chip3_hierarchy_no_mem^reg_prog_state~3_FF sv_chip3_hierarchy_no_mem^tm3_vidin_rts0 open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^temp_reg1_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^rst_FF open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open slice[0].O[9]-&gt;top_slice_O open open open open open slice[0].O[3]-&gt;top_slice_O slice[0].O[2]-&gt;top_slice_O open open open open slice[1].O[9]-&gt;bottom_slice_O open open slice[1].O[6]-&gt;bottom_slice_O open open slice[1].O[3]-&gt;bottom_slice_O slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^temp_reg2_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open open open open clb.I[8]-&gt;top_slice open open clb.I[3]-&gt;top_slice open clb.I[4]-&gt;top_slice open clb.I[8]-&gt;top_slice open open open open open clb.I[21]-&gt;top_slice open open open clb.I[5]-&gt;top_slice open clb.I[1]-&gt;top_slice clb.I[6]-&gt;top_slice open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 fle[1].outMUX[0]-&gt;dir4 open open open open fle[2].outQ[0]-&gt;dir9 fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^temp_reg1_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open open open open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="ALUT[0]" mode="n2_lut5" pb_type_num_modes="2">
					<inputs>
						<port name="A">open open open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="lut5_mode[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="in">open open open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^temp_reg1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^temp_reg1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n416" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB open slice.I[9]-&gt;inB open slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="_n416" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n416" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n416" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n416" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n416</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="sv_chip3_hierarchy_no_mem^temp_reg2_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open open open slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="ALUT[0]" mode="n2_lut5" pb_type_num_modes="2">
					<inputs>
						<port name="A">open open open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="lut5_mode[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="in">open open open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^temp_reg2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^temp_reg2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n422" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD slice.I[24]-&gt;inD open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n422" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n422" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n422" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n422" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n422</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
		<block name="n412" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[2]-&gt;top_slice clb.I[1]-&gt;top_slice clb.I[0]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[7]-&gt;top_slice open open open open clb.I[7]-&gt;top_slice open clb.I[2]-&gt;top_slice open open slice[0].O[2]-&gt;cross33 clb.I[52]-&gt;top_slice open slice[0].O[8]-&gt;cross21 open open open clb.I[1]-&gt;top_slice clb.I[6]-&gt;top_slice clb.I[5]-&gt;top_slice clb.I[0]-&gt;top_slice slice[1].O[3]-&gt;cross46 open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 fle[1].outMUX[0]-&gt;dir4 open open fle[2].outMUX[0]-&gt;dir7 open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="n235" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="n235" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n235" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n235" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n235" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n235</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^rst_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^rst_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="n367" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open slice.I[9]-&gt;inB open slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n367" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n367" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n367" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n367" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n367</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n368" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n368" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n368" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n368" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n368" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n368</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
			<block name="n412" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD slice.I[22]-&gt;inD slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n412" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="n412" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="n412" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="n412" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">n412</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="_n101" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">n277 open sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF sv_chip3_hierarchy_no_mem^tm3_vidin_vs sv_chip3_hierarchy_no_mem^vert~0_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open open open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open clb.I[7]-&gt;top_slice slice[0].O[2]-&gt;cross1 clb.I[5]-&gt;top_slice open open open open slice[0].O[5]-&gt;cross18 clb.I[2]-&gt;top_slice clb.I[5]-&gt;top_slice open open open clb.I[5]-&gt;top_slice slice[0].O[8]-&gt;cross29 clb.I[55]-&gt;top_slice open open open open clb.I[54]-&gt;top_slice open slice[0].O[11]-&gt;cross38 open clb.I[6]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open slice.I[1]-&gt;inA slice.I[2]-&gt;inA slice.I[3]-&gt;inA open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n491" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n491" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n491" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n491" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n491</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n486" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n486" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n486" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n486" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n486</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n496" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n496" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n496" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n496" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n496</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n316" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n316" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n316" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n316" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n316" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n316</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n101" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[6]-&gt;top_slice slice[1].O[5]-&gt;cross3 slice[1].O[2]-&gt;cross0 open open open open clb.I[5]-&gt;top_slice slice[1].O[5]-&gt;cross19 clb.I[4]-&gt;top_slice open open open open open slice[1].O[8]-&gt;cross20 clb.I[6]-&gt;top_slice slice[0].O[8]-&gt;cross21 open open open open open slice[1].O[11]-&gt;cross39 clb.I[0]-&gt;top_slice clb.I[3]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n111" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n111" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n111" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n111" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n111" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n111</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~9_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~9</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n106" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB slice.I[9]-&gt;inB open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n106" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n106" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n106" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n106" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n106</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~11_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n321" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n321" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n321" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n321" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n321" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 2 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n321</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n101" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open open slice.I[23]-&gt;inD slice.I[24]-&gt;inD slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n101" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n101" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n101" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n101" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n101</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vert~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vert~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n126" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~1_FF open _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2 open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~12_FF open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~2_FF sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~2_FF open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~5_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open clb.I[54]-&gt;top_slice clb.I[3]-&gt;top_slice open clb.I[4]-&gt;top_slice open open open slice[0].O[5]-&gt;cross18 open clb.I[53]-&gt;top_slice clb.I[2]-&gt;top_slice open open clb.I[3]-&gt;top_slice slice[0].O[8]-&gt;cross29 open open clb.I[4]-&gt;top_slice open open clb.I[3]-&gt;top_slice open clb.I[54]-&gt;top_slice clb.I[53]-&gt;top_slice open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n441" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open slice.I[1]-&gt;inA slice.I[2]-&gt;inA open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n441" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n441" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n441" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n441" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n441</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n296" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n296" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n296" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n296" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n296" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n296</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~5_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n471" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n471" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n471" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n471" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n471</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n446" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD slice.I[24]-&gt;inD open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n446" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n446" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n446" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n446" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n446</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n126" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[2]-&gt;top_slice clb.I[23]-&gt;top_slice slice[1].O[2]-&gt;cross0 open open open open clb.I[0]-&gt;top_slice slice[1].O[5]-&gt;cross19 open clb.I[3]-&gt;top_slice open open open clb.I[3]-&gt;top_slice slice[1].O[8]-&gt;cross20 open slice[0].O[8]-&gt;cross21 open open open clb.I[7]-&gt;top_slice open slice[1].O[11]-&gt;cross39 open clb.I[2]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n311" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n311" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n311" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n311" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n311" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n311</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~12_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n121" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n121" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n121" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n121" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n121</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~12_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~12_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n476" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n476" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n476" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n476" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n476</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n126" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n126" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n126" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n126" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n126" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n126</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~10_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~10</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n141" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~2_FF open _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1 open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open clb.I[54]-&gt;top_slice clb.I[3]-&gt;top_slice open clb.I[4]-&gt;top_slice open open open slice[0].O[5]-&gt;cross18 open clb.I[53]-&gt;top_slice clb.I[2]-&gt;top_slice open open clb.I[3]-&gt;top_slice slice[0].O[8]-&gt;cross29 open open clb.I[4]-&gt;top_slice open open clb.I[3]-&gt;top_slice open clb.I[54]-&gt;top_slice clb.I[53]-&gt;top_slice open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n431" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open slice.I[1]-&gt;inA slice.I[2]-&gt;inA open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n431" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n431" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n431" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n431" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n431</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n291" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n291" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n291" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n291" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n291" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n291</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n461" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n461" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n461" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n461" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n461</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n436" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD slice.I[24]-&gt;inD open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n436" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n436" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n436" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n436" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n436</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n141" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[2]-&gt;top_slice clb.I[23]-&gt;top_slice slice[1].O[2]-&gt;cross0 open open open open clb.I[0]-&gt;top_slice slice[1].O[5]-&gt;cross19 open clb.I[3]-&gt;top_slice open open open clb.I[3]-&gt;top_slice slice[1].O[8]-&gt;cross20 open slice[0].O[8]-&gt;cross21 open open open clb.I[7]-&gt;top_slice open slice[1].O[11]-&gt;cross39 open clb.I[2]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n306" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n306" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n306" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n306" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n306" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n306</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n136" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n136" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n136" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n136" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n136</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~13_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n466" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n466" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n466" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n466" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n466</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n141" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n141" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n141" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n141" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n141" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n141</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~11_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~11</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n156" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~3_FF open _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0 open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~14_FF open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~0_FF sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~0_FF open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open open open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open clb.I[54]-&gt;top_slice clb.I[3]-&gt;top_slice open clb.I[4]-&gt;top_slice open open open slice[0].O[5]-&gt;cross18 open clb.I[53]-&gt;top_slice clb.I[2]-&gt;top_slice open open clb.I[3]-&gt;top_slice slice[0].O[8]-&gt;cross29 open open clb.I[4]-&gt;top_slice open open clb.I[3]-&gt;top_slice open clb.I[54]-&gt;top_slice clb.I[53]-&gt;top_slice open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n421" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open slice.I[1]-&gt;inA slice.I[2]-&gt;inA open slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n421" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n421" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n421" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n421" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n421</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n286" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB open slice.I[10]-&gt;inB slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n286" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n286" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n286" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n286" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n286</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n451" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n451" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n451" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n451" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n451</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n426" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD slice.I[24]-&gt;inD open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n426" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n426" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n426" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n426" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n426</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n156" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[2]-&gt;top_slice clb.I[23]-&gt;top_slice slice[1].O[2]-&gt;cross0 open open open open clb.I[0]-&gt;top_slice slice[1].O[5]-&gt;cross19 open clb.I[3]-&gt;top_slice open open open clb.I[3]-&gt;top_slice slice[1].O[8]-&gt;cross20 open slice[0].O[8]-&gt;cross21 open open open clb.I[7]-&gt;top_slice open slice[1].O[11]-&gt;cross39 open clb.I[2]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n301" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n301" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n301" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n301" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n301" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n301</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~14_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n151" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n151" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n151" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n151" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n151</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~14_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~14_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC open slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n456" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n456" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n456" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n456" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n456</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg2~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n156" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n156" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n156" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n156" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n156" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n156</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~12_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~12</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n171" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~4_FF sv_chip3_hierarchy_no_mem^horiz~9_FF sv_chip3_hierarchy_no_mem^horiz~7_FF _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^horiz~8_FF open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open slice[0].O[8]-&gt;top_slice_O open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n271" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open open slice[0].O[2]-&gt;cross1 clb.I[5]-&gt;top_slice clb.I[4]-&gt;top_slice open open open slice[0].O[5]-&gt;cross18 clb.I[2]-&gt;top_slice open clb.I[4]-&gt;top_slice open open open slice[0].O[8]-&gt;cross29 clb.I[55]-&gt;top_slice clb.I[3]-&gt;top_slice open open open clb.I[3]-&gt;top_slice open slice[0].O[11]-&gt;cross38 open clb.I[21]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open open slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n401" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n401" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n401" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n401" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n401</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~8_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB slice.I[9]-&gt;inB open slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n391" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n391" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n391" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n391" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n391</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~7_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n271" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n271" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n271" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n271" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n271" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n271</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~7_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~7</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n266" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n266" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n266" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n266" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n266" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n266</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~6</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n171" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[3]-&gt;top_slice clb.I[23]-&gt;top_slice slice[1].O[2]-&gt;cross0 open open open open clb.I[0]-&gt;top_slice slice[1].O[5]-&gt;cross19 open clb.I[4]-&gt;top_slice open open open open slice[1].O[8]-&gt;cross20 clb.I[1]-&gt;top_slice open clb.I[4]-&gt;top_slice open open clb.I[53]-&gt;top_slice open slice[1].O[11]-&gt;cross39 open clb.I[3]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n276" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n276" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n276" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n276" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n276" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n276</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~8_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~8</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n166" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n166" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n166" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n166" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n166</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~15_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n411" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n411" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n411" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n411" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n411</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~9_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n171" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n171" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n171" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n171" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n171" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n171</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~13_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~13</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n186" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~5_FF sv_chip3_hierarchy_no_mem^horiz~6_FF sv_chip3_hierarchy_no_mem^horiz~4_FF _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref sv_chip3_hierarchy_no_mem^horiz~5_FF open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open slice[0].O[8]-&gt;top_slice_O open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n256" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">open open slice[0].O[2]-&gt;cross1 clb.I[5]-&gt;top_slice clb.I[4]-&gt;top_slice open open open slice[0].O[5]-&gt;cross18 clb.I[2]-&gt;top_slice open clb.I[4]-&gt;top_slice open open open slice[0].O[8]-&gt;cross29 clb.I[55]-&gt;top_slice clb.I[3]-&gt;top_slice open open open clb.I[3]-&gt;top_slice open slice[0].O[11]-&gt;cross38 open clb.I[21]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open open slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n371" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n371" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n371" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n371" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n371</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~5_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB slice.I[9]-&gt;inB open slice.I[11]-&gt;inB open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n361" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n361" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n361" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n361" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n361</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~4_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n256" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC slice.I[17]-&gt;inC open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n256" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n256" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n256" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n256" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n256</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~4_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~4</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n251" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n251" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n251" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n251" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n251" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n251</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~3</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n186" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[3]-&gt;top_slice clb.I[23]-&gt;top_slice slice[1].O[2]-&gt;cross0 open open open open clb.I[0]-&gt;top_slice slice[1].O[5]-&gt;cross19 open clb.I[4]-&gt;top_slice open open open open slice[1].O[8]-&gt;cross20 clb.I[1]-&gt;top_slice open clb.I[4]-&gt;top_slice open open clb.I[53]-&gt;top_slice open slice[1].O[11]-&gt;cross39 open clb.I[3]-&gt;top_slice open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n261" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n261" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n261" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n261" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n261" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n261</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~5_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~5</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">slice.I[7]-&gt;inB slice.I[8]-&gt;inB open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n181" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n181" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n181" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n181" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n181</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~16_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC slice.I[16]-&gt;inC open slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n381" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n381" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n381" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n381" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n381</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n186" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD open slice.I[25]-&gt;inD open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n186" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs open fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n186" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 open ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n186" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 open lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n186" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n186</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~14_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~14</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n201" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">sv_chip3_hierarchy_no_mem^vert~6_FF sv_chip3_hierarchy_no_mem^horiz~3_FF sv_chip3_hierarchy_no_mem^horiz~2_FF _n281 sv_chip3_hierarchy_no_mem^tm3_vidin_cref open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF sv_chip3_hierarchy_no_mem^creg1_FF open</port>
		</inputs>
		<outputs>
			<port name="O">slice[0].O[11]-&gt;top_slice_O open open slice[0].O[8]-&gt;top_slice_O open open slice[0].O[5]-&gt;top_slice_O open open slice[0].O[2]-&gt;top_slice_O open open slice[1].O[11]-&gt;bottom_slice_O open open slice[1].O[8]-&gt;bottom_slice_O open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="_n231" instance="slice[0]" mode="default">
			<inputs>
				<port name="I">clb.I[4]-&gt;top_slice open slice[0].O[2]-&gt;cross1 clb.I[2]-&gt;top_slice open open open open open clb.I[54]-&gt;top_slice open open open open clb.I[8]-&gt;top_slice slice[0].O[8]-&gt;cross29 clb.I[3]-&gt;top_slice open open open open open clb.I[4]-&gt;top_slice open open open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA open slice.I[2]-&gt;inA slice.I[3]-&gt;inA open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n341" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n341" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n341" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n341" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n341</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^creg2_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open slice.I[9]-&gt;inB open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="ALUT[0]" mode="n2_lut5" pb_type_num_modes="2">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="lut5_mode[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^creg2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^creg2_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n231" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">slice.I[14]-&gt;inC slice.I[15]-&gt;inC slice.I[16]-&gt;inC open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n231" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n231" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n231" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n231" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n231</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~1</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^creg1_FF" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open slice.I[22]-&gt;inD open open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="ALUT[0]" mode="n2_lut5" pb_type_num_modes="2">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="lut5_mode[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^creg1_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^creg1_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="_n201" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">open open slice[1].O[2]-&gt;cross0 clb.I[3]-&gt;top_slice clb.I[53]-&gt;top_slice open open open slice[1].O[5]-&gt;cross19 clb.I[0]-&gt;top_slice clb.I[4]-&gt;top_slice open open open open slice[1].O[8]-&gt;cross20 open clb.I[4]-&gt;top_slice clb.I[1]-&gt;top_slice open open clb.I[7]-&gt;top_slice open slice[1].O[11]-&gt;cross39 clb.I[3]-&gt;top_slice open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open fle[2].outQ[0]-&gt;dir9 open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n246" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">open open slice.I[2]-&gt;inA slice.I[3]-&gt;inA slice.I[4]-&gt;inA open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n246" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n246" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n246" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n246" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n246</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~2_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~2</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open slice.I[8]-&gt;inB slice.I[9]-&gt;inB slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n196" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n196" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n196" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n196" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n196</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~17_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF" instance="fle[2]" mode="default">
				<inputs>
					<port name="in">open slice.I[15]-&gt;inC open slice.I[17]-&gt;inC slice.I[18]-&gt;inC open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n351" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open fle.in[1]-&gt;inputs open fle.in[3]-&gt;inputs fle.in[4]-&gt;inputs open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n351" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open ALUT.A[1]-&gt;direct1 open ALUT.A[3]-&gt;direct1 ALUT.A[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n351" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open lut5_mode.in[1]-&gt;direct1 open lut5_mode.in[3]-&gt;direct1 lut5_mode.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n351" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n351</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~3_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="_n201" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD slice.I[24]-&gt;inD open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n201" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n201" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n201" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n201" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n201</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~15_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg~15</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="_n221" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">open sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3 sv_chip3_hierarchy_no_mem^horiz~0_FF sv_chip3_hierarchy_no_mem^tm3_vidin_cref _n416 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open slice[1].O[11]-&gt;bottom_slice_O open open open open open slice[1].O[5]-&gt;bottom_slice_O open open slice[1].O[2]-&gt;bottom_slice_O open open</port>
		</outputs>
		<clocks>
			<port name="CLK">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
		</clocks>
		<block name="open" instance="slice[0]" />
		<block name="_n221" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">clb.I[3]-&gt;top_slice clb.I[1]-&gt;top_slice slice[1].O[2]-&gt;cross0 open open open open open open open clb.I[4]-&gt;top_slice open open open open open open open open open open clb.I[3]-&gt;top_slice open slice[1].O[11]-&gt;cross39 clb.I[2]-&gt;top_slice open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open fle[0].outQ[0]-&gt;dir3 open open fle[1].outQ[0]-&gt;dir6 open open open open open fle[3].outQ[0]-&gt;dir12</port>
			</outputs>
			<clocks>
				<port name="CLK">clb.CLK[0]-&gt;CLK</port>
			</clocks>
			<block name="_n481" instance="fle[0]" mode="default">
				<inputs>
					<port name="in">slice.I[0]-&gt;inA slice.I[1]-&gt;inA slice.I[2]-&gt;inA open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n481" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs fle.in[1]-&gt;inputs fle.in[2]-&gt;inputs open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n481" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 ALUT.A[1]-&gt;direct1 ALUT.A[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n481" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 lut5_mode.in[1]-&gt;direct1 lut5_mode.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n481" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n481</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_rgb_reg1~6_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF" instance="fle[1]" mode="default">
				<inputs>
					<port name="in">open open open slice.I[10]-&gt;inB open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="open" instance="ALUT[0]" mode="n2_lut5" pb_type_num_modes="2">
					<inputs>
						<port name="A">open open open fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="open" instance="lut5_mode[0]" mode="default" pb_type_num_modes="1">
						<inputs>
							<port name="in">open open open ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~10_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="fle[2]" />
			<block name="_n221" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">slice.I[21]-&gt;inD open slice.I[23]-&gt;inD slice.I[24]-&gt;inD open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">open</port>
					<port name="outQ">FDSE[1].Q[0]-&gt;outQ</port>
				</outputs>
				<clocks>
					<port name="clk">slice.CLK[0]-&gt;CK</port>
				</clocks>
				<block name="_n221" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">fle.in[0]-&gt;inputs open fle.in[2]-&gt;inputs fle.in[3]-&gt;inputs open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="_n221" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">ALUT.A[0]-&gt;direct1 open ALUT.A[2]-&gt;direct1 ALUT.A[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="_n221" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">lut5_mode.in[0]-&gt;direct1 open lut5_mode.in[2]-&gt;direct1 lut5_mode.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="_n221" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">_n221</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF" instance="FDSE[1]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">ALUT[0].O5[0]-&gt;A5FFMUX</port>
					</inputs>
					<outputs>
						<port name="Q">sv_chip3_hierarchy_no_mem^vidin_addr_reg1~0_FF</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;clocks</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open slice[1].O[9]-&gt;bottom_slice_O open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="open" instance="slice[0]" />
		<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open open open open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">sv_chip3_hierarchy_no_mem^vidin_addr_reg~17</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open slice[1].O[9]-&gt;bottom_slice_O open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="CLK">open</port>
		</clocks>
		<block name="open" instance="slice[0]" />
		<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="slice[1]" mode="default">
			<inputs>
				<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="O">open open open open open open open open open fle[3].outMUX[0]-&gt;dir10 open open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="open" instance="fle[1]" />
			<block name="open" instance="fle[2]" />
			<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="fle[3]" mode="default">
				<inputs>
					<port name="in">open open open open open open</port>
					<port name="inX">open</port>
				</inputs>
				<outputs>
					<port name="out">open</port>
					<port name="outMUX">ALUT[0].O5[0]-&gt;AOUTMUX</port>
					<port name="outQ">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="ALUT[0]" mode="n2_lut5">
					<inputs>
						<port name="A">open open open open open open</port>
					</inputs>
					<outputs>
						<port name="O5">lut5_mode[0].out[0]-&gt;direct3</port>
						<port name="O6">open</port>
					</outputs>
					<clocks />
					<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="lut5_mode[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;direct2</port>
						</outputs>
						<clocks />
						<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">sv_chip3_hierarchy_no_mem^vidin_addr_reg~18</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="FDSE[0]" />
				<block name="open" instance="FDSE[1]" />
			</block>
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda" instance="io[22]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^tm3_vidin_sda</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_sda" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl" instance="io[23]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^tm3_vidin_scl</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^tm3_vidin_scl" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_new_data" instance="io[24]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_new_data</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_new_data" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0" instance="io[25]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1" instance="io[26]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_rgb_reg~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">sv_chip3_hierarchy_no_mem^vidin_addr_reg~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:sv_chip3_hierarchy_no_mem^vidin_addr_reg~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v0" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_clk_v0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v2" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_clk_v2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_clk_v2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vs" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vs" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vs</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_href" instance="io[55]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_href" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_href</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_cref" instance="io[56]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_cref" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_cref</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_rts0" instance="io[57]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_rts0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_rts0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0" instance="io[58]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1" instance="io[59]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2" instance="io[60]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3" instance="io[61]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4" instance="io[62]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sv_chip3_hierarchy_no_mem^tm3_vidin_vpo~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
