// Seed: 4226138646
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd66,
    parameter id_4 = 32'd38,
    parameter id_6 = 32'd81
) (
    input wor _id_0,
    input tri id_1,
    output supply0 id_2,
    output logic id_3,
    input tri0 _id_4
);
  always id_3 = -1;
  parameter [id_4 : id_0] id_6 = 1;
  wor [1 : id_6] id_7 = -1 - -1'b0 && id_0;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire id_8;
  ;
  uwire [1 : -1] id_9 = 1, id_10 = id_9;
  assign id_2 = 1;
endmodule
