{
  "processor": "MOS 6509",
  "manufacturer": "MOS Technology",
  "year": 1980,
  "schema_version": "1.0",
  "base_architecture": "mos6502",
  "base_timing_reference": "models/mos_wdc/mos6502/timing/mos6502_timing.json",
  "timing_notes": "6502 with bank switching registers for 1MB address space; same core timing as 6502; adds bank select register at $0000-$0001; used in Commodore CBM-II",
  "source": "MOS 6509 datasheet, Commodore CBM-II technical documentation",
  "instruction_count": 46,
  "instructions": [
    {"mnemonic": "LDA", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Load accumulator immediate"},
    {"mnemonic": "LDA", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "zero_page", "flags_affected": "N,Z", "notes": "Load accumulator zero page"},
    {"mnemonic": "LDA", "bytes": 3, "cycles": 4, "category": "data_transfer", "addressing_mode": "absolute", "flags_affected": "N,Z", "notes": "Load accumulator absolute"},
    {"mnemonic": "LDX", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Load X immediate"},
    {"mnemonic": "LDY", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Load Y immediate"},
    {"mnemonic": "STA", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "zero_page", "flags_affected": "none", "notes": "Store accumulator zero page"},
    {"mnemonic": "STA", "bytes": 3, "cycles": 4, "category": "data_transfer", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store accumulator absolute"},
    {"mnemonic": "STX", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "zero_page", "flags_affected": "none", "notes": "Store X zero page"},
    {"mnemonic": "STY", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "zero_page", "flags_affected": "none", "notes": "Store Y zero page"},
    {"mnemonic": "TAX", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer A to X"},
    {"mnemonic": "TAY", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer A to Y"},
    {"mnemonic": "TXA", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer X to A"},
    {"mnemonic": "TYA", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer Y to A"},
    {"mnemonic": "ADC", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C,V", "notes": "Add with carry immediate"},
    {"mnemonic": "ADC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "zero_page", "flags_affected": "N,Z,C,V", "notes": "Add with carry zero page"},
    {"mnemonic": "SBC", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C,V", "notes": "Subtract with carry immediate"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Logical AND immediate"},
    {"mnemonic": "ORA", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Logical OR immediate"},
    {"mnemonic": "EOR", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Exclusive OR immediate"},
    {"mnemonic": "CMP", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C", "notes": "Compare accumulator"},
    {"mnemonic": "CPX", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C", "notes": "Compare X"},
    {"mnemonic": "CPY", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z,C", "notes": "Compare Y"},
    {"mnemonic": "INC", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "zero_page", "flags_affected": "N,Z", "notes": "Increment memory"},
    {"mnemonic": "DEC", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "zero_page", "flags_affected": "N,Z", "notes": "Decrement memory"},
    {"mnemonic": "INX", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Increment X"},
    {"mnemonic": "DEX", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Decrement X"},
    {"mnemonic": "ASL", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z,C", "notes": "Arithmetic shift left"},
    {"mnemonic": "LSR", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z,C", "notes": "Logical shift right"},
    {"mnemonic": "ROL", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z,C", "notes": "Rotate left"},
    {"mnemonic": "ROR", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z,C", "notes": "Rotate right"},
    {"mnemonic": "BIT", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "zero_page", "flags_affected": "N,Z,V", "notes": "Bit test"},
    {"mnemonic": "JMP", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute"},
    {"mnemonic": "JMP", "bytes": 3, "cycles": 5, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump indirect"},
    {"mnemonic": "JSR", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "BEQ", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if equal (+1 if taken)"},
    {"mnemonic": "BNE", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BCS", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if carry set"},
    {"mnemonic": "BCC", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if carry clear"},
    {"mnemonic": "PHA", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push accumulator"},
    {"mnemonic": "PLA", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Pull accumulator"},
    {"mnemonic": "PHP", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push processor status"},
    {"mnemonic": "PLP", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pull processor status"},
    {"mnemonic": "SEC", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry flag"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
