// Seed: 2782685349
module module_0 ();
  wire id_2 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire id_2
    , id_5,
    output tri1  id_3
);
  module_0();
  wire id_6, id_7;
endmodule
macromodule module_2 (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8,
    input wand id_9,
    output wand id_10,
    output uwire id_11,
    output tri0 id_12,
    input supply1 id_13,
    inout wand id_14,
    input wand id_15,
    output supply0 id_16,
    output tri1 id_17,
    input tri1 id_18
);
  if (1'b0) assign id_17 = id_6;
  else begin
    wire id_20;
  end
  module_0();
endmodule
