# CircuitDesignPractices
Records from Turing Complete

## Basic Logic


#### NOT Gate
Build a NOT with NAND

![NotGate](https://user-images.githubusercontent.com/64894558/145147238-7df0f360-4ce1-42b6-a422-baf86c81adc1.png)

#### NOR Gate
Build a NOR with NAND and NOT

![NorGate](https://user-images.githubusercontent.com/64894558/145147253-24b62caf-fec6-4776-b5d9-8ae0fd640b34.png)

#### OR Gate
Build an OR with NAND and NOT

![OrGate](https://user-images.githubusercontent.com/64894558/145147835-2fce94c1-b864-4cfa-a624-4fffe66b476e.png)

#### AND Gate
Build an AND with NAND and NOT

![AndGate](https://user-images.githubusercontent.com/64894558/145147848-d594626b-19e8-4ae8-8129-43f157deb22c.png)

#### Always On
Build a constant 1

![AlwaysOn](https://user-images.githubusercontent.com/64894558/145150096-17517de5-074d-4ca6-aaf4-f0a5a5fe3aae.png)

#### Second Tick
Output 1 when input is 10 

![SecondTick](https://user-images.githubusercontent.com/64894558/145150098-05d61689-3b31-4a1c-ae47-29f711de4c20.png)

#### XOR Gate
Build an XOR with OR, NAND, AND

![XorGate](https://user-images.githubusercontent.com/64894558/145150105-c85d59b1-aeb7-493c-8474-0f648e5531ab.png)

Achievement #1 -- building an XOR gate with only 4 NAND gates

![XorGate_Achievement](https://user-images.githubusercontent.com/64894558/145150112-87c4bb3f-9c63-4240-873c-b4413e190d66.png)

#### Bigger OR Gate
Three input OR

![BiggerOrGate](https://user-images.githubusercontent.com/64894558/145150874-61f46e46-f3fd-4290-873e-42bf70257790.png)

#### Bigger AND Gate
Three input AND

![BiggerAndGate](https://user-images.githubusercontent.com/64894558/145150878-de74315c-48ed-4aa8-a361-00dd60f64123.png)

#### XNOR Gate
Complement of XOR

![XnorGate](https://user-images.githubusercontent.com/64894558/145150879-4b19f061-44e6-4eff-950e-35c07af9bcf2.png)
