<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="fast" solutionName="solution1" date="2022-11-11T20:46:52.690+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'img_out' (fast/code_src/fast.cpp:152:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="fast" solutionName="solution1" date="2022-11-11T20:46:40.838+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'img_in' (fast/code_src/fast.cpp:152:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="fast" solutionName="solution1" date="2022-11-11T20:46:40.572+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_flow_control_loop_pip...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_fast_accel_Pipeline_C...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_regslice_both(DataWid...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=16)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_img_in&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_img_out&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_fast_accel_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot fast_accel&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/fast_accel/xsim_script.tcl&#xD;&#xA;# xsim {fast_accel} -view {{fast_accel_dataflow_ana.wcfg}} -tclbatch {fast_accel.tcl} -protoinst {fast_accel.protoinst}" projectName="fast" solutionName="solution1" date="2022-11-11T21:18:40.410+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]" projectName="fast" solutionName="solution1" date="2022-11-11T21:18:33.077+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]" projectName="fast" solutionName="solution1" date="2022-11-11T21:18:33.059+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]" projectName="fast" solutionName="solution1" date="2022-11-11T21:18:31.757+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/cols -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/rows -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/threshold -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TDATA -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_img_in -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_threshold -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_img_out -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_rows -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_cols -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_out_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_out_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_out_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/cols -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/rows -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/threshold -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_in_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_in_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_in_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config fast_accel.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;167955000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 168015 ns : File &quot;C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/fast_accel.autotb.v&quot; Line 427&#xD;&#xA;run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1222.109 ; gain = 0.000&#xD;&#xA;## quit" projectName="fast" solutionName="solution1" date="2022-11-11T21:17:52.941+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_flow_control_loop_pip...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_fast_accel_Pipeline_C...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_regslice_both(DataWid...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=16)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_img_in&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_img_out&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_fast_accel_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot fast_accel&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/fast_accel/xsim_script.tcl&#xD;&#xA;# xsim {fast_accel} -view {{fast_accel_dataflow_ana.wcfg}} -tclbatch {fast_accel.tcl} -protoinst {fast_accel.protoinst}" projectName="fast" solutionName="solution1" date="2022-11-11T21:17:38.796+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]" projectName="fast" solutionName="solution1" date="2022-11-11T21:17:31.980+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]" projectName="fast" solutionName="solution1" date="2022-11-11T21:17:31.960+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/Alan/Desktop/LabC/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]" projectName="fast" solutionName="solution1" date="2022-11-11T21:17:30.552+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_out_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/cols -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/rows -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/threshold -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/img_in_TDATA -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AESL_inst_fast_accel/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_img_in -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_threshold -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_img_out -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_rows -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/LENGTH_cols -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_out_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_out_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_out_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_fast_accel_top/cols -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/rows -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/threshold -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_in_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_in_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fast_accel_top/img_in_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config fast_accel.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;167955000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 168015 ns : File &quot;C:/Users/Alan/Desktop/upload/fast/solution1/sim/verilog/fast_accel.autotb.v&quot; Line 427&#xD;&#xA;run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1222.758 ; gain = 0.000&#xD;&#xA;## quit" projectName="fast" solutionName="solution1" date="2022-11-11T20:47:49.510+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/upload/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:50]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_flow_control_loop_pip...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_fast_accel_Pipeline_C...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel_regslice_both(DataWid...&#xD;&#xA;Compiling module xil_defaultlib.fast_accel&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17000,WIDTH=16)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_img_in&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_img_out&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_fast_accel_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot fast_accel&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/fast_accel/xsim_script.tcl&#xD;&#xA;# xsim {fast_accel} -view {{fast_accel_dataflow_ana.wcfg}} -tclbatch {fast_accel.tcl} -protoinst {fast_accel.protoinst}" projectName="fast" solutionName="solution1" date="2022-11-11T20:47:36.095+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/Alan/Desktop/upload/fast/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:42]" projectName="fast" solutionName="solution1" date="2022-11-11T20:47:29.276+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/Alan/Desktop/upload/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]" projectName="fast" solutionName="solution1" date="2022-11-11T20:47:29.266+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/Alan/Desktop/upload/fast/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]" projectName="fast" solutionName="solution1" date="2022-11-11T20:47:27.774+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
