// Seed: 3891387225
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input wand id_14,
    output tri0 id_15,
    output wand id_16,
    output tri0 id_17,
    input tri id_18,
    output tri id_19,
    input wire id_20,
    output uwire id_21,
    output wor id_22,
    input wor id_23,
    output tri id_24,
    input uwire id_25,
    input tri0 id_26
);
  logic id_28;
  ;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6
    , id_11,
    input tri0 id_7,
    input supply1 id_8,
    input tri id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_8,
      id_5,
      id_0,
      id_5,
      id_2,
      id_7,
      id_5,
      id_0,
      id_0,
      id_0,
      id_5,
      id_7,
      id_3,
      id_2,
      id_6,
      id_6,
      id_8,
      id_6,
      id_0,
      id_2,
      id_2,
      id_8,
      id_2,
      id_5,
      id_0
  );
endmodule
