package framework.system.core.accelerator

import chisel3._
import chisel3.util._
import chisel3.experimental.hierarchy.{instantiable, public, Instance, Instantiate}

import freechips.rocketchip.tilelink.{TLBundle, TLEdgeOut}
import framework.top.GlobalConfig
import framework.frontend.Frontend
import framework.system.core.rocket.{RoCCCommandBB, RoCCResponseBB}
import framework.gpdomain.GpDomain
import framework.memdomain.MemDomain
import framework.memdomain.backend.MemRequestIO
import framework.memdomain.backend.shared.SharedMemLayout
import framework.memdomain.frontend.mem.{MemConfigerIO}
import framework.memdomain.frontend.mem.tlb.{BBTLBExceptionIO, BBTLBPTWIO}
import framework.balldomain.BallDomain

/**
 * Standalone Buckyball accelerator module.
 *
 * Decoupled from the LazyRoCCBB inheritance chain.
 * Uses @instantiable + GlobalConfig pattern.
 * TileLink bundles are passed in from the tile's diplomacy shell.
 *
 * @param b GlobalConfig for the accelerator
 * @param edge TLEdgeOut from the DMA TileLink nodes (for TLBundle sizing)
 */
@instantiable
class BuckyballAccelerator(val b: GlobalConfig)(edge: TLEdgeOut) extends Module {
  val totalBallRead  = b.ballDomain.ballIdMappings.map(_.inBW).sum
  val totalBallWrite = b.ballDomain.ballIdMappings.map(_.outBW).sum

  @public
  val io = IO(new Bundle {
    // RoCC command/response (connected to Rocket core inside tile)
    val cmd       = Flipped(Decoupled(new RoCCCommandBB(b.core.xLen)))
    val resp      = Decoupled(new RoCCResponseBB(b.core.xLen))
    val busy      = Output(Bool())
    val retired   = Output(Bool())
    val interrupt = Output(Bool())
    val hartid    = Input(UInt(b.core.xLen.W))

    // PTW interface (shared with Rocket core's PTW)
    val ptw    = Vec(1, new BBTLBPTWIO(b))
    // TLB exception interface
    val tlbExp = Vec(1, new BBTLBExceptionIO)
    // CPU sfence signal — flushes Buckyball's TLB
    val sfence = Input(Bool())

    // TileLink DMA bundles (from tile's diplomacy nodes)
    val tl_reader = new TLBundle(edge.bundle)
    val tl_writer = new TLBundle(edge.bundle)

    // Shared memory path — exposed to tile level for multi-core SharedMemBackend
    val shared_mem_req           = Vec(SharedMemLayout.channelPerHart(b), new MemRequestIO(b))
    val shared_config            = Decoupled(new MemConfigerIO(b))
    val shared_query_valid       = Output(Bool())
    val shared_query_vbank_id    = Output(UInt(8.W))
    val shared_query_group_count = Input(UInt(log2Up(b.memDomain.bankNum + 1).W))

    // Barrier interface — connected to tile-level BarrierUnit
    val barrier_arrive  = Output(Bool())
    val barrier_release = Input(Bool())
  })

  // --- Instantiate domains ---
  val frontend:   Instance[Frontend]   = Instantiate(new Frontend(b))
  val ballDomain: Instance[BallDomain] = Instantiate(new BallDomain(b))
  val memDomain:  Instance[MemDomain]  = Instantiate(new MemDomain(b)(edge))
  val gpDomain:   Instance[GpDomain]   = Instantiate(new GpDomain(b))

  // --- Frontend <- cmd ---
  frontend.io.cmd.valid    := io.cmd.valid
  frontend.io.cmd.bits.cmd := io.cmd.bits
  io.cmd.ready             := frontend.io.cmd.ready

  // --- Frontend -> BallDomain ---
  ballDomain.global_issue_i <> frontend.io.ball_issue_o
  frontend.io.ball_complete_i <> ballDomain.global_complete_o

  // --- BallDomain -> Frontend (SubROB requests) ---
  for (i <- 0 until b.ballDomain.ballNum) {
    frontend.io.ball_subrob_req_i(i) <> ballDomain.subRobReq(i)
  }

  memDomain.io.ballChannelActive := ballDomain.ballChannelActive
  ballDomain.ballChannelReady    := memDomain.io.ballChannelReady

  // --- Frontend -> MemDomain ---
  memDomain.io.global_issue_i <> frontend.io.mem_issue_o
  frontend.io.mem_complete_i <> memDomain.io.global_complete_o
  memDomain.io.hartid := io.hartid

  // --- Frontend -> GpDomain ---
  gpDomain.io.global_issue_i <> frontend.io.gp_issue_o
  frontend.io.gp_complete_i <> gpDomain.io.global_complete_o

  // --- BallDomain <-> MemDomain (bankRead with pipeline register to break comb loops) ---
  for (i <- 0 until totalBallRead) {
    val bankReadReqWithIds = Wire(Decoupled(new Bundle {
      val bank_id  = chiselTypeOf(ballDomain.bankRead(i).bank_id)
      val rob_id   = chiselTypeOf(ballDomain.bankRead(i).rob_id)
      val ball_id  = chiselTypeOf(ballDomain.bankRead(i).ball_id)
      val group_id = chiselTypeOf(ballDomain.bankRead(i).group_id)
      val req      = chiselTypeOf(ballDomain.bankRead(i).io.req.bits)
    }))

    bankReadReqWithIds.valid            := ballDomain.bankRead(i).io.req.valid
    bankReadReqWithIds.bits.bank_id     := ballDomain.bankRead(i).bank_id
    bankReadReqWithIds.bits.rob_id      := ballDomain.bankRead(i).rob_id
    bankReadReqWithIds.bits.ball_id     := ballDomain.bankRead(i).ball_id
    bankReadReqWithIds.bits.group_id    := ballDomain.bankRead(i).group_id
    bankReadReqWithIds.bits.req         := ballDomain.bankRead(i).io.req.bits
    ballDomain.bankRead(i).io.req.ready := bankReadReqWithIds.ready

    val bankReadReqQ = Queue(bankReadReqWithIds, 8)

    memDomain.io.ballDomain.bankRead(i).io.req.valid := bankReadReqQ.valid
    memDomain.io.ballDomain.bankRead(i).io.req.bits  := bankReadReqQ.bits.req
    memDomain.io.ballDomain.bankRead(i).bank_id      := bankReadReqQ.bits.bank_id
    memDomain.io.ballDomain.bankRead(i).rob_id       := bankReadReqQ.bits.rob_id
    memDomain.io.ballDomain.bankRead(i).ball_id      := bankReadReqQ.bits.ball_id
    memDomain.io.ballDomain.bankRead(i).group_id     := bankReadReqQ.bits.group_id
    bankReadReqQ.ready                               := memDomain.io.ballDomain.bankRead(i).io.req.ready

    ballDomain.bankRead(i).io.resp <> memDomain.io.ballDomain.bankRead(i).io.resp
  }

  ballDomain.bankWrite <> memDomain.io.ballDomain.bankWrite

  // --- BallDomain <-> MemDomain (MMIO read path) ---
  ballDomain.mmioRead <> memDomain.io.ballDomain.mmioRead
  ballDomain.mmioWrite <> memDomain.io.ballDomain.mmioWrite

  // --- PTW ---
  io.ptw(0).req <> memDomain.io.ptw(0).req
  memDomain.io.ptw(0).resp <> io.ptw(0).resp
  memDomain.io.ptw(0).ptbr <> io.ptw(0).ptbr
  memDomain.io.ptw(0).hgatp <> io.ptw(0).hgatp
  memDomain.io.ptw(0).vsatp <> io.ptw(0).vsatp
  memDomain.io.ptw(0).status <> io.ptw(0).status
  memDomain.io.ptw(0).hstatus <> io.ptw(0).hstatus
  memDomain.io.ptw(0).gstatus <> io.ptw(0).gstatus
  memDomain.io.ptw(0).pmp <> io.ptw(0).pmp
  memDomain.io.ptw(0).customCSRs := DontCare

  // --- TLB exception ---
  memDomain.io.tlbExp(0).flush_skip  := io.tlbExp(0).flush_skip
  memDomain.io.tlbExp(0).flush_retry := io.tlbExp(0).flush_retry || io.sfence
  io.tlbExp(0).interrupt             := memDomain.io.tlbExp(0).interrupt

  // --- TileLink DMA ---
  io.tl_reader <> memDomain.io.tl_reader
  io.tl_writer <> memDomain.io.tl_writer

  // --- Shared memory passthrough ---
  io.shared_mem_req <> memDomain.io.shared_mem_req
  io.shared_config <> memDomain.io.shared_config
  io.shared_query_valid                 := memDomain.io.shared_query_valid
  io.shared_query_vbank_id              := memDomain.io.shared_query_vbank_id
  memDomain.io.shared_query_group_count := io.shared_query_group_count

  // --- Barrier passthrough ---
  io.barrier_arrive           := frontend.io.barrier_arrive
  frontend.io.barrier_release := io.barrier_release

  // --- Response & status ---
  io.resp <> frontend.io.resp
  io.busy      := frontend.io.busy
  io.retired   := frontend.io.retired
  io.interrupt := memDomain.io.tlbExp(0).interrupt

  // --- Busy watchdog ---
  // BootRom clears and initializes the local memories before the external
  // command interface becomes ready. That initialization can legitimately
  // exceed the runtime watchdog limit, so only start monitoring after the
  // first external command has handshaken.
  val runtime_started = RegInit(false.B)
  when(io.cmd.fire) {
    runtime_started := true.B
  }
  val busy_counter    = RegInit(0.U(32.W))
  busy_counter := Mux(runtime_started && frontend.io.busy, busy_counter + 1.U, 0.U)
  assert(busy_counter < 10000000.U, "BuckyballAccelerator: busy for too long!")
}
