Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e1a8a81969814b54a019896ec4a915f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A_INPUT_REGISTER
Compiling module xil_defaultlib.B_INPUT_REGISTER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADDRESSLOW_BUS
Compiling module xil_defaultlib.DATA_BUS
Compiling module xil_defaultlib.SYSTEM_BUS
Compiling module xil_defaultlib.m6502
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
