#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "A:\iverilog\lib\ivl\system.vpi";
:vpi_module "A:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "A:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "A:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "A:\iverilog\lib\ivl\va_math.vpi";
S_00000182e3beeb50 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v00000182e3c70a40_0 .var "A", 3 0;
v00000182e3c704a0_0 .var "B", 3 0;
v00000182e3c70540_0 .var "Cin", 0 0;
v00000182e3c71560_0 .net "Cout", 0 0, L_00000182e3c72000;  1 drivers
v00000182e3c72960_0 .net "S", 3 0, L_00000182e3c77a00;  1 drivers
v00000182e3c72820_0 .var/i "i", 31 0;
v00000182e3c71b00_0 .var/i "j", 31 0;
v00000182e3c730e0_0 .var/i "k", 31 0;
S_00000182e3beece0 .scope module, "DUT" "csa" 2 7, 3 4 0, S_00000182e3beeb50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v00000182e3c6f000_0 .net "A", 3 0, v00000182e3c70a40_0;  1 drivers
v00000182e3c6f320_0 .net "B", 3 0, v00000182e3c704a0_0;  1 drivers
v00000182e3c70400_0 .net "Cin", 0 0, v00000182e3c70540_0;  1 drivers
v00000182e3c6f3c0_0 .net "Cout", 0 0, L_00000182e3c72000;  alias, 1 drivers
v00000182e3c709a0_0 .net "S", 3 0, L_00000182e3c77a00;  alias, 1 drivers
v00000182e3c6f460_0 .net *"_ivl_15", 0 0, L_00000182e3c71e20;  1 drivers
v00000182e3c705e0_0 .net *"_ivl_17", 0 0, L_00000182e3c72b40;  1 drivers
v00000182e3c6f500_0 .net *"_ivl_23", 0 0, L_00000182e3c782c0;  1 drivers
v00000182e3c6f960_0 .net *"_ivl_25", 0 0, L_00000182e3c784a0;  1 drivers
v00000182e3c6fa00_0 .net *"_ivl_31", 0 0, L_00000182e3c78d60;  1 drivers
v00000182e3c6fc80_0 .net *"_ivl_33", 0 0, L_00000182e3c787c0;  1 drivers
v00000182e3c6fb40_0 .net *"_ivl_7", 0 0, L_00000182e3c72a00;  1 drivers
v00000182e3c6f640_0 .net *"_ivl_9", 0 0, L_00000182e3c725a0;  1 drivers
v00000182e3c6fbe0_0 .net "w", 0 0, L_00000182e3c75240;  1 drivers
v00000182e3c6ff00_0 .net "x", 3 0, L_00000182e3c73040;  1 drivers
v00000182e3c6ffa0_0 .net "y", 3 0, L_00000182e3c73220;  1 drivers
v00000182e3c70040_0 .net "z", 0 0, L_00000182e3c74750;  1 drivers
L_00000182e3c72640 .concat [ 1 1 0 0], L_00000182e3c74750, L_00000182e3c75240;
L_00000182e3c72a00 .part L_00000182e3c73220, 0, 1;
L_00000182e3c725a0 .part L_00000182e3c73040, 0, 1;
L_00000182e3c71d80 .concat [ 1 1 0 0], L_00000182e3c725a0, L_00000182e3c72a00;
L_00000182e3c71e20 .part L_00000182e3c73220, 1, 1;
L_00000182e3c72b40 .part L_00000182e3c73040, 1, 1;
L_00000182e3c72be0 .concat [ 1 1 0 0], L_00000182e3c72b40, L_00000182e3c71e20;
L_00000182e3c782c0 .part L_00000182e3c73220, 2, 1;
L_00000182e3c784a0 .part L_00000182e3c73040, 2, 1;
L_00000182e3c77be0 .concat [ 1 1 0 0], L_00000182e3c784a0, L_00000182e3c782c0;
L_00000182e3c78d60 .part L_00000182e3c73220, 3, 1;
L_00000182e3c787c0 .part L_00000182e3c73040, 3, 1;
L_00000182e3c78b80 .concat [ 1 1 0 0], L_00000182e3c787c0, L_00000182e3c78d60;
L_00000182e3c77a00 .concat8 [ 1 1 1 1], L_00000182e3c72500, L_00000182e3c72aa0, L_00000182e3c72d20, L_00000182e3c78540;
S_00000182e3be5bd0 .scope module, "M1" "rca" 3 9, 4 2 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v00000182e3c6ca50_0 .net "A", 3 0, v00000182e3c70a40_0;  alias, 1 drivers
v00000182e3c6d8b0_0 .net "B", 3 0, v00000182e3c704a0_0;  alias, 1 drivers
v00000182e3c6d1d0_0 .net "C", 2 0, L_00000182e3c71ec0;  1 drivers
L_00000182e3ca0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000182e3c6df90_0 .net "Cin", 0 0, L_00000182e3ca0088;  1 drivers
v00000182e3c6e210_0 .net "Cout", 0 0, L_00000182e3c74750;  alias, 1 drivers
v00000182e3c6d130_0 .net "S", 3 0, L_00000182e3c73040;  alias, 1 drivers
L_00000182e3c721e0 .part v00000182e3c70a40_0, 0, 1;
L_00000182e3c717e0 .part v00000182e3c704a0_0, 0, 1;
L_00000182e3c72dc0 .part v00000182e3c70a40_0, 1, 1;
L_00000182e3c71ba0 .part v00000182e3c704a0_0, 1, 1;
L_00000182e3c71420 .part L_00000182e3c71ec0, 0, 1;
L_00000182e3c72460 .part v00000182e3c70a40_0, 2, 1;
L_00000182e3c726e0 .part v00000182e3c704a0_0, 2, 1;
L_00000182e3c72280 .part L_00000182e3c71ec0, 1, 1;
L_00000182e3c71ec0 .concat8 [ 1 1 1 0], L_00000182e3c051a0, L_00000182e3c04c60, L_00000182e3c04cd0;
L_00000182e3c720a0 .part v00000182e3c70a40_0, 3, 1;
L_00000182e3c73180 .part v00000182e3c704a0_0, 3, 1;
L_00000182e3c71f60 .part L_00000182e3c71ec0, 2, 1;
L_00000182e3c73040 .concat8 [ 1 1 1 1], L_00000182e3c04b80, L_00000182e3c044f0, L_00000182e3c05280, L_00000182e3c04790;
S_00000182e3be5d60 .scope module, "M1" "fa" 4 7, 5 1 0, S_00000182e3be5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c04fe0 .functor XOR 1, L_00000182e3c721e0, L_00000182e3c717e0, C4<0>, C4<0>;
L_00000182e3c04b80 .functor XOR 1, L_00000182e3c04fe0, L_00000182e3ca0088, C4<0>, C4<0>;
L_00000182e3c04d40 .functor AND 1, L_00000182e3c721e0, L_00000182e3c717e0, C4<1>, C4<1>;
L_00000182e3c04950 .functor AND 1, L_00000182e3c717e0, L_00000182e3ca0088, C4<1>, C4<1>;
L_00000182e3c04e90 .functor OR 1, L_00000182e3c04d40, L_00000182e3c04950, C4<0>, C4<0>;
L_00000182e3c04870 .functor AND 1, L_00000182e3c721e0, L_00000182e3ca0088, C4<1>, C4<1>;
L_00000182e3c051a0 .functor OR 1, L_00000182e3c04e90, L_00000182e3c04870, C4<0>, C4<0>;
v00000182e3c0cba0_0 .net "A", 0 0, L_00000182e3c721e0;  1 drivers
v00000182e3c0dbe0_0 .net "B", 0 0, L_00000182e3c717e0;  1 drivers
v00000182e3c0d8c0_0 .net "C", 0 0, L_00000182e3c051a0;  1 drivers
v00000182e3c0ca60_0 .net "Cin", 0 0, L_00000182e3ca0088;  alias, 1 drivers
v00000182e3c0d140_0 .net "S", 0 0, L_00000182e3c04b80;  1 drivers
v00000182e3c0d000_0 .net *"_ivl_0", 0 0, L_00000182e3c04fe0;  1 drivers
v00000182e3c0d6e0_0 .net *"_ivl_10", 0 0, L_00000182e3c04870;  1 drivers
v00000182e3c0d780_0 .net *"_ivl_4", 0 0, L_00000182e3c04d40;  1 drivers
v00000182e3c0db40_0 .net *"_ivl_6", 0 0, L_00000182e3c04950;  1 drivers
v00000182e3c0c100_0 .net *"_ivl_8", 0 0, L_00000182e3c04e90;  1 drivers
S_00000182e3be9800 .scope module, "M2" "fa" 4 8, 5 1 0, S_00000182e3be5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c05210 .functor XOR 1, L_00000182e3c72dc0, L_00000182e3c71ba0, C4<0>, C4<0>;
L_00000182e3c044f0 .functor XOR 1, L_00000182e3c05210, L_00000182e3c71420, C4<0>, C4<0>;
L_00000182e3c049c0 .functor AND 1, L_00000182e3c72dc0, L_00000182e3c71ba0, C4<1>, C4<1>;
L_00000182e3c04db0 .functor AND 1, L_00000182e3c71ba0, L_00000182e3c71420, C4<1>, C4<1>;
L_00000182e3c04f70 .functor OR 1, L_00000182e3c049c0, L_00000182e3c04db0, C4<0>, C4<0>;
L_00000182e3c05050 .functor AND 1, L_00000182e3c72dc0, L_00000182e3c71420, C4<1>, C4<1>;
L_00000182e3c04c60 .functor OR 1, L_00000182e3c04f70, L_00000182e3c05050, C4<0>, C4<0>;
v00000182e3c0d1e0_0 .net "A", 0 0, L_00000182e3c72dc0;  1 drivers
v00000182e3c0ce20_0 .net "B", 0 0, L_00000182e3c71ba0;  1 drivers
v00000182e3c0cc40_0 .net "C", 0 0, L_00000182e3c04c60;  1 drivers
v00000182e3c0d960_0 .net "Cin", 0 0, L_00000182e3c71420;  1 drivers
v00000182e3c0c7e0_0 .net "S", 0 0, L_00000182e3c044f0;  1 drivers
v00000182e3c0c240_0 .net *"_ivl_0", 0 0, L_00000182e3c05210;  1 drivers
v00000182e3c0d280_0 .net *"_ivl_10", 0 0, L_00000182e3c05050;  1 drivers
v00000182e3c0be80_0 .net *"_ivl_4", 0 0, L_00000182e3c049c0;  1 drivers
v00000182e3c0c1a0_0 .net *"_ivl_6", 0 0, L_00000182e3c04db0;  1 drivers
v00000182e3c0c600_0 .net *"_ivl_8", 0 0, L_00000182e3c04f70;  1 drivers
S_00000182e3be9990 .scope module, "M3" "fa" 4 9, 5 1 0, S_00000182e3be5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c052f0 .functor XOR 1, L_00000182e3c72460, L_00000182e3c726e0, C4<0>, C4<0>;
L_00000182e3c05280 .functor XOR 1, L_00000182e3c052f0, L_00000182e3c72280, C4<0>, C4<0>;
L_00000182e3c053d0 .functor AND 1, L_00000182e3c72460, L_00000182e3c726e0, C4<1>, C4<1>;
L_00000182e3c04560 .functor AND 1, L_00000182e3c726e0, L_00000182e3c72280, C4<1>, C4<1>;
L_00000182e3c045d0 .functor OR 1, L_00000182e3c053d0, L_00000182e3c04560, C4<0>, C4<0>;
L_00000182e3c04640 .functor AND 1, L_00000182e3c72460, L_00000182e3c72280, C4<1>, C4<1>;
L_00000182e3c04cd0 .functor OR 1, L_00000182e3c045d0, L_00000182e3c04640, C4<0>, C4<0>;
v00000182e3c0d640_0 .net "A", 0 0, L_00000182e3c72460;  1 drivers
v00000182e3c0cec0_0 .net "B", 0 0, L_00000182e3c726e0;  1 drivers
v00000182e3c0c380_0 .net "C", 0 0, L_00000182e3c04cd0;  1 drivers
v00000182e3c0d0a0_0 .net "Cin", 0 0, L_00000182e3c72280;  1 drivers
v00000182e3c0d320_0 .net "S", 0 0, L_00000182e3c05280;  1 drivers
v00000182e3c0cce0_0 .net *"_ivl_0", 0 0, L_00000182e3c052f0;  1 drivers
v00000182e3c0d3c0_0 .net *"_ivl_10", 0 0, L_00000182e3c04640;  1 drivers
v00000182e3c0da00_0 .net *"_ivl_4", 0 0, L_00000182e3c053d0;  1 drivers
v00000182e3c0d460_0 .net *"_ivl_6", 0 0, L_00000182e3c04560;  1 drivers
v00000182e3c0d500_0 .net *"_ivl_8", 0 0, L_00000182e3c045d0;  1 drivers
S_00000182e3bb2870 .scope module, "M4" "fa" 4 10, 5 1 0, S_00000182e3be5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c046b0 .functor XOR 1, L_00000182e3c720a0, L_00000182e3c73180, C4<0>, C4<0>;
L_00000182e3c04790 .functor XOR 1, L_00000182e3c046b0, L_00000182e3c71f60, C4<0>, C4<0>;
L_00000182e3c74520 .functor AND 1, L_00000182e3c720a0, L_00000182e3c73180, C4<1>, C4<1>;
L_00000182e3c74c20 .functor AND 1, L_00000182e3c73180, L_00000182e3c71f60, C4<1>, C4<1>;
L_00000182e3c751d0 .functor OR 1, L_00000182e3c74520, L_00000182e3c74c20, C4<0>, C4<0>;
L_00000182e3c74d70 .functor AND 1, L_00000182e3c720a0, L_00000182e3c71f60, C4<1>, C4<1>;
L_00000182e3c74750 .functor OR 1, L_00000182e3c751d0, L_00000182e3c74d70, C4<0>, C4<0>;
v00000182e3c0daa0_0 .net "A", 0 0, L_00000182e3c720a0;  1 drivers
v00000182e3c0bde0_0 .net "B", 0 0, L_00000182e3c73180;  1 drivers
v00000182e3c0c420_0 .net "C", 0 0, L_00000182e3c74750;  alias, 1 drivers
v00000182e3c0c4c0_0 .net "Cin", 0 0, L_00000182e3c71f60;  1 drivers
v00000182e3c0c6a0_0 .net "S", 0 0, L_00000182e3c04790;  1 drivers
v00000182e3c0c740_0 .net *"_ivl_0", 0 0, L_00000182e3c046b0;  1 drivers
v00000182e3bf3820_0 .net *"_ivl_10", 0 0, L_00000182e3c74d70;  1 drivers
v00000182e3c6d630_0 .net *"_ivl_4", 0 0, L_00000182e3c74520;  1 drivers
v00000182e3c6e3f0_0 .net *"_ivl_6", 0 0, L_00000182e3c74c20;  1 drivers
v00000182e3c6d6d0_0 .net *"_ivl_8", 0 0, L_00000182e3c751d0;  1 drivers
S_00000182e3bb2a00 .scope module, "M2" "rca" 3 10, 4 2 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "Cout";
v00000182e3c6cff0_0 .net "A", 3 0, v00000182e3c70a40_0;  alias, 1 drivers
v00000182e3c6fdc0_0 .net "B", 3 0, v00000182e3c704a0_0;  alias, 1 drivers
v00000182e3c6ec40_0 .net "C", 2 0, L_00000182e3c71740;  1 drivers
L_00000182e3ca00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000182e3c6f780_0 .net "Cin", 0 0, L_00000182e3ca00d0;  1 drivers
v00000182e3c702c0_0 .net "Cout", 0 0, L_00000182e3c75240;  alias, 1 drivers
v00000182e3c6faa0_0 .net "S", 3 0, L_00000182e3c73220;  alias, 1 drivers
L_00000182e3c72f00 .part v00000182e3c70a40_0, 0, 1;
L_00000182e3c72780 .part v00000182e3c704a0_0, 0, 1;
L_00000182e3c71600 .part v00000182e3c70a40_0, 1, 1;
L_00000182e3c716a0 .part v00000182e3c704a0_0, 1, 1;
L_00000182e3c719c0 .part L_00000182e3c71740, 0, 1;
L_00000182e3c723c0 .part v00000182e3c70a40_0, 2, 1;
L_00000182e3c72fa0 .part v00000182e3c704a0_0, 2, 1;
L_00000182e3c72320 .part L_00000182e3c71740, 1, 1;
L_00000182e3c71740 .concat8 [ 1 1 1 0], L_00000182e3c74de0, L_00000182e3c75160, L_00000182e3c746e0;
L_00000182e3c71c40 .part v00000182e3c70a40_0, 3, 1;
L_00000182e3c71a60 .part v00000182e3c704a0_0, 3, 1;
L_00000182e3c728c0 .part L_00000182e3c71740, 2, 1;
L_00000182e3c73220 .concat8 [ 1 1 1 1], L_00000182e3c75080, L_00000182e3c74910, L_00000182e3c74980, L_00000182e3c75320;
S_00000182e3c6e5b0 .scope module, "M1" "fa" 4 7, 5 1 0, S_00000182e3bb2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c74c90 .functor XOR 1, L_00000182e3c72f00, L_00000182e3c72780, C4<0>, C4<0>;
L_00000182e3c75080 .functor XOR 1, L_00000182e3c74c90, L_00000182e3ca00d0, C4<0>, C4<0>;
L_00000182e3c74fa0 .functor AND 1, L_00000182e3c72f00, L_00000182e3c72780, C4<1>, C4<1>;
L_00000182e3c74f30 .functor AND 1, L_00000182e3c72780, L_00000182e3ca00d0, C4<1>, C4<1>;
L_00000182e3c747c0 .functor OR 1, L_00000182e3c74fa0, L_00000182e3c74f30, C4<0>, C4<0>;
L_00000182e3c74d00 .functor AND 1, L_00000182e3c72f00, L_00000182e3ca00d0, C4<1>, C4<1>;
L_00000182e3c74de0 .functor OR 1, L_00000182e3c747c0, L_00000182e3c74d00, C4<0>, C4<0>;
v00000182e3c6d770_0 .net "A", 0 0, L_00000182e3c72f00;  1 drivers
v00000182e3c6def0_0 .net "B", 0 0, L_00000182e3c72780;  1 drivers
v00000182e3c6d950_0 .net "C", 0 0, L_00000182e3c74de0;  1 drivers
v00000182e3c6dd10_0 .net "Cin", 0 0, L_00000182e3ca00d0;  alias, 1 drivers
v00000182e3c6d810_0 .net "S", 0 0, L_00000182e3c75080;  1 drivers
v00000182e3c6caf0_0 .net *"_ivl_0", 0 0, L_00000182e3c74c90;  1 drivers
v00000182e3c6e2b0_0 .net *"_ivl_10", 0 0, L_00000182e3c74d00;  1 drivers
v00000182e3c6e490_0 .net *"_ivl_4", 0 0, L_00000182e3c74fa0;  1 drivers
v00000182e3c6d590_0 .net *"_ivl_6", 0 0, L_00000182e3c74f30;  1 drivers
v00000182e3c6d270_0 .net *"_ivl_8", 0 0, L_00000182e3c747c0;  1 drivers
S_00000182e3c6e740 .scope module, "M2" "fa" 4 8, 5 1 0, S_00000182e3bb2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c748a0 .functor XOR 1, L_00000182e3c71600, L_00000182e3c716a0, C4<0>, C4<0>;
L_00000182e3c74910 .functor XOR 1, L_00000182e3c748a0, L_00000182e3c719c0, C4<0>, C4<0>;
L_00000182e3c752b0 .functor AND 1, L_00000182e3c71600, L_00000182e3c716a0, C4<1>, C4<1>;
L_00000182e3c750f0 .functor AND 1, L_00000182e3c716a0, L_00000182e3c719c0, C4<1>, C4<1>;
L_00000182e3c74670 .functor OR 1, L_00000182e3c752b0, L_00000182e3c750f0, C4<0>, C4<0>;
L_00000182e3c74bb0 .functor AND 1, L_00000182e3c71600, L_00000182e3c719c0, C4<1>, C4<1>;
L_00000182e3c75160 .functor OR 1, L_00000182e3c74670, L_00000182e3c74bb0, C4<0>, C4<0>;
v00000182e3c6d9f0_0 .net "A", 0 0, L_00000182e3c71600;  1 drivers
v00000182e3c6c5f0_0 .net "B", 0 0, L_00000182e3c716a0;  1 drivers
v00000182e3c6da90_0 .net "C", 0 0, L_00000182e3c75160;  1 drivers
v00000182e3c6db30_0 .net "Cin", 0 0, L_00000182e3c719c0;  1 drivers
v00000182e3c6d3b0_0 .net "S", 0 0, L_00000182e3c74910;  1 drivers
v00000182e3c6e350_0 .net *"_ivl_0", 0 0, L_00000182e3c748a0;  1 drivers
v00000182e3c6cb90_0 .net *"_ivl_10", 0 0, L_00000182e3c74bb0;  1 drivers
v00000182e3c6d450_0 .net *"_ivl_4", 0 0, L_00000182e3c752b0;  1 drivers
v00000182e3c6c9b0_0 .net *"_ivl_6", 0 0, L_00000182e3c750f0;  1 drivers
v00000182e3c6d310_0 .net *"_ivl_8", 0 0, L_00000182e3c74670;  1 drivers
S_00000182e3c6e8d0 .scope module, "M3" "fa" 4 9, 5 1 0, S_00000182e3bb2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c74e50 .functor XOR 1, L_00000182e3c723c0, L_00000182e3c72fa0, C4<0>, C4<0>;
L_00000182e3c74980 .functor XOR 1, L_00000182e3c74e50, L_00000182e3c72320, C4<0>, C4<0>;
L_00000182e3c74590 .functor AND 1, L_00000182e3c723c0, L_00000182e3c72fa0, C4<1>, C4<1>;
L_00000182e3c74830 .functor AND 1, L_00000182e3c72fa0, L_00000182e3c72320, C4<1>, C4<1>;
L_00000182e3c749f0 .functor OR 1, L_00000182e3c74590, L_00000182e3c74830, C4<0>, C4<0>;
L_00000182e3c74600 .functor AND 1, L_00000182e3c723c0, L_00000182e3c72320, C4<1>, C4<1>;
L_00000182e3c746e0 .functor OR 1, L_00000182e3c749f0, L_00000182e3c74600, C4<0>, C4<0>;
v00000182e3c6d4f0_0 .net "A", 0 0, L_00000182e3c723c0;  1 drivers
v00000182e3c6c7d0_0 .net "B", 0 0, L_00000182e3c72fa0;  1 drivers
v00000182e3c6c870_0 .net "C", 0 0, L_00000182e3c746e0;  1 drivers
v00000182e3c6cc30_0 .net "Cin", 0 0, L_00000182e3c72320;  1 drivers
v00000182e3c6dbd0_0 .net "S", 0 0, L_00000182e3c74980;  1 drivers
v00000182e3c6dc70_0 .net *"_ivl_0", 0 0, L_00000182e3c74e50;  1 drivers
v00000182e3c6c690_0 .net *"_ivl_10", 0 0, L_00000182e3c74600;  1 drivers
v00000182e3c6c730_0 .net *"_ivl_4", 0 0, L_00000182e3c74590;  1 drivers
v00000182e3c6ddb0_0 .net *"_ivl_6", 0 0, L_00000182e3c74830;  1 drivers
v00000182e3c6de50_0 .net *"_ivl_8", 0 0, L_00000182e3c749f0;  1 drivers
S_00000182e3c6ea60 .scope module, "M4" "fa" 4 10, 5 1 0, S_00000182e3bb2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_00000182e3c74a60 .functor XOR 1, L_00000182e3c71c40, L_00000182e3c71a60, C4<0>, C4<0>;
L_00000182e3c75320 .functor XOR 1, L_00000182e3c74a60, L_00000182e3c728c0, C4<0>, C4<0>;
L_00000182e3c74440 .functor AND 1, L_00000182e3c71c40, L_00000182e3c71a60, C4<1>, C4<1>;
L_00000182e3c74ad0 .functor AND 1, L_00000182e3c71a60, L_00000182e3c728c0, C4<1>, C4<1>;
L_00000182e3c74ec0 .functor OR 1, L_00000182e3c74440, L_00000182e3c74ad0, C4<0>, C4<0>;
L_00000182e3c75010 .functor AND 1, L_00000182e3c71c40, L_00000182e3c728c0, C4<1>, C4<1>;
L_00000182e3c75240 .functor OR 1, L_00000182e3c74ec0, L_00000182e3c75010, C4<0>, C4<0>;
v00000182e3c6e030_0 .net "A", 0 0, L_00000182e3c71c40;  1 drivers
v00000182e3c6d090_0 .net "B", 0 0, L_00000182e3c71a60;  1 drivers
v00000182e3c6e0d0_0 .net "C", 0 0, L_00000182e3c75240;  alias, 1 drivers
v00000182e3c6c910_0 .net "Cin", 0 0, L_00000182e3c728c0;  1 drivers
v00000182e3c6e170_0 .net "S", 0 0, L_00000182e3c75320;  1 drivers
v00000182e3c6ccd0_0 .net *"_ivl_0", 0 0, L_00000182e3c74a60;  1 drivers
v00000182e3c6cf50_0 .net *"_ivl_10", 0 0, L_00000182e3c75010;  1 drivers
v00000182e3c6cd70_0 .net *"_ivl_4", 0 0, L_00000182e3c74440;  1 drivers
v00000182e3c6ce10_0 .net *"_ivl_6", 0 0, L_00000182e3c74ad0;  1 drivers
v00000182e3c6ceb0_0 .net *"_ivl_8", 0 0, L_00000182e3c74ec0;  1 drivers
S_00000182e3c70c00 .scope module, "M3" "mux2x1" 3 11, 6 1 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Y";
v00000182e3c6f1e0_0 .net "I", 1 0, L_00000182e3c72640;  1 drivers
v00000182e3c6f140_0 .net "S", 0 0, v00000182e3c70540_0;  alias, 1 drivers
v00000182e3c70180_0 .net "Y", 0 0, L_00000182e3c72000;  alias, 1 drivers
v00000182e3c6ed80_0 .net *"_ivl_1", 0 0, L_00000182e3c71880;  1 drivers
v00000182e3c6f0a0_0 .net *"_ivl_3", 0 0, L_00000182e3c72e60;  1 drivers
L_00000182e3c71880 .part L_00000182e3c72640, 1, 1;
L_00000182e3c72e60 .part L_00000182e3c72640, 0, 1;
L_00000182e3c72000 .functor MUXZ 1, L_00000182e3c72e60, L_00000182e3c71880, v00000182e3c70540_0, C4<>;
S_00000182e3c70d90 .scope module, "M4" "mux2x1" 3 13, 6 1 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Y";
v00000182e3c70220_0 .net "I", 1 0, L_00000182e3c71d80;  1 drivers
v00000182e3c6ee20_0 .net "S", 0 0, v00000182e3c70540_0;  alias, 1 drivers
v00000182e3c6f280_0 .net "Y", 0 0, L_00000182e3c72500;  1 drivers
v00000182e3c707c0_0 .net *"_ivl_1", 0 0, L_00000182e3c71920;  1 drivers
v00000182e3c700e0_0 .net *"_ivl_3", 0 0, L_00000182e3c71ce0;  1 drivers
L_00000182e3c71920 .part L_00000182e3c71d80, 1, 1;
L_00000182e3c71ce0 .part L_00000182e3c71d80, 0, 1;
L_00000182e3c72500 .functor MUXZ 1, L_00000182e3c71ce0, L_00000182e3c71920, v00000182e3c70540_0, C4<>;
S_00000182e3c70f20 .scope module, "M5" "mux2x1" 3 14, 6 1 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Y";
v00000182e3c6f6e0_0 .net "I", 1 0, L_00000182e3c72be0;  1 drivers
v00000182e3c70ae0_0 .net "S", 0 0, v00000182e3c70540_0;  alias, 1 drivers
v00000182e3c70360_0 .net "Y", 0 0, L_00000182e3c72aa0;  1 drivers
v00000182e3c6fe60_0 .net *"_ivl_1", 0 0, L_00000182e3c714c0;  1 drivers
v00000182e3c70900_0 .net *"_ivl_3", 0 0, L_00000182e3c72140;  1 drivers
L_00000182e3c714c0 .part L_00000182e3c72be0, 1, 1;
L_00000182e3c72140 .part L_00000182e3c72be0, 0, 1;
L_00000182e3c72aa0 .functor MUXZ 1, L_00000182e3c72140, L_00000182e3c714c0, v00000182e3c70540_0, C4<>;
S_00000182e3c710b0 .scope module, "M6" "mux2x1" 3 15, 6 1 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Y";
v00000182e3c6f820_0 .net "I", 1 0, L_00000182e3c77be0;  1 drivers
v00000182e3c6f8c0_0 .net "S", 0 0, v00000182e3c70540_0;  alias, 1 drivers
v00000182e3c6fd20_0 .net "Y", 0 0, L_00000182e3c72d20;  1 drivers
v00000182e3c70860_0 .net *"_ivl_1", 0 0, L_00000182e3c72c80;  1 drivers
v00000182e3c6f5a0_0 .net *"_ivl_3", 0 0, L_00000182e3c732c0;  1 drivers
L_00000182e3c72c80 .part L_00000182e3c77be0, 1, 1;
L_00000182e3c732c0 .part L_00000182e3c77be0, 0, 1;
L_00000182e3c72d20 .functor MUXZ 1, L_00000182e3c732c0, L_00000182e3c72c80, v00000182e3c70540_0, C4<>;
S_00000182e3c71240 .scope module, "M7" "mux2x1" 3 16, 6 1 0, S_00000182e3beece0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "I";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "Y";
v00000182e3c70680_0 .net "I", 1 0, L_00000182e3c78b80;  1 drivers
v00000182e3c6ece0_0 .net "S", 0 0, v00000182e3c70540_0;  alias, 1 drivers
v00000182e3c6eec0_0 .net "Y", 0 0, L_00000182e3c78540;  1 drivers
v00000182e3c6ef60_0 .net *"_ivl_1", 0 0, L_00000182e3c77960;  1 drivers
v00000182e3c70720_0 .net *"_ivl_3", 0 0, L_00000182e3c77aa0;  1 drivers
L_00000182e3c77960 .part L_00000182e3c78b80, 1, 1;
L_00000182e3c77aa0 .part L_00000182e3c78b80, 0, 1;
L_00000182e3c78540 .functor MUXZ 1, L_00000182e3c77aa0, L_00000182e3c77960, v00000182e3c70540_0, C4<>;
    .scope S_00000182e3beeb50;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000182e3beeb50 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182e3c72820_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000182e3c72820_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182e3c71b00_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000182e3c71b00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000182e3c730e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000182e3c730e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000182e3c71b00_0;
    %pad/s 4;
    %store/vec4 v00000182e3c70a40_0, 0, 4;
    %load/vec4 v00000182e3c730e0_0;
    %pad/s 4;
    %store/vec4 v00000182e3c704a0_0, 0, 4;
    %load/vec4 v00000182e3c72820_0;
    %pad/s 1;
    %store/vec4 v00000182e3c70540_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000182e3c730e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182e3c730e0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v00000182e3c71b00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182e3c71b00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v00000182e3c72820_0;
    %addi 1, 0, 32;
    %store/vec4 v00000182e3c72820_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb.v";
    "csa.v";
    "./rca.v";
    "./fa.v";
    "./mux2x1.v";
