<profile>

<section name = "Vitis HLS Report for 'accumulate'" level="0">
<item name = "Date">Wed Nov 29 21:29:09 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">outer_product</item>
<item name = "Solution">build (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mergeRows_fu_355">mergeRows, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_262_1">?, ?, ?, -, -, 4, no</column>
<column name=" + VITIS_LOOP_202_1">?, ?, 3, 1, 1, ?, yes</column>
<column name=" + VITIS_LOOP_202_1">?, ?, 2, 1, 1, ?, yes</column>
<column name=" + VITIS_LOOP_287_2">1, ?, 2, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 433, -</column>
<column name="FIFO">-, -, 594, 408, -</column>
<column name="Instance">-, -, 543, 671, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 344, -</column>
<column name="Register">-, -, 665, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_mergeRows_fu_355">mergeRows, 0, 0, 543, 671, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="colind1_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="colind2_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="data1_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="data2_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="merged_colind_fifo_U">0, 99, 0, -, 2, 32, 64</column>
<column name="merged_data_fifo_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln198_fu_380_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln202_1_fu_460_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln202_fu_441_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln262_fu_507_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln294_fu_501_p2">+, 0, 0, 13, 5, 1</column>
<column name="j_fu_480_p2">+, 0, 0, 38, 31, 1</column>
<column name="sub_ln202_fu_412_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln202_1_fu_436_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln202_2_fu_455_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln202_fu_408_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln262_fu_374_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln287_1_fu_490_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln287_fu_471_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_pp2_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 28, 1, 28</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">13, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">13, 3, 1, 3</column>
<column name="colind1_read">9, 2, 1, 2</column>
<column name="colind2_read">9, 2, 1, 2</column>
<column name="data1_read">9, 2, 1, 2</column>
<column name="data2_read">9, 2, 1, 2</column>
<column name="i_12_reg_314">9, 2, 64, 128</column>
<column name="i_14_reg_323">9, 2, 64, 128</column>
<column name="i_15_reg_302">9, 2, 3, 6</column>
<column name="j_09_reg_344">9, 2, 31, 62</column>
<column name="merged_colind_write">9, 2, 1, 2</column>
<column name="merged_data_write">9, 2, 1, 2</column>
<column name="nnz_1_reg_334">9, 2, 5, 10</column>
<column name="nnz_fu_104">9, 2, 32, 64</column>
<column name="out_csr_rowptr_address0">13, 3, 3, 9</column>
<column name="z_colind_blk_n_AR">9, 2, 1, 2</column>
<column name="z_colind_blk_n_R">9, 2, 1, 2</column>
<column name="z_data_blk_n_AR">9, 2, 1, 2</column>
<column name="z_data_blk_n_R">9, 2, 1, 2</column>
<column name="z_rowptr_blk_n_AR">9, 2, 1, 2</column>
<column name="z_rowptr_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln198_reg_564">3, 0, 3, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="end_idx_reg_583">32, 0, 32, 0</column>
<column name="grp_mergeRows_fu_355_ap_start_reg">1, 0, 1, 0</column>
<column name="i_12_reg_314">64, 0, 64, 0</column>
<column name="i_14_reg_323">64, 0, 64, 0</column>
<column name="i_15_reg_302">3, 0, 3, 0</column>
<column name="icmp_ln202_1_reg_633">1, 0, 1, 0</column>
<column name="icmp_ln202_1_reg_633_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln202_2_reg_672">1, 0, 1, 0</column>
<column name="icmp_ln262_reg_560">1, 0, 1, 0</column>
<column name="icmp_ln287_1_reg_716">1, 0, 1, 0</column>
<column name="icmp_ln287_reg_702">1, 0, 1, 0</column>
<column name="j_09_reg_344">31, 0, 31, 0</column>
<column name="merge_data_size_reg_696">32, 0, 32, 0</column>
<column name="nnz_1_reg_334">5, 0, 5, 0</column>
<column name="nnz_fu_104">32, 0, 32, 0</column>
<column name="nnz_load_1_reg_691">32, 0, 32, 0</column>
<column name="sext_ln202_1_reg_628">64, 0, 64, 0</column>
<column name="sext_ln202_3_reg_667">64, 0, 64, 0</column>
<column name="sext_ln202_reg_611">64, 0, 64, 0</column>
<column name="start_idx_reg_576">32, 0, 32, 0</column>
<column name="sub_ln202_reg_605">32, 0, 32, 0</column>
<column name="z_colind_addr_read_reg_642">32, 0, 32, 0</column>
<column name="z_data_addr_read_reg_647">32, 0, 32, 0</column>
<column name="zext_ln198_reg_596">3, 0, 64, 61</column>
<column name="zext_ln262_reg_590">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accumulate, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accumulate, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accumulate, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accumulate, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accumulate, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accumulate, return value</column>
<column name="m_axi_z_rowptr_AWVALID">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWREADY">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWADDR">out, 64, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWID">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWLEN">out, 32, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWSIZE">out, 3, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWBURST">out, 2, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWLOCK">out, 2, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWCACHE">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWPROT">out, 3, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWQOS">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWREGION">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_AWUSER">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WVALID">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WREADY">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WDATA">out, 32, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WSTRB">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WLAST">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WID">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_WUSER">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARVALID">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARREADY">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARADDR">out, 64, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARID">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARLEN">out, 32, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARSIZE">out, 3, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARBURST">out, 2, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARLOCK">out, 2, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARCACHE">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARPROT">out, 3, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARQOS">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARREGION">out, 4, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_ARUSER">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RVALID">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RREADY">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RDATA">in, 32, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RLAST">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RID">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RUSER">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_RRESP">in, 2, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_BVALID">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_BREADY">out, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_BRESP">in, 2, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_BID">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_rowptr_BUSER">in, 1, m_axi, z_rowptr, pointer</column>
<column name="m_axi_z_colind_AWVALID">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWREADY">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWADDR">out, 64, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWID">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWLEN">out, 32, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWSIZE">out, 3, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWBURST">out, 2, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWLOCK">out, 2, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWCACHE">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWPROT">out, 3, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWQOS">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWREGION">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_AWUSER">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WVALID">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WREADY">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WDATA">out, 32, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WSTRB">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WLAST">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WID">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_WUSER">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARVALID">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARREADY">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARADDR">out, 64, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARID">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARLEN">out, 32, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARSIZE">out, 3, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARBURST">out, 2, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARLOCK">out, 2, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARCACHE">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARPROT">out, 3, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARQOS">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARREGION">out, 4, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_ARUSER">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RVALID">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RREADY">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RDATA">in, 32, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RLAST">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RID">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RUSER">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_RRESP">in, 2, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_BVALID">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_BREADY">out, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_BRESP">in, 2, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_BID">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_colind_BUSER">in, 1, m_axi, z_colind, pointer</column>
<column name="m_axi_z_data_AWVALID">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWREADY">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWADDR">out, 64, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWID">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWLEN">out, 32, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWSIZE">out, 3, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWBURST">out, 2, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWLOCK">out, 2, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWCACHE">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWPROT">out, 3, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWQOS">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWREGION">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_AWUSER">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WVALID">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WREADY">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WDATA">out, 32, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WSTRB">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WLAST">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WID">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_WUSER">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARVALID">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARREADY">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARADDR">out, 64, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARID">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARLEN">out, 32, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARSIZE">out, 3, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARBURST">out, 2, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARLOCK">out, 2, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARCACHE">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARPROT">out, 3, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARQOS">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARREGION">out, 4, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_ARUSER">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RVALID">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RREADY">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RDATA">in, 32, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RLAST">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RID">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RUSER">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_RRESP">in, 2, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_BVALID">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_BREADY">out, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_BRESP">in, 2, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_BID">in, 1, m_axi, z_data, pointer</column>
<column name="m_axi_z_data_BUSER">in, 1, m_axi, z_data, pointer</column>
<column name="csr2_rowptr_address0">out, 3, ap_memory, csr2_rowptr, array</column>
<column name="csr2_rowptr_ce0">out, 1, ap_memory, csr2_rowptr, array</column>
<column name="csr2_rowptr_q0">in, 32, ap_memory, csr2_rowptr, array</column>
<column name="csr2_rowptr_address1">out, 3, ap_memory, csr2_rowptr, array</column>
<column name="csr2_rowptr_ce1">out, 1, ap_memory, csr2_rowptr, array</column>
<column name="csr2_rowptr_q1">in, 32, ap_memory, csr2_rowptr, array</column>
<column name="csr2_colind_address0">out, 5, ap_memory, csr2_colind, array</column>
<column name="csr2_colind_ce0">out, 1, ap_memory, csr2_colind, array</column>
<column name="csr2_colind_q0">in, 3, ap_memory, csr2_colind, array</column>
<column name="csr2_data_address0">out, 5, ap_memory, csr2_data, array</column>
<column name="csr2_data_ce0">out, 1, ap_memory, csr2_data, array</column>
<column name="csr2_data_q0">in, 32, ap_memory, csr2_data, array</column>
<column name="out_csr_rowptr_address0">out, 3, ap_memory, out_csr_rowptr, array</column>
<column name="out_csr_rowptr_ce0">out, 1, ap_memory, out_csr_rowptr, array</column>
<column name="out_csr_rowptr_we0">out, 1, ap_memory, out_csr_rowptr, array</column>
<column name="out_csr_rowptr_d0">out, 32, ap_memory, out_csr_rowptr, array</column>
<column name="out_csr_colind_address0">out, 5, ap_memory, out_csr_colind, array</column>
<column name="out_csr_colind_ce0">out, 1, ap_memory, out_csr_colind, array</column>
<column name="out_csr_colind_we0">out, 1, ap_memory, out_csr_colind, array</column>
<column name="out_csr_colind_d0">out, 32, ap_memory, out_csr_colind, array</column>
<column name="out_csr_data_address0">out, 5, ap_memory, out_csr_data, array</column>
<column name="out_csr_data_ce0">out, 1, ap_memory, out_csr_data, array</column>
<column name="out_csr_data_we0">out, 1, ap_memory, out_csr_data, array</column>
<column name="out_csr_data_d0">out, 32, ap_memory, out_csr_data, array</column>
</table>
</item>
</section>
</profile>
