setup_design -manufacturer Xilinx -family Artix-7 -part 7A100TCSG324
foreach arg $::argv {
	add_input_file $arg
}
compile
synthesize
report_output_file_list
report_area
report_timing