Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,111
design__inferred_latch__count,0
design__instance__count,67746
design__instance__area,374358
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,1953
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2847
design__max_cap_violation__count__corner:nom_tt_025C_1v80,217
power__internal__total,0.014757842756807804
power__switching__total,0.02500862255692482
power__leakage__total,3.4313367791583005E-7
power__total,0.03976680710911751
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5086855525230429
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4899493172072694
timing__hold__ws__corner:nom_tt_025C_1v80,0.3059637074744324
timing__setup__ws__corner:nom_tt_025C_1v80,10.406602096833877
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.305964
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,23.154444
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,5918
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2847
design__max_cap_violation__count__corner:nom_ss_100C_1v60,229
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7187148857264062
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6726446257043949
timing__hold__ws__corner:nom_ss_100C_1v60,0.8417577984010346
timing__setup__ws__corner:nom_ss_100C_1v60,-8.927063785312171
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-26.06317369028929
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-8.927063785312171
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.841758
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.264894
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,1069
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2847
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,215
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.43757618211832555
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.42734747505856147
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09939160886752918
timing__setup__ws__corner:nom_ff_n40C_1v95,18.128032921222236
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.099392
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,29.182528
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,6937
design__max_fanout_violation__count,2847
design__max_cap_violation__count,268
clock__skew__worst_hold,-0.4135617243496008
clock__skew__worst_setup,0.4169585628118131
timing__hold__ws,0.07898537603088374
timing__setup__ws,-10.800040278892473
timing__hold__tns,0.0
timing__setup__tns,-31.67967311480517
timing__hold__wns,0
timing__setup__wns,-10.800040278892473
timing__hold_vio__count,0
timing__hold_r2r__ws,0.078985
timing__hold_r2r_vio__count,0
timing__setup_vio__count,9
timing__setup_r2r__ws,6.684076
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 900.0 800.0
design__core__bbox,5.52 10.88 894.24 788.8
design__io,107
design__die__area,720000
design__core__area,691353
design__instance__count__stdcell,67746
design__instance__area__stdcell,374358
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.541486
design__instance__utilization__stdcell,0.541486
design__instance__count__class:buffer,6
design__instance__count__class:inverter,3465
design__instance__count__class:sequential_cell,3355
design__instance__count__class:multi_input_combinational_cell,17338
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,40100
design__instance__count__class:tap_cell,9792
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,5602257
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.27652E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,4039
design__instance__count__class:clock_buffer,412
design__instance__count__class:clock_inverter,275
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1260
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
design__instance__count__class:antenna_cell,29064
antenna_diodes_count,43
route__net,28606
route__net__special,2
route__drc_errors__iter:1,40315
route__wirelength__iter:1,1877828
route__drc_errors__iter:2,24688
route__wirelength__iter:2,1860931
route__drc_errors__iter:3,22874
route__wirelength__iter:3,1856362
route__drc_errors__iter:4,6543
route__wirelength__iter:4,1853427
route__drc_errors__iter:5,2226
route__wirelength__iter:5,1853304
route__drc_errors__iter:6,1033
route__wirelength__iter:6,1853182
route__drc_errors__iter:7,741
route__wirelength__iter:7,1853119
route__drc_errors__iter:8,619
route__wirelength__iter:8,1853079
route__drc_errors__iter:9,571
route__wirelength__iter:9,1853011
route__drc_errors__iter:10,429
route__wirelength__iter:10,1852907
route__drc_errors__iter:11,132
route__wirelength__iter:11,1852989
route__drc_errors__iter:12,45
route__wirelength__iter:12,1852983
route__drc_errors__iter:13,21
route__wirelength__iter:13,1853015
route__drc_errors__iter:14,4
route__wirelength__iter:14,1853046
route__drc_errors__iter:15,2
route__wirelength__iter:15,1853052
route__drc_errors__iter:16,1
route__wirelength__iter:16,1853057
route__drc_errors__iter:17,1
route__wirelength__iter:17,1853057
route__drc_errors__iter:18,1
route__wirelength__iter:18,1853057
route__drc_errors__iter:19,1
route__wirelength__iter:19,1853054
route__drc_errors__iter:20,1
route__wirelength__iter:20,1853053
route__drc_errors__iter:21,1
route__wirelength__iter:21,1853053
route__drc_errors__iter:22,1
route__wirelength__iter:22,1853053
route__drc_errors__iter:23,1
route__wirelength__iter:23,1853053
route__drc_errors__iter:24,1
route__wirelength__iter:24,1853053
route__drc_errors__iter:25,1
route__wirelength__iter:25,1853054
route__drc_errors__iter:26,1
route__wirelength__iter:26,1853054
route__drc_errors__iter:27,1
route__wirelength__iter:27,1853054
route__drc_errors__iter:28,1
route__wirelength__iter:28,1853053
route__drc_errors__iter:29,1
route__wirelength__iter:29,1853053
route__drc_errors__iter:30,1
route__wirelength__iter:30,1853053
route__drc_errors__iter:31,1
route__wirelength__iter:31,1853053
route__drc_errors__iter:32,1
route__wirelength__iter:32,1853054
route__drc_errors__iter:33,1
route__wirelength__iter:33,1853054
route__drc_errors__iter:34,1
route__wirelength__iter:34,1853054
route__drc_errors__iter:35,1
route__wirelength__iter:35,1853054
route__drc_errors__iter:36,1
route__wirelength__iter:36,1853053
route__drc_errors__iter:37,1
route__wirelength__iter:37,1853053
route__drc_errors__iter:38,1
route__wirelength__iter:38,1853053
route__drc_errors__iter:39,1
route__wirelength__iter:39,1853053
route__drc_errors__iter:40,1
route__wirelength__iter:40,1853053
route__drc_errors__iter:41,1
route__wirelength__iter:41,1853053
route__drc_errors__iter:42,1
route__wirelength__iter:42,1853053
route__drc_errors__iter:43,0
route__wirelength__iter:43,1853122
route__drc_errors,0
route__wirelength,1853122
route__vias,314794
route__vias__singlecut,314794
route__vias__multicut,0
design__disconnected_pin__count,27
design__critical_disconnected_pin__count,0
route__wirelength__max,3572.05
timing__unannotated_net__count__corner:nom_tt_025C_1v80,447
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,447
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,447
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,1405
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2847
design__max_cap_violation__count__corner:min_tt_025C_1v80,188
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.49915506474321264
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4871849728200743
timing__hold__ws__corner:min_tt_025C_1v80,0.3022355784523024
timing__setup__ws__corner:min_tt_025C_1v80,11.550105199185674
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.302236
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,24.104984
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,447
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,4966
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2847
design__max_cap_violation__count__corner:min_ss_100C_1v60,197
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6990872523189506
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6718885638032422
timing__hold__ws__corner:min_ss_100C_1v60,0.8347569538543559
timing__setup__ws__corner:min_ss_100C_1v60,-6.831296610633339
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-19.86162046602945
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.831296610633339
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.834757
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,9.797258
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,447
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,911
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2847
design__max_cap_violation__count__corner:min_ff_n40C_1v95,188
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4135617243496008
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4169585628118131
timing__hold__ws__corner:min_ff_n40C_1v95,0.09961387552334527
timing__setup__ws__corner:min_ff_n40C_1v95,18.87940168747243
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.099614
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,29.819078
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,447
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2528
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2847
design__max_cap_violation__count__corner:max_tt_025C_1v80,250
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5517673141228477
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5386136133996817
timing__hold__ws__corner:max_tt_025C_1v80,0.3079794284549503
timing__setup__ws__corner:max_tt_025C_1v80,9.412439094550926
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.307979
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,22.215204
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,447
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,6937
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2847
design__max_cap_violation__count__corner:max_ss_100C_1v60,268
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7299481226072612
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6808167555751794
timing__hold__ws__corner:max_ss_100C_1v60,0.8501892763777064
timing__setup__ws__corner:max_ss_100C_1v60,-10.800040278892473
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-31.67967311480517
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-10.800040278892473
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.850189
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.684076
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,447
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,1279
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2847
design__max_cap_violation__count__corner:max_ff_n40C_1v95,249
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.481913744772376
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.47251781602693577
timing__hold__ws__corner:max_ff_n40C_1v95,0.07898537603088374
timing__setup__ws__corner:max_ff_n40C_1v95,17.425638314419388
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.078985
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,28.522493
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,447
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,447
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79875
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.00124753
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00130548
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000115467
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00130548
design_powergrid__voltage__worst,0.00130548
design_powergrid__voltage__worst__net:vccd1,1.79875
design_powergrid__drop__worst,0.00130548
design_powergrid__drop__worst__net:vccd1,0.00124753
design_powergrid__voltage__worst__net:vssd1,0.00130548
design_powergrid__drop__worst__net:vssd1,0.00130548
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00011699999999999999788190263583231853772304020822048187255859375
ir__drop__worst,0.00125000000000000002602085213965210641617886722087860107421875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
