<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
    <url>
         <loc>https://github.com/jomidokunMain/FPGA_Projectmain.git/</loc>
         <lastmod>2022-09-06</lastmod>
         <changefreq>daily</changefreq>
    </url>
    <url>
         <loc>https://github.com/jomidokunMain/FPGA_Projectmain.git/Vivdao/counter_verilog/counter/</loc>
         <lastmod>2022-09-06</lastmod>
         <changefreq>daily</changefreq>
    </url>
    <url>
         <loc>https://github.com/jomidokunMain/FPGA_Projectmain.git/Vivdao/data_selector_verilog/data_selector/</loc>
         <lastmod>2022-09-06</lastmod>
         <changefreq>daily</changefreq>
    </url>
    <url>
         <loc>https://github.com/jomidokunMain/FPGA_Projectmain.git/Vivdao/decoder_7_seg/decoder/</loc>
         <lastmod>2022-09-06</lastmod>
         <changefreq>daily</changefreq>
    </url>
</urlset>