# Reading pref.tcl
# do {C:/Users/sek529/Github/POP_timing_FPGA/toplevel_testbench/toplevel_testbench.mdo}
# Loading project toplevel_testbench
# Compile of wrapper.v was successful.
# Compile of extensions.v was successful.
# Compile of compare_n.v was successful.
# Compile of count_n.v was successful.
# Compile of POPtimers.v was successful.
# Compile of Div4PLL.v was successful.
# Compile of clocks.v was successful.
# Compile of top_testbench.v was successful.
# 8 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo2 top_testbench 
# Start time: 11:19:39 on Aug 10,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.top_testbench
# Loading work.clocks
# Loading work.DIV4PLL
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.POPtimers
# Loading work.count_n
# Loading work.comparator
# Loading work.countupdownpreload
# Loading work.single_period_pulse
# Loading work.d_flip_flop
# Loading work.slow_clock_pulse
# Loading work.n_state_machine
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sek529  Hostname: ELECPC356  ProcessID: 7948
#           Attempting to use alternate WLF file "./wlft0css7a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0css7a
# End time: 11:48:35 on Aug 10,2023, Elapsed time: 0:28:56
# Errors: 0, Warnings: 4
