# ECthesis
The First Stage Subsystem of A 12-bit Low-power High Speed SHA-less ADC.
The thesis is the final project of the EC lesson, the code and the thesis are attached
