

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_32_1_proc3'
================================================================
* Date:           Thu Feb 18 17:43:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        axis_chan_com_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56|  0.560 us|  0.560 us|   56|   56|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |       54|       54|        15|         10|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 10, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 17 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %consumer, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %producer, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln32, void, i3 0, void %newFuncRoot" [com_chan_axis.cpp:33]   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln32 = icmp_eq  i3 %i, i3 5" [com_chan_axis.cpp:32]   --->   Operation 22 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void, void %axiStreamExample_.exit.exitStub" [com_chan_axis.cpp:32]   --->   Operation 23 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%producer_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 24 'read' 'producer_read' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%producer_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 25 'read' 'producer_read_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%producer_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 26 'read' 'producer_read_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 27 [1/1] (1.65ns)   --->   "%add_ln32 = add i3 %i, i3 1" [com_chan_axis.cpp:32]   --->   Operation 27 'add' 'add_ln32' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%producer_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 30 'read' 'producer_read_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln545_2_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %producer_read_3, i8 %producer_read_2, i8 %producer_read_1, i8 %producer_read"   --->   Operation 31 'bitconcatenate' 'or_ln545_2_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %i" [com_chan_axis.cpp:33]   --->   Operation 32 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %or_ln545_2_i, i32 %zext_ln33" [com_chan_axis.cpp:33]   --->   Operation 33 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 34 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %or_ln545_2_i, i32 %zext_ln33" [com_chan_axis.cpp:33]   --->   Operation 34 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %mul_ln33" [com_chan_axis.cpp:33]   --->   Operation 35 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33" [com_chan_axis.cpp:33]   --->   Operation 36 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %mul_ln33, i32 8, i32 15" [com_chan_axis.cpp:33]   --->   Operation 37 'partselect' 'trunc_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %mul_ln33, i32 16, i32 23" [com_chan_axis.cpp:33]   --->   Operation 38 'partselect' 'trunc_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %mul_ln33, i32 24, i32 31" [com_chan_axis.cpp:33]   --->   Operation 39 'partselect' 'trunc_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%producer_read_4 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:34]   --->   Operation 40 'read' 'producer_read_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i8 %producer_read_4" [com_chan_axis.cpp:34]   --->   Operation 41 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33" [com_chan_axis.cpp:33]   --->   Operation 42 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 43 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_2" [com_chan_axis.cpp:33]   --->   Operation 43 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%producer_read_5 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:35]   --->   Operation 44 'read' 'producer_read_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i8 %producer_read_5" [com_chan_axis.cpp:35]   --->   Operation 45 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_2" [com_chan_axis.cpp:33]   --->   Operation 46 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_3" [com_chan_axis.cpp:33]   --->   Operation 47 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%producer_read_6 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:36]   --->   Operation 48 'read' 'producer_read_6' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %producer_read_6" [com_chan_axis.cpp:36]   --->   Operation 49 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_3" [com_chan_axis.cpp:33]   --->   Operation 50 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_4" [com_chan_axis.cpp:33]   --->   Operation 51 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%producer_read_7 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:37]   --->   Operation 52 'read' 'producer_read_7' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i8 %producer_read_7" [com_chan_axis.cpp:37]   --->   Operation 53 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 54 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_4" [com_chan_axis.cpp:33]   --->   Operation 54 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %trunc_ln34" [com_chan_axis.cpp:34]   --->   Operation 55 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln34" [com_chan_axis.cpp:34]   --->   Operation 56 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%producer_read_8 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:38]   --->   Operation 57 'read' 'producer_read_8' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %producer_read_8" [com_chan_axis.cpp:38]   --->   Operation 58 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 59 [1/2] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln34" [com_chan_axis.cpp:34]   --->   Operation 59 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %trunc_ln35" [com_chan_axis.cpp:35]   --->   Operation 60 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln35" [com_chan_axis.cpp:35]   --->   Operation 61 'write' 'write_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%producer_read_9 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:39]   --->   Operation 62 'read' 'producer_read_9' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i8 %producer_read_9" [com_chan_axis.cpp:39]   --->   Operation 63 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln35" [com_chan_axis.cpp:35]   --->   Operation 64 'write' 'write_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i2 %trunc_ln36" [com_chan_axis.cpp:36]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln36" [com_chan_axis.cpp:36]   --->   Operation 66 'write' 'write_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [1/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln36" [com_chan_axis.cpp:36]   --->   Operation 67 'write' 'write_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i1 %trunc_ln37" [com_chan_axis.cpp:37]   --->   Operation 68 'zext' 'zext_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln37" [com_chan_axis.cpp:37]   --->   Operation 69 'write' 'write_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 70 [1/2] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln37" [com_chan_axis.cpp:37]   --->   Operation 70 'write' 'write_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %trunc_ln38" [com_chan_axis.cpp:38]   --->   Operation 71 'zext' 'zext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 72 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln38" [com_chan_axis.cpp:38]   --->   Operation 72 'write' 'write_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 73 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln38" [com_chan_axis.cpp:38]   --->   Operation 73 'write' 'write_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %trunc_ln39" [com_chan_axis.cpp:39]   --->   Operation 74 'zext' 'zext_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 75 [2/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln39" [com_chan_axis.cpp:39]   --->   Operation 75 'write' 'write_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln545 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 76 'specloopname' 'specloopname_ln545' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 77 [1/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln39" [com_chan_axis.cpp:39]   --->   Operation 77 'write' 'write_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln32 = br void" [com_chan_axis.cpp:32]   --->   Operation 78 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', com_chan_axis.cpp:33) with incoming values : ('add_ln32', com_chan_axis.cpp:32) [7]  (1.59 ns)

 <State 2>: 1.13ns
The critical path consists of the following:
	'phi' operation ('i', com_chan_axis.cpp:33) with incoming values : ('add_ln32', com_chan_axis.cpp:32) [7]  (0 ns)
	'icmp' operation ('icmp_ln32', com_chan_axis.cpp:32) [10]  (1.13 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.91ns
The critical path consists of the following:
	axis read on port 'producer' [18]  (0 ns)
	'mul' operation ('mul_ln33', com_chan_axis.cpp:33) [21]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', com_chan_axis.cpp:33) [21]  (6.91 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
