<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5195476736255D8DAD3183D7AD25B3E5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu_test_i/PS_to_CPU_controller_0_enable_CPU"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5195476736255D8DAD3183D7AD25B3E5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="cpu_test_i/CPU_0_current_addr[15]"/>
        <net name="cpu_test_i/CPU_0_current_addr[14]"/>
        <net name="cpu_test_i/CPU_0_current_addr[13]"/>
        <net name="cpu_test_i/CPU_0_current_addr[12]"/>
        <net name="cpu_test_i/CPU_0_current_addr[11]"/>
        <net name="cpu_test_i/CPU_0_current_addr[10]"/>
        <net name="cpu_test_i/CPU_0_current_addr[9]"/>
        <net name="cpu_test_i/CPU_0_current_addr[8]"/>
        <net name="cpu_test_i/CPU_0_current_addr[7]"/>
        <net name="cpu_test_i/CPU_0_current_addr[6]"/>
        <net name="cpu_test_i/CPU_0_current_addr[5]"/>
        <net name="cpu_test_i/CPU_0_current_addr[4]"/>
        <net name="cpu_test_i/CPU_0_current_addr[3]"/>
        <net name="cpu_test_i/CPU_0_current_addr[2]"/>
        <net name="cpu_test_i/CPU_0_current_addr[1]"/>
        <net name="cpu_test_i/CPU_0_current_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5195476736255D8DAD3183D7AD25B3E5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu_test_i/PS_to_CPU_controller_0_CPU_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5195476736255D8DAD3183D7AD25B3E5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu_test_i/bluex_0_ram_wr_data[31]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[30]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[29]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[28]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[27]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[26]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[25]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[24]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[23]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[22]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[21]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[20]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[19]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[18]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[17]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[16]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[15]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[14]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[13]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[12]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[11]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[10]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[9]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[8]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[7]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[6]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[5]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[4]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[3]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[2]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[1]"/>
        <net name="cpu_test_i/bluex_0_ram_wr_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5195476736255D8DAD3183D7AD25B3E5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[31]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[30]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[29]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[28]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[27]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[26]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[25]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[24]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[23]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[22]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[21]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[20]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[19]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[18]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[17]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[16]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[15]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[14]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[13]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[12]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[11]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[10]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[9]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[8]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[7]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[6]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[5]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[4]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[3]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[2]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[1]"/>
        <net name="cpu_test_i/blk_mem_gen_1_doutb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5195476736255D8DAD3183D7AD25B3E5"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu_test_i/bluex_0_ram_en"/>
      </nets>
    </probe>
  </probeset>
</probeData>
