$date
	Mon Nov  4 21:18:22 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 4 ! Out [3:0] $end
$var reg 4 " Address [3:0] $end
$var reg 4 # Data [3:0] $end
$var reg 1 $ RD $end
$var reg 1 % WR $end
$var reg 1 & clk $end
$scope module ram1 $end
$var wire 4 ' Address [3:0] $end
$var wire 4 ( Data [3:0] $end
$var wire 4 ) Out [3:0] $end
$var wire 1 $ RD $end
$var wire 1 % WR $end
$var wire 1 & clk $end
$var reg 4 * Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz *
bz )
b11 (
b1010 '
0&
1%
0$
b11 #
b1010 "
bz !
$end
#1
1&
#2
0&
b1001 #
b1001 (
b111 "
b111 '
#3
1&
#4
b11 !
b11 )
b11 *
0&
b1010 "
b1010 '
1$
0%
#5
1&
#6
b1001 !
b1001 )
b1001 *
0&
b111 "
b111 '
#7
1&
#8
bx !
bx )
bx *
0&
b11 "
b11 '
#9
1&
#10
0&
