/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 216 256)
	(text "ACIA_6850" (rect 5 0 55 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Clk" (rect 0 0 12 12)(font "Arial" ))
		(text "Clk" (rect 21 27 33 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_H" (rect 0 0 37 12)(font "Arial" ))
		(text "Reset_H" (rect 21 43 58 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "CS_H" (rect 0 0 25 12)(font "Arial" ))
		(text "CS_H" (rect 21 59 46 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "Write_L" (rect 0 0 34 12)(font "Arial" ))
		(text "Write_L" (rect 21 75 55 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "RS" (rect 0 0 14 12)(font "Arial" ))
		(text "RS" (rect 21 91 35 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "DataIn[7..0]" (rect 0 0 46 12)(font "Arial" ))
		(text "DataIn[7..0]" (rect 21 107 67 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "RxClock" (rect 0 0 35 12)(font "Arial" ))
		(text "RxClock" (rect 21 123 56 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "TxClock" (rect 0 0 33 12)(font "Arial" ))
		(text "TxClock" (rect 21 139 54 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "RxData" (rect 0 0 31 12)(font "Arial" ))
		(text "RxData" (rect 21 155 52 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "DCD_L" (rect 0 0 33 12)(font "Arial" ))
		(text "DCD_L" (rect 21 171 54 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 1))
	)
	(port
		(pt 0 192)
		(input)
		(text "CTS_L" (rect 0 0 30 12)(font "Arial" ))
		(text "CTS_L" (rect 21 187 51 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 1))
	)
	(port
		(pt 200 32)
		(output)
		(text "IRQ_L" (rect 0 0 29 12)(font "Arial" ))
		(text "IRQ_L" (rect 150 27 179 39)(font "Arial" ))
		(line (pt 200 32)(pt 184 32)(line_width 1))
	)
	(port
		(pt 200 48)
		(output)
		(text "DataOut[7..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "DataOut[7..0]" (rect 126 43 179 55)(font "Arial" ))
		(line (pt 200 48)(pt 184 48)(line_width 3))
	)
	(port
		(pt 200 64)
		(output)
		(text "TxData" (rect 0 0 29 12)(font "Arial" ))
		(text "TxData" (rect 150 59 179 71)(font "Arial" ))
		(line (pt 200 64)(pt 184 64)(line_width 1))
	)
	(port
		(pt 200 80)
		(output)
		(text "RTS_L" (rect 0 0 31 12)(font "Arial" ))
		(text "RTS_L" (rect 148 75 179 87)(font "Arial" ))
		(line (pt 200 80)(pt 184 80)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 184 224)(line_width 1))
	)
)
