{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528856215355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528856215362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 10:16:55 2018 " "Processing started: Wed Jun 13 10:16:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528856215362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856215362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signal_Generator -c Signal_Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Signal_Generator -c Signal_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856215362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528856216247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528856216247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_Generator " "Found entity 1: Signal_Generator" {  } { { "Signal_Generator.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Signal_Generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/DDS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom/rom.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/rom/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac081s101_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file dac081s101_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC081S101_driver " "Found entity 1: DAC081S101_driver" {  } { { "DAC081S101_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/DAC081S101_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856225667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signal_Generator " "Elaborating entity \"Signal_Generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528856225800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:u1 " "Elaborating entity \"Encoder\" for hierarchy \"Encoder:u1\"" {  } { { "Signal_Generator.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Signal_Generator.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856225817 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state Encoder.v(59) " "Verilog HDL Always Construct warning at Encoder.v(59): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528856225831 "|Signal_Generator|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state Encoder.v(55) " "Verilog HDL Always Construct warning at Encoder.v(55): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528856225831 "|Signal_Generator|Encoder:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state Encoder.v(77) " "Verilog HDL Always Construct warning at Encoder.v(77): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1528856225831 "|Signal_Generator|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state Encoder.v(73) " "Verilog HDL Always Construct warning at Encoder.v(73): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528856225832 "|Signal_Generator|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state Encoder.v(73) " "Inferred latch for \"B_state\" at Encoder.v(73)" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225832 "|Signal_Generator|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state Encoder.v(55) " "Inferred latch for \"A_state\" at Encoder.v(55)" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225832 "|Signal_Generator|Encoder:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:u2 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:u2\"" {  } { { "Signal_Generator.v" "u2" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Signal_Generator.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856225832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_ctrl logic_ctrl:u3 " "Elaborating entity \"logic_ctrl\" for hierarchy \"logic_ctrl:u3\"" {  } { { "Signal_Generator.v" "u3" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Signal_Generator.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856225839 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_inc logic_ctrl.v(48) " "Verilog HDL Always Construct warning at logic_ctrl.v(48): inferring latch(es) for variable \"f_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[0\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[0\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[1\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[1\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[2\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[2\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[3\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[3\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[4\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[4\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[5\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[5\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[6\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[6\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225846 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[7\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[7\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[8\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[8\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[9\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[9\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[10\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[10\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[11\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[11\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[12\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[12\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[13\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[13\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[14\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[14\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[15\] logic_ctrl.v(48) " "Inferred latch for \"f_inc\[15\]\" at logic_ctrl.v(48)" {  } { { "logic_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/logic_ctrl.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 "|Signal_Generator|logic_ctrl:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u4 " "Elaborating entity \"DDS\" for hierarchy \"DDS:u4\"" {  } { { "Signal_Generator.v" "u4" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Signal_Generator.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856225847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom DDS:u4\|rom:u1 " "Elaborating entity \"rom\" for hierarchy \"DDS:u4\|rom:u1\"" {  } { { "DDS.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/DDS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856225861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|rom:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|rom:u1\|altsyncram:altsyncram_component\"" {  } { { "rom/rom.v" "altsyncram_component" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/rom/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856226008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|rom:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:u4\|rom:u1\|altsyncram:altsyncram_component\"" {  } { { "rom/rom.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/rom/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856226025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|rom:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:u4\|rom:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rom/sin.mif " "Parameter \"init_file\" = \"./rom/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528856226025 ""}  } { { "rom/rom.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/rom/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528856226025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qn81 " "Found entity 1: altsyncram_qn81" {  } { { "db/altsyncram_qn81.tdf" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/db/altsyncram_qn81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528856226091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856226091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qn81 DDS:u4\|rom:u1\|altsyncram:altsyncram_component\|altsyncram_qn81:auto_generated " "Elaborating entity \"altsyncram_qn81\" for hierarchy \"DDS:u4\|rom:u1\|altsyncram:altsyncram_component\|altsyncram_qn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856226091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC081S101_driver DAC081S101_driver:u5 " "Elaborating entity \"DAC081S101_driver\" for hierarchy \"DAC081S101_driver:u5\"" {  } { { "Signal_Generator.v" "u5" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Signal_Generator.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856226101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528856226699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|B_state " "Latch Encoder:u1\|B_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_b_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_b_r1" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528856226708 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528856226708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|A_state " "Latch Encoder:u1\|A_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_a_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_a_r1" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528856226709 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Encoder.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528856226709 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DAC081S101_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/DAC081S101_driver.v" 26 -1 0 } } { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Debounce.v" 54 -1 0 } } { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB7_Signal_Generator/Debounce.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1528856226709 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1528856226709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528856226811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528856227470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528856227470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528856227655 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528856227655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528856227655 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528856227655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528856227655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528856227687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 10:17:07 2018 " "Processing ended: Wed Jun 13 10:17:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528856227687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528856227687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528856227687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528856227687 ""}
