<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RegisterBankInfo.cpp source code [llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86RegisterBankInfo.cpp.html'>X86RegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86RegisterBankInfo.cpp -----------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the RegisterBankInfo class for X86.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="X86RegisterBankInfo.h.html">"X86RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_IMPL" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</dfn></u></td></tr>
<tr><th id="21">21</th><td><u>#include "X86GenRegisterBank.inc"</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td><i>// This file will be TableGen'ed at some point.</i></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_INFO_IMPL" data-ref="_M/GET_TARGET_REGBANK_INFO_IMPL">GET_TARGET_REGBANK_INFO_IMPL</dfn></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="X86GenRegisterBankInfo.def.html">"X86GenRegisterBankInfo.def"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm19X86RegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::X86RegisterBankInfo::X86RegisterBankInfo' data-ref="_ZN4llvm19X86RegisterBankInfoC1ERKNS_18TargetRegisterInfoE">X86RegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="1TRI">TRI</dfn>)</td></tr>
<tr><th id="29">29</th><td>    : <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86GenRegisterBankInfo" title='llvm::X86GenRegisterBankInfo' data-ref="llvm::X86GenRegisterBankInfo">X86GenRegisterBankInfo</a><a class="ref" href="X86RegisterBankInfo.h.html#25" title='llvm::X86GenRegisterBankInfo::X86GenRegisterBankInfo' data-ref="_ZN4llvm22X86GenRegisterBankInfoC1Ev">(</a>) {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// validate RegBank initialization.</i></td></tr>
<tr><th id="32">32</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="2RBGPR" title='RBGPR' data-type='const llvm::RegisterBank &amp;' data-ref="2RBGPR">RBGPR</dfn> = getRegBank(X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="33">33</th><td>  (<em>void</em>)RBGPR;</td></tr>
<tr><th id="34">34</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;X86::GPRRegBank == &amp;RBGPR &amp;&amp; &quot;Incorrect RegBanks inizalization.&quot;) ? void (0) : __assert_fail (&quot;&amp;X86::GPRRegBank == &amp;RBGPR &amp;&amp; \&quot;Incorrect RegBanks inizalization.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 34, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;X86::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::X86&apos;">GPRRegBank</span> == &amp;RBGPR &amp;&amp; <q>"Incorrect RegBanks inizalization."</q>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <i>// The GPR register bank is fully defined by all the registers in</i></td></tr>
<tr><th id="37">37</th><td><i>  // GR64 + its subclasses.</i></td></tr>
<tr><th id="38">38</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(X86::GR64RegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(X86::GR64RegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 39, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="39">39</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="40">40</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.getSize() == 64 &amp;&amp; &quot;GPRs should hold up to 64-bit&quot;) ? void (0) : __assert_fail (&quot;RBGPR.getSize() == 64 &amp;&amp; \&quot;GPRs should hold up to 64-bit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 40, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.getSize() == <var>64</var> &amp;&amp; <q>"GPRs should hold up to 64-bit"</q>);</td></tr>
<tr><th id="41">41</th><td>}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19X86RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::X86RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm19X86RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(</td></tr>
<tr><th id="44">44</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col3 decl" id="3RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="3RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;GR8RegClass&apos; in namespace &apos;llvm::X86&apos;">GR8RegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="47">47</th><td>      X86::<span class='error' title="no member named &apos;GR16RegClass&apos; in namespace &apos;llvm::X86&apos;">GR16RegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="48">48</th><td>      X86::<span class='error' title="no member named &apos;GR32RegClass&apos; in namespace &apos;llvm::X86&apos;">GR32RegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="49">49</th><td>      X86::<span class='error' title="no member named &apos;GR64RegClass&apos; in namespace &apos;llvm::X86&apos;">GR64RegClass</span>.hasSubClassEq(&amp;RC))</td></tr>
<tr><th id="50">50</th><td>    <b>return</b> getRegBank(X86::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::X86&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <b>if</b> (X86::<span class='error' title="no member named &apos;FR32XRegClass&apos; in namespace &apos;llvm::X86&apos;">FR32XRegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="53">53</th><td>      X86::<span class='error' title="no member named &apos;FR64XRegClass&apos; in namespace &apos;llvm::X86&apos;">FR64XRegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="54">54</th><td>      X86::<span class='error' title="no member named &apos;VR128XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR128XRegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="55">55</th><td>      X86::<span class='error' title="no member named &apos;VR256XRegClass&apos; in namespace &apos;llvm::X86&apos;">VR256XRegClass</span>.hasSubClassEq(&amp;RC) ||</td></tr>
<tr><th id="56">56</th><td>      X86::<span class='error' title="no member named &apos;VR512RegClass&apos; in namespace &apos;llvm::X86&apos;">VR512RegClass</span>.hasSubClassEq(&amp;RC))</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> getRegBank(X86::<span class='error' title="no member named &apos;VECRRegBankID&apos; in namespace &apos;llvm::X86&apos;">VECRRegBankID</span>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported register kind yet.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 59)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported register kind yet."</q>);</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><a class="type" href="X86RegisterBankInfo.h.html#llvm::X86GenRegisterBankInfo" title='llvm::X86GenRegisterBankInfo' data-ref="llvm::X86GenRegisterBankInfo">X86GenRegisterBankInfo</a>::<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a></td></tr>
<tr><th id="63">63</th><td><a class="type" href="X86RegisterBankInfo.h.html#llvm::X86GenRegisterBankInfo" title='llvm::X86GenRegisterBankInfo' data-ref="llvm::X86GenRegisterBankInfo">X86GenRegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col4 decl" id="4Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="4Ty">Ty</dfn>, <em>bool</em> <dfn class="local col5 decl" id="5isFP" title='isFP' data-type='bool' data-ref="5isFP">isFP</dfn>) {</td></tr>
<tr><th id="64">64</th><td>  <b>if</b> ((<a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp; !<a class="local col5 ref" href="#5isFP" title='isFP' data-ref="5isFP">isFP</a>) || <a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>()) {</td></tr>
<tr><th id="65">65</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="66">66</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="67">67</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="68">68</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8">PMI_GPR8</a>;</td></tr>
<tr><th id="69">69</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="70">70</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR16">PMI_GPR16</a>;</td></tr>
<tr><th id="71">71</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="72">72</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32">PMI_GPR32</a>;</td></tr>
<tr><th id="73">73</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="74">74</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64">PMI_GPR64</a>;</td></tr>
<tr><th id="75">75</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="76">76</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128">PMI_VEC128</a>;</td></tr>
<tr><th id="77">77</th><td>      <b>break</b>;</td></tr>
<tr><th id="78">78</th><td>    <b>default</b>:</td></tr>
<tr><th id="79">79</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported register size.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 79)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported register size."</q>);</td></tr>
<tr><th id="80">80</th><td>    }</td></tr>
<tr><th id="81">81</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv">isScalar</a>()) {</td></tr>
<tr><th id="82">82</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="83">83</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="84">84</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP32">PMI_FP32</a>;</td></tr>
<tr><th id="85">85</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="86">86</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_FP64">PMI_FP64</a>;</td></tr>
<tr><th id="87">87</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="88">88</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128">PMI_VEC128</a>;</td></tr>
<tr><th id="89">89</th><td>    <b>default</b>:</td></tr>
<tr><th id="90">90</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported register size.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 90)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported register size."</q>);</td></tr>
<tr><th id="91">91</th><td>    }</td></tr>
<tr><th id="92">92</th><td>  } <b>else</b> {</td></tr>
<tr><th id="93">93</th><td>    <b>switch</b> (<a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="94">94</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="95">95</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC128">PMI_VEC128</a>;</td></tr>
<tr><th id="96">96</th><td>    <b>case</b> <var>256</var>:</td></tr>
<tr><th id="97">97</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC256">PMI_VEC256</a>;</td></tr>
<tr><th id="98">98</th><td>    <b>case</b> <var>512</var>:</td></tr>
<tr><th id="99">99</th><td>      <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_VEC512">PMI_VEC512</a>;</td></tr>
<tr><th id="100">100</th><td>    <b>default</b>:</td></tr>
<tr><th id="101">101</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported register size.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 101)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported register size."</q>);</td></tr>
<tr><th id="102">102</th><td>    }</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None">PMI_None</a>;</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>void</em> <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627" title='llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs' data-ref="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627">getInstrPartialMappingIdxs</dfn>(</td></tr>
<tr><th id="109">109</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="6MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="7MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="7MRI">MRI</dfn>, <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="8isFP" title='isFP' data-type='const bool' data-ref="8isFP">isFP</dfn>,</td></tr>
<tr><th id="110">110</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>&gt; &amp;<dfn class="local col9 decl" id="9OpRegBankIdx" title='OpRegBankIdx' data-type='SmallVectorImpl&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx&gt; &amp;' data-ref="9OpRegBankIdx">OpRegBankIdx</dfn>) {</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10NumOperands" title='NumOperands' data-type='unsigned int' data-ref="10NumOperands">NumOperands</dfn> = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="113">113</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="11Idx" title='Idx' data-type='unsigned int' data-ref="11Idx">Idx</dfn> = <var>0</var>; <a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a> &lt; <a class="local col0 ref" href="#10NumOperands" title='NumOperands' data-ref="10NumOperands">NumOperands</a>; ++<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>) {</td></tr>
<tr><th id="114">114</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="12MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="12MO">MO</dfn> = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>);</td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (!<a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="116">116</th><td>      <a class="local col9 ref" href="#9OpRegBankIdx" title='OpRegBankIdx' data-ref="9OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>]</a> = <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None">PMI_None</a>;</td></tr>
<tr><th id="117">117</th><td>    <b>else</b></td></tr>
<tr><th id="118">118</th><td>      <a class="local col9 ref" href="#9OpRegBankIdx" title='OpRegBankIdx' data-ref="9OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>]</a> = <a class="member" href="#_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</a>(<a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="local col8 ref" href="#8isFP" title='isFP' data-ref="8isFP">isFP</a>);</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>bool</em> <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605" title='llvm::X86RegisterBankInfo::getInstrValueMapping' data-ref="_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605">getInstrValueMapping</dfn>(</td></tr>
<tr><th id="123">123</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>,</td></tr>
<tr><th id="124">124</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>&gt; &amp;<dfn class="local col4 decl" id="14OpRegBankIdx" title='OpRegBankIdx' data-type='const SmallVectorImpl&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx&gt; &amp;' data-ref="14OpRegBankIdx">OpRegBankIdx</dfn>,</td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *&gt; &amp;<dfn class="local col5 decl" id="15OpdsMapping" title='OpdsMapping' data-type='SmallVectorImpl&lt;const llvm::RegisterBankInfo::ValueMapping *&gt; &amp;' data-ref="15OpdsMapping">OpdsMapping</dfn>) {</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16NumOperands" title='NumOperands' data-type='unsigned int' data-ref="16NumOperands">NumOperands</dfn> = <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="128">128</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="17Idx" title='Idx' data-type='unsigned int' data-ref="17Idx">Idx</dfn> = <var>0</var>; <a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx">Idx</a> &lt; <a class="local col6 ref" href="#16NumOperands" title='NumOperands' data-ref="16NumOperands">NumOperands</a>; ++<a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx">Idx</a>) {</td></tr>
<tr><th id="129">129</th><td>    <b>if</b> (!<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="130">130</th><td>      <b>continue</b>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <em>auto</em> <dfn class="local col8 decl" id="18Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="18Mapping">Mapping</dfn> = <a class="member" href="X86RegisterBankInfo.h.html#_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::X86GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="local col4 ref" href="#14OpRegBankIdx" title='OpRegBankIdx' data-ref="14OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx">Idx</a>]</a>, <var>1</var>);</td></tr>
<tr><th id="133">133</th><td>    <b>if</b> (!<a class="local col8 ref" href="#18Mapping" title='Mapping' data-ref="18Mapping">Mapping</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv" title='llvm::RegisterBankInfo::ValueMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="134">134</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <a class="local col5 ref" href="#15OpdsMapping" title='OpdsMapping' data-ref="15OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#17Idx" title='Idx' data-ref="17Idx">Idx</a>]</a> = <a class="local col8 ref" href="#18Mapping" title='Mapping' data-ref="18Mapping">Mapping</a>;</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="142">142</th><td><a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb" title='llvm::X86RegisterBankInfo::getSameOperandsMapping' data-ref="_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb">getSameOperandsMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                            <em>bool</em> <dfn class="local col0 decl" id="20isFP" title='isFP' data-type='bool' data-ref="20isFP">isFP</dfn>) <em>const</em> {</td></tr>
<tr><th id="144">144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn> = *<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="145">145</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="22MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="22MRI">MRI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23NumOperands" title='NumOperands' data-type='unsigned int' data-ref="23NumOperands">NumOperands</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="24Ty" title='Ty' data-type='llvm::LLT' data-ref="24Ty">Ty</dfn> = <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<a class="local col3 ref" href="#23NumOperands" title='NumOperands' data-ref="23NumOperands">NumOperands</a> != <var>3</var> || (<a class="local col4 ref" href="#24Ty" title='Ty' data-ref="24Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) ||</td></tr>
<tr><th id="151">151</th><td>      (<a class="local col4 ref" href="#24Ty" title='Ty' data-ref="24Ty">Ty</a> <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#22MRI" title='MRI' data-ref="22MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="152">152</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported operand mapping yet.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 152)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported operand mapping yet."</q>);</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>auto</em> <dfn class="local col5 decl" id="25Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="25Mapping">Mapping</dfn> = <a class="member" href="X86RegisterBankInfo.h.html#_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::X86GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="member" href="#_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</a>(<a class="local col4 ref" href="#24Ty" title='Ty' data-ref="24Ty">Ty</a>, <a class="local col0 ref" href="#20isFP" title='isFP' data-ref="20isFP">isFP</a>), <var>3</var>);</td></tr>
<tr><th id="155">155</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <var>1</var>, <a class="local col5 ref" href="#25Mapping" title='Mapping' data-ref="25Mapping">Mapping</a>, <a class="local col3 ref" href="#23NumOperands" title='NumOperands' data-ref="23NumOperands">NumOperands</a>);</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="159">159</th><td><a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::X86RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="160">160</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="27MF">MF</dfn> = *<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="28MRI">MRI</dfn> = <a class="local col7 ref" href="#27MF" title='MF' data-ref="27MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29Opc" title='Opc' data-type='unsigned int' data-ref="29Opc">Opc</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Try the default logic for non-generic instructions that are either copies</i></td></tr>
<tr><th id="165">165</th><td><i>  // or already have some operands assigned to banks.</i></td></tr>
<tr><th id="166">166</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a>) || <a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="167">167</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col0 decl" id="30Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="30Mapping">Mapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>);</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col0 ref" href="#30Mapping" title='Mapping' data-ref="30Mapping">Mapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="169">169</th><td>      <b>return</b> <a class="local col0 ref" href="#30Mapping" title='Mapping' data-ref="30Mapping">Mapping</a>;</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a>) {</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</a>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a>:</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb" title='llvm::X86RegisterBankInfo::getSameOperandsMapping' data-ref="_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb">getSameOperandsMapping</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <b>false</b>);</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#425" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</a>:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#428" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#437" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb" title='llvm::X86RegisterBankInfo::getSameOperandsMapping' data-ref="_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb">getSameOperandsMapping</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <b>true</b>);</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>: {</td></tr>
<tr><th id="185">185</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="31NumOperands" title='NumOperands' data-type='unsigned int' data-ref="31NumOperands">NumOperands</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="32Ty" title='Ty' data-type='llvm::LLT' data-ref="32Ty">Ty</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <em>auto</em> <dfn class="local col3 decl" id="33Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="33Mapping">Mapping</dfn> = <a class="member" href="X86RegisterBankInfo.h.html#_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::X86GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="member" href="#_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</a>(<a class="local col2 ref" href="#32Ty" title='Ty' data-ref="32Ty">Ty</a>, <b>false</b>), <var>3</var>);</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <var>1</var>, <a class="local col3 ref" href="#33Mapping" title='Mapping' data-ref="33Mapping">Mapping</a>, <a class="local col1 ref" href="#31NumOperands" title='NumOperands' data-ref="31NumOperands">NumOperands</a>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td>  <b>default</b>:</td></tr>
<tr><th id="193">193</th><td>    <b>break</b>;</td></tr>
<tr><th id="194">194</th><td>  }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34NumOperands" title='NumOperands' data-type='unsigned int' data-ref="34NumOperands">NumOperands</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>, <var>4</var>&gt; <dfn class="local col5 decl" id="35OpRegBankIdx" title='OpRegBankIdx' data-type='SmallVector&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx, 4&gt;' data-ref="35OpRegBankIdx">OpRegBankIdx</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands">NumOperands</a>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a>) {</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#464" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT">G_FPEXT</a>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="203">203</th><td>    <i>// Instruction having only floating-point operands (all scalars in VECRReg)</i></td></tr>
<tr><th id="204">204</th><td>    <a class="member" href="#_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627" title='llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs' data-ref="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627">getInstrPartialMappingIdxs</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>, <i>/* isFP */</i> <b>true</b>, <span class='refarg'><a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a></span>);</td></tr>
<tr><th id="205">205</th><td>    <b>break</b>;</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>: {</td></tr>
<tr><th id="208">208</th><td>    <i>// Some of the floating-point instructions have mixed GPR and FP operands:</i></td></tr>
<tr><th id="209">209</th><td><i>    // fine-tune the computed mapping.</i></td></tr>
<tr><th id="210">210</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="36Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="36Op0">Op0</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="211">211</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="37Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="37Op1">Op1</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="212">212</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="38Ty0" title='Ty0' data-type='const llvm::LLT' data-ref="38Ty0">Ty0</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#36Op0" title='Op0' data-ref="36Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="213">213</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="39Ty1" title='Ty1' data-type='const llvm::LLT' data-ref="39Ty1">Ty1</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#37Op1" title='Op1' data-ref="37Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <em>bool</em> <dfn class="local col0 decl" id="40FirstArgIsFP" title='FirstArgIsFP' data-type='bool' data-ref="40FirstArgIsFP">FirstArgIsFP</dfn> = <a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>;</td></tr>
<tr><th id="216">216</th><td>    <em>bool</em> <dfn class="local col1 decl" id="41SecondArgIsFP" title='SecondArgIsFP' data-type='bool' data-ref="41SecondArgIsFP">SecondArgIsFP</dfn> = <a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>;</td></tr>
<tr><th id="217">217</th><td>    <a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member" href="#_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</a>(<a class="local col8 ref" href="#38Ty0" title='Ty0' data-ref="38Ty0">Ty0</a>, <i>/* isFP */</i> <a class="local col0 ref" href="#40FirstArgIsFP" title='FirstArgIsFP' data-ref="40FirstArgIsFP">FirstArgIsFP</a>);</td></tr>
<tr><th id="218">218</th><td>    <a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member" href="#_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</a>(<a class="local col9 ref" href="#39Ty1" title='Ty1' data-ref="39Ty1">Ty1</a>, <i>/* isFP */</i> <a class="local col1 ref" href="#41SecondArgIsFP" title='SecondArgIsFP' data-ref="41SecondArgIsFP">SecondArgIsFP</a>);</td></tr>
<tr><th id="219">219</th><td>    <b>break</b>;</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="42Ty1" title='Ty1' data-type='llvm::LLT' data-ref="42Ty1">Ty1</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="223">223</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="43Ty2" title='Ty2' data-type='llvm::LLT' data-ref="43Ty2">Ty2</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="224">224</th><td>    (<em>void</em>)<a class="local col3 ref" href="#43Ty2" title='Ty2' data-ref="43Ty2">Ty2</a>;</td></tr>
<tr><th id="225">225</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty1.getSizeInBits() == Ty2.getSizeInBits() &amp;&amp; &quot;Mismatched operand sizes for G_FCMP&quot;) ? void (0) : __assert_fail (&quot;Ty1.getSizeInBits() == Ty2.getSizeInBits() &amp;&amp; \&quot;Mismatched operand sizes for G_FCMP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 226, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#42Ty1" title='Ty1' data-ref="42Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <a class="local col3 ref" href="#43Ty2" title='Ty2' data-ref="43Ty2">Ty2</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &amp;&amp;</td></tr>
<tr><th id="226">226</th><td>           <q>"Mismatched operand sizes for G_FCMP"</q>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="44Size" title='Size' data-type='unsigned int' data-ref="44Size">Size</dfn> = <a class="local col2 ref" href="#42Ty1" title='Ty1' data-ref="42Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="229">229</th><td>    (<em>void</em>)<a class="local col4 ref" href="#44Size" title='Size' data-ref="44Size">Size</a>;</td></tr>
<tr><th id="230">230</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Size == 32 || Size == 64) &amp;&amp; &quot;Unsupported size for G_FCMP&quot;) ? void (0) : __assert_fail (&quot;(Size == 32 || Size == 64) &amp;&amp; \&quot;Unsupported size for G_FCMP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86RegisterBankInfo.cpp&quot;, 230, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#44Size" title='Size' data-ref="44Size">Size</a> == <var>32</var> || <a class="local col4 ref" href="#44Size" title='Size' data-ref="44Size">Size</a> == <var>64</var>) &amp;&amp; <q>"Unsupported size for G_FCMP"</q>);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <em>auto</em> <dfn class="local col5 decl" id="45FpRegBank" title='FpRegBank' data-type='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="45FpRegBank">FpRegBank</dfn> = <a class="member" href="#_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</a>(<a class="local col2 ref" href="#42Ty1" title='Ty1' data-ref="42Ty1">Ty1</a>, <i>/* isFP */</i> <b>true</b>);</td></tr>
<tr><th id="233">233</th><td>    <a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a> <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSESt16initializer_listIT_E" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSESt16initializer_listIT_E">=</a> {<a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_GPR8">PMI_GPR8</a>,</td></tr>
<tr><th id="234">234</th><td>                    <i>/* Predicate */</i> <a class="enum" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx::PMI_None">PMI_None</a>, <a class="local col5 ref" href="#45FpRegBank" title='FpRegBank' data-ref="45FpRegBank">FpRegBank</a>, <a class="local col5 ref" href="#45FpRegBank" title='FpRegBank' data-ref="45FpRegBank">FpRegBank</a>};</td></tr>
<tr><th id="235">235</th><td>    <b>break</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>: {</td></tr>
<tr><th id="239">239</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="46Op0" title='Op0' data-type='const llvm::MachineOperand &amp;' data-ref="46Op0">Op0</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="240">240</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="47Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="47Op1">Op1</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="241">241</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="48Ty0" title='Ty0' data-type='const llvm::LLT' data-ref="48Ty0">Ty0</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#46Op0" title='Op0' data-ref="46Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="242">242</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="49Ty1" title='Ty1' data-type='const llvm::LLT' data-ref="49Ty1">Ty1</dfn> = <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#47Op1" title='Op1' data-ref="47Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <em>bool</em> <dfn class="local col0 decl" id="50isFPTrunc" title='isFPTrunc' data-type='bool' data-ref="50isFPTrunc">isFPTrunc</dfn> = (<a class="local col8 ref" href="#48Ty0" title='Ty0' data-ref="48Ty0">Ty0</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> || <a class="local col8 ref" href="#48Ty0" title='Ty0' data-ref="48Ty0">Ty0</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="245">245</th><td>                     <a class="local col9 ref" href="#49Ty1" title='Ty1' data-ref="49Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var> &amp;&amp; <a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>;</td></tr>
<tr><th id="246">246</th><td>    <em>bool</em> <dfn class="local col1 decl" id="51isFPAnyExt" title='isFPAnyExt' data-type='bool' data-ref="51isFPAnyExt">isFPAnyExt</dfn> =</td></tr>
<tr><th id="247">247</th><td>        <a class="local col8 ref" href="#48Ty0" title='Ty0' data-ref="48Ty0">Ty0</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>128</var> &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>        (<a class="local col9 ref" href="#49Ty1" title='Ty1' data-ref="49Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var> || <a class="local col9 ref" href="#49Ty1" title='Ty1' data-ref="49Ty1">Ty1</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="249">249</th><td>        <a class="local col9 ref" href="#29Opc" title='Opc' data-ref="29Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <a class="member" href="#_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627" title='llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs' data-ref="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627">getInstrPartialMappingIdxs</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>, <i>/* isFP */</i> <a class="local col0 ref" href="#50isFPTrunc" title='isFPTrunc' data-ref="50isFPTrunc">isFPTrunc</a> || <a class="local col1 ref" href="#51isFPAnyExt" title='isFPAnyExt' data-ref="51isFPAnyExt">isFPAnyExt</a>,</td></tr>
<tr><th id="252">252</th><td>                               <span class='refarg'><a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a></span>);</td></tr>
<tr><th id="253">253</th><td>  } <b>break</b>;</td></tr>
<tr><th id="254">254</th><td>  <b>default</b>:</td></tr>
<tr><th id="255">255</th><td>    <i>// Track the bank of each register, use NotFP mapping (all scalars in GPRs)</i></td></tr>
<tr><th id="256">256</th><td>    <a class="member" href="#_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627" title='llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs' data-ref="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627">getInstrPartialMappingIdxs</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>, <i>/* isFP */</i> <b>false</b>, <span class='refarg'><a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a></span>);</td></tr>
<tr><th id="257">257</th><td>    <b>break</b>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Finally construct the computed mapping.</i></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *, <var>8</var>&gt; <dfn class="local col2 decl" id="52OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="52OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands">NumOperands</a>);</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605" title='llvm::X86RegisterBankInfo::getInstrValueMapping' data-ref="_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605">getInstrValueMapping</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>, <a class="local col5 ref" href="#35OpRegBankIdx" title='OpRegBankIdx' data-ref="35OpRegBankIdx">OpRegBankIdx</a>, <span class='refarg'><a class="local col2 ref" href="#52OpdsMapping" title='OpdsMapping' data-ref="52OpdsMapping">OpdsMapping</a></span>))</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <i>/* Cost */</i> <var>1</var>,</td></tr>
<tr><th id="266">266</th><td>                               <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col2 ref" href="#52OpdsMapping" title='OpdsMapping' data-ref="52OpdsMapping">OpdsMapping</a>), <a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands">NumOperands</a>);</td></tr>
<tr><th id="267">267</th><td>}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><em>void</em> <a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19X86RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::X86RegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm19X86RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(</td></tr>
<tr><th id="270">270</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col3 decl" id="53OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="53OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="271">271</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col3 ref" href="#53OpdMapper" title='OpdMapper' data-ref="53OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="275">275</th><td><a class="type" href="X86RegisterBankInfo.h.html#llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::X86RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="54MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="55MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="55MF">MF</dfn> = *<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="278">278</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="56STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="56STI">STI</dfn> = <a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="279">279</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="57TRI">TRI</dfn> = *<a class="local col6 ref" href="#56STI" title='STI' data-ref="56STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="58MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="58MRI">MRI</dfn> = <a class="local col5 ref" href="#55MF" title='MF' data-ref="55MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>switch</b> (<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="286">286</th><td>    <i>// we going to try to map 32/64 bit to PMI_FP32/PMI_FP64</i></td></tr>
<tr><th id="287">287</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59Size" title='Size' data-type='unsigned int' data-ref="59Size">Size</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI">MRI</a>, <a class="local col7 ref" href="#57TRI" title='TRI' data-ref="57TRI">TRI</a>);</td></tr>
<tr><th id="288">288</th><td>    <b>if</b> (<a class="local col9 ref" href="#59Size" title='Size' data-ref="59Size">Size</a> != <var>32</var> &amp;&amp; <a class="local col9 ref" href="#59Size" title='Size' data-ref="59Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="289">289</th><td>      <b>break</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="60NumOperands" title='NumOperands' data-type='unsigned int' data-ref="60NumOperands">NumOperands</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <i>// Track the bank of each register, use FP mapping (all scalars in VEC)</i></td></tr>
<tr><th id="294">294</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>, <var>4</var>&gt; <dfn class="local col1 decl" id="61OpRegBankIdx" title='OpRegBankIdx' data-type='SmallVector&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx, 4&gt;' data-ref="61OpRegBankIdx">OpRegBankIdx</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#60NumOperands" title='NumOperands' data-ref="60NumOperands">NumOperands</a>);</td></tr>
<tr><th id="295">295</th><td>    <a class="member" href="#_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627" title='llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs' data-ref="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627">getInstrPartialMappingIdxs</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>, <a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI">MRI</a>, <i>/* isFP */</i> <b>true</b>, <span class='refarg'><a class="local col1 ref" href="#61OpRegBankIdx" title='OpRegBankIdx' data-ref="61OpRegBankIdx">OpRegBankIdx</a></span>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <i>// Finally construct the computed mapping.</i></td></tr>
<tr><th id="298">298</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *, <var>8</var>&gt; <dfn class="local col2 decl" id="62OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="62OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#60NumOperands" title='NumOperands' data-ref="60NumOperands">NumOperands</a>);</td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605" title='llvm::X86RegisterBankInfo::getInstrValueMapping' data-ref="_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605">getInstrValueMapping</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>, <a class="local col1 ref" href="#61OpRegBankIdx" title='OpRegBankIdx' data-ref="61OpRegBankIdx">OpRegBankIdx</a>, <span class='refarg'><a class="local col2 ref" href="#62OpdsMapping" title='OpdsMapping' data-ref="62OpdsMapping">OpdsMapping</a></span>))</td></tr>
<tr><th id="300">300</th><td>      <b>break</b>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col3 decl" id="63Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="63Mapping">Mapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="303">303</th><td>        <i>/*ID*/</i> <var>1</var>, <i>/*Cost*/</i> <var>1</var>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col2 ref" href="#62OpdsMapping" title='OpdsMapping' data-ref="62OpdsMapping">OpdsMapping</a>), <a class="local col0 ref" href="#60NumOperands" title='NumOperands' data-ref="60NumOperands">NumOperands</a>);</td></tr>
<tr><th id="304">304</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="64AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="64AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="305">305</th><td>    <a class="local col4 ref" href="#64AltMappings" title='AltMappings' data-ref="64AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#63Mapping" title='Mapping' data-ref="63Mapping">Mapping</a>);</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="local col4 ref" href="#64AltMappings" title='AltMappings' data-ref="64AltMappings">AltMappings</a>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>  <b>default</b>:</td></tr>
<tr><th id="309">309</th><td>    <b>break</b>;</td></tr>
<tr><th id="310">310</th><td>  }</td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>);</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
