{
  "sequential": true,
  "test_cases": [
    {
      "name": "Cracker: outputs 0, 1, 2, 3",
      "sequence": [
        {"inputs": {"clk": 1, "reset": 1, "run": 0, "in_port": 0}, "expected": {"pc": 0, "out_port": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 1, "r0_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2, "r2_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "out_port": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 4, "r1_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 5, "r3_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 6, "r4_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 7, "r0_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "out_port": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 4, "r1_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 5, "r3_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 6, "r4_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 7, "r0_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "out_port": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 4, "r1_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 5, "r3_out": 3}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 6, "r4_out": 3}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 7, "r0_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "out_port": 3}}
      ]
    }
  ]
}
