Real time: Nov/23/2014 16:38:31

Profiler Stats
--------------
Elapsed_time_in_seconds: 41
Elapsed_time_in_minutes: 0.683333
Elapsed_time_in_hours: 0.0113889
Elapsed_time_in_days: 0.000474537

Virtual_time_in_seconds: 40.52
Virtual_time_in_minutes: 0.675333
Virtual_time_in_hours:   0.0112556
Virtual_time_in_days:    0.0112556

Ruby_current_time: 2557682
Ruby_start_time: 1
Ruby_cycles: 2557681

mbytes_resident: 93.1719
mbytes_total: 137.891
resident_ratio: 0.675694

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.55768e+06 [ 2.55768e+06 2.55768e+06 2.55768e+06 2.55768e+06 2.55768e+06 2.55768e+06 2.55768e+06 2.55768e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 83762
  L1D_cache_total_misses: 5324	(6.3561%)
  L1D_cache_total_demand_misses: 5324
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 5324
  L1D_cache_misses_per_instruction: 5324
  L1D_cache_instructions_per_misses: 0.000187829

  L1D_cache_request_type_LD:   10194	(12.1702)%
  L1D_cache_request_type_ST:   73568	(87.8298)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 83762 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 83762 ]

  L1D_cache_miss_type_LD:   1000	(18.7829)%
  L1D_cache_miss_type_ST:   4324	(81.2171)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 186474
  L1T_cache_total_misses: 42125	(22.5903%)
  L1T_cache_total_demand_misses: 42125
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 42125
  L1T_cache_misses_per_instruction: 42125
  L1T_cache_instructions_per_misses: 2.37389e-05

  L1T_cache_request_type_LD:   138922	(74.4994)%
  L1T_cache_request_type_ST:   47552	(25.5006)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 186474 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 186474 ]

  L1T_cache_miss_type_LD:   17134	(40.6742)%
  L1T_cache_miss_type_ST:   24991	(59.3258)%

L2_cache cache stats: 
  L2_cache_total_requests: 9567
  L2_cache_total_misses: 5216	(54.5207%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   1000	(10.4526)%
  L2_cache_request_type_ST:   8567	(89.5474)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 9567 average:     8 | standard deviation: 0 | 0 0 0 0 9567 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 64686
  L2T_cache_total_misses: 4243	(6.55938%)
  L2T_cache_total_demand_misses: 4243
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 4243
  L2T_cache_misses_per_instruction: 4243
  L2T_cache_instructions_per_misses: 0.000235682

  L2T_cache_request_type_LD:   17134	(26.488)%
  L2T_cache_request_type_ST:   47552	(73.512)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 64686 average: 25.6429 | standard deviation: 10.5905 | 0 0 0 0 17134 0 47552 ]

  L2T_cache_miss_type_LD:   1603	(37.7799)%
  L2T_cache_miss_type_ST:   2640	(62.2201)%


TBE Queries: 82737
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 7 count: 82737 average: 1.48364 | standard deviation: 1.28251 | 21934 25079 17525 11589 5297 1218 87 8 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 10 count: 270236 average: 3.08999 | standard deviation: 1.85715 | 0 56825 77399 45316 24590 27653 22057 12691 3695 8 2 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 494 count: 270236 average: 18.2758 | standard deviation: 46.0201 | 0 200224 0 0 2 0 0 45482 11494 3168 266 12 3 1 0 1 7 4 0 1 0 0 0 0 0 0 0 0 858 520 478 11 3 1547 318 26 577 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 382 632 167 0 0 1248 1741 553 7 1 1 2 16 95 10 1 2 61 270 30 2 1 1 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 491 count: 149116 average: 10.2106 | standard deviation: 28.7022 | 146508 1382 230 0 623 372 0 1 0 0 ]
miss_latency_ST: [binsize: 64 max: 494 count: 121120 average: 28.2053 | standard deviation: 59.4335 | 114145 497 2241 0 3549 681 3 4 0 0 ]
miss_latency_NULL: [binsize: 4 max: 494 count: 270236 average: 18.2758 | standard deviation: 46.0201 | 0 200224 0 0 2 0 0 45482 11494 3168 266 12 3 1 0 1 7 4 0 1 0 0 0 0 0 0 0 0 858 520 478 11 3 1547 318 26 577 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 382 632 167 0 0 1248 1741 553 7 1 1 2 16 95 10 1 2 61 270 30 2 1 1 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 10 count: 270236 average: 3.08999 | standard deviation: 1.85715 | 0 56825 77399 45316 24590 27653 22057 12691 3695 8 2 ]
Sequencer_0: [binsize: 1 max: 6 count: 83762 average: 1.79659 | standard deviation: 0.77335 | 0 33603 35055 13876 997 229 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 7 count: 9221 average: 5.0269 | standard deviation: 0.763171 | 0 3 9 33 2215 4559 2236 166 ]
SequencerACC_1: [binsize: 1 max: 7 count: 23654 average: 2.92619 | standard deviation: 0.850316 | 0 911 5621 12421 3842 723 135 1 ]
SequencerACC_2: [binsize: 1 max: 10 count: 26708 average: 3.48603 | standard deviation: 1.60101 | 0 2781 7718 1760 5078 7443 1466 423 29 8 2 ]
SequencerACC_3: [binsize: 1 max: 8 count: 56280 average: 5.64282 | standard deviation: 1.36826 | 0 559 715 2454 6346 13387 17463 11718 3638 ]
SequencerACC_4: [binsize: 1 max: 8 count: 70611 average: 2.2417 | standard deviation: 1.11975 | 0 18968 28281 14772 6112 1312 755 383 28 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 43 count: 37519 average: 25.0522 | standard deviation: 4.25217 | 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 710 560 33 1 0 13261 877 38 19 1778 2322 1594 9869 5604 181 52 35 3 4 1 0 0 0 0 0 0 553 22 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 43 count: 15694 average: 25.3635 | standard deviation: 5.15258 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 710 560 33 1 0 4578 0 0 0 1 2258 1594 1765 3542 57 14 3 1 1 1 0 0 0 0 0 0 553 22 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 34 count: 21825 average: 24.8284 | standard deviation: 3.44571 | 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 8683 877 38 19 1777 64 0 8104 2062 124 38 32 2 3 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 1895 average:    21 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1895 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 43 count: 13799 average: 25.9627 | standard deviation: 5.21741 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 710 560 33 1 0 2683 0 0 0 1 2258 1594 1765 3542 57 14 3 1 1 1 0 0 0 0 0 0 553 22 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 39
system_time: 0
page_reclaims: 24095
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 592

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 584
L2_DATA_GX = 18725
L2T_TO_L1T_DATA = 68536
L1_DATA_GX = 0
L2_TO_L2T_ACK = 584
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 7895
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 1895
L1_DATA_F = 0
L1_DATA_PX = 12220
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 2684
L2_ATOMIC = 0
L2_TO_L2T_DATA = 21215
L1_DATA = 0
L1_COHMSG = 19141
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 17134
----------------------
total_flits_messages = 435268
----------------------

DMA = 0
DATA_GX_OW = 17296
DATA_PX_C = 9776
DATA_PX_D = 2444
DATA_GX_C = 4324
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.39846 | standard deviation: 0.65716 | 0 57856 19014 6314 578 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18415 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=40743 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=37481 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=25688 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=85015 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=6945 [L2TCache]=0 [L2Cache]=856 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=54095 [L2TCache]=0 [L2Cache]=4252 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=55048 [L2TCache]=0 [L2Cache]=6262 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=2119 [L2Cache]=0 [L1Cache]=8271 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=7251 [L2Cache]=0 [L1Cache]=12548 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=3538 [L2Cache]=0 [L1Cache]=10375 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=9475 [L2Cache]=20808 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00651295 flits/cycle
total_flits_on_link = 1099431
-------------
Total VC Load [0] = 21507 flits
Total VC Load [1] = 17870 flits
Total VC Load [2] = 21666 flits
Total VC Load [3] = 17899 flits
Total VC Load [4] = 2476 flits
Total VC Load [5] = 2490 flits
Total VC Load [6] = 2479 flits
Total VC Load [7] = 2471 flits
Total VC Load [8] = 4551 flits
Total VC Load [9] = 4573 flits
Total VC Load [10] = 4573 flits
Total VC Load [11] = 4561 flits
Total VC Load [12] = 76832 flits
Total VC Load [13] = 76703 flits
Total VC Load [14] = 77577 flits
Total VC Load [15] = 76080 flits
Total VC Load [16] = 9560 flits
Total VC Load [17] = 9567 flits
Total VC Load [18] = 9567 flits
Total VC Load [19] = 9569 flits
Total VC Load [20] = 103661 flits
Total VC Load [21] = 103587 flits
Total VC Load [22] = 103341 flits
Total VC Load [23] = 104095 flits
Total VC Load [24] = 58126 flits
Total VC Load [25] = 57784 flits
Total VC Load [26] = 58139 flits
Total VC Load [27] = 58127 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00840879 flits/cycle 
Average VC Load [1] = 0.0069868 flits/cycle 
Average VC Load [2] = 0.00847095 flits/cycle 
Average VC Load [3] = 0.00699814 flits/cycle 
Average VC Load [4] = 0.000968064 flits/cycle 
Average VC Load [5] = 0.000973538 flits/cycle 
Average VC Load [6] = 0.000969237 flits/cycle 
Average VC Load [7] = 0.00096611 flits/cycle 
Average VC Load [8] = 0.00177935 flits/cycle 
Average VC Load [9] = 0.00178795 flits/cycle 
Average VC Load [10] = 0.00178795 flits/cycle 
Average VC Load [11] = 0.00178326 flits/cycle 
Average VC Load [12] = 0.0300397 flits/cycle 
Average VC Load [13] = 0.0299893 flits/cycle 
Average VC Load [14] = 0.030331 flits/cycle 
Average VC Load [15] = 0.0297457 flits/cycle 
Average VC Load [16] = 0.00373776 flits/cycle 
Average VC Load [17] = 0.0037405 flits/cycle 
Average VC Load [18] = 0.0037405 flits/cycle 
Average VC Load [19] = 0.00374128 flits/cycle 
Average VC Load [20] = 0.0405293 flits/cycle 
Average VC Load [21] = 0.0405004 flits/cycle 
Average VC Load [22] = 0.0404042 flits/cycle 
Average VC Load [23] = 0.040699 flits/cycle 
Average VC Load [24] = 0.0227261 flits/cycle 
Average VC Load [25] = 0.0225923 flits/cycle 
Average VC Load [26] = 0.0227311 flits/cycle 
Average VC Load [27] = 0.0227264 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 12.8804
-------------
Dynamic_Link_Power = 0.0476316
Static_Link_Power = 0.733365
Total_Link_Power = 0.780997
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00238898, Crossbar: 0.00348907, VC allocator: 0.000376532, SW allocator: 0.00122106, Clock: 0.153216, Total: 0.160692
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.6996
Dynamic_Router_Power = 0.160692
Static_Router_Power = 1.53891
Total_Router_Power = 1.6996
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.208323
Total_Static_Power = 2.27227
Total_Power = 2.4806
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  138922
L1_WThru  47552
L1_Atomic  0
L1_Replacement  3685
Data  0
Data_Done  17134
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  17134
I  L1_WThru  24991
I  L1_Atomic  0 <-- 
I  L1_Replacement  3650

S  Load  121788
S  L1_WThru  22561
S  L1_Atomic  0 <-- 
S  L1_Replacement  35

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  17134

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  26255
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  21297

 --- L2TCache ---
 - Event Counts -
L1_GETS  17134
L1_Write  24991
L1_Upgrade_T  22202
L1_Upgrade_NT  359
L2_Atomic  0
L2_Expire  2
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  4243
Ack  0
Ack_all  0
WB_Ack  584
Fwd_GETX  579
Fwd_GETS  5
Inv  0

 - Transitions -
NP  L1_GETS  1603
NP  L1_Write  2640
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  15521
E  L1_Write  22351
E  L1_Upgrade_NT  359
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  577
E  Fwd_GETS  5
E  Inv  0 <-- 

S  L1_GETS  10
S  L1_Upgrade_T  22202
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  2
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1603
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2640
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  2
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  584
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1000
L1_GETX  8567
L1_UPGRADE  0
L1_PUTX  2684
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  9565
PUTX_ACC  9
DATA_ACC  575

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  5
M  L1_GETX  1867
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  5
MT  L1_GETX  2474
MT  L1_PUTX  2684
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  9565
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  571

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  4

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  10194
Ifetch  0
Store  73568
Inv  0
L1_Replacement  2694
Fwd_GETX  1895
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1579
DataS_fromL1  0
Data_all_Acks  3745
Ack  0
Ack_all  0
WB_Ack  2684

 - Transitions -
NP  Load  995
NP  Ifetch  0 <-- 
NP  Store  3747
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  5
I  Ifetch  0 <-- 
I  Store  577
I  Inv  0 <-- 
I  L1_Replacement  10

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  7042
E  Ifetch  0 <-- 
E  Store  13
E  Inv  0 <-- 
E  L1_Replacement  815
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2152
M  Ifetch  0 <-- 
M  Store  69231
M  Inv  0 <-- 
M  L1_Replacement  1869
M  Fwd_GETX  1893
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  1000
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  579
IM  Data_all_Acks  3745
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  2684

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5191 full:0 size:[binsize: 1 max: 3 count: 5191 average: 1.11115 | standard deviation: 0.338591 | 0 4655 495 41 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:11514 full:0 size:[binsize: 1 max: 3 count: 11514 average: 1.09232 | standard deviation: 0.301276 | 0 10491 983 40 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:11039 full:0 size:[binsize: 1 max: 4 count: 11039 average: 1.07084 | standard deviation: 0.270391 | 0 10294 711 31 3 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:11231 full:0 size:[binsize: 1 max: 4 count: 11231 average:  1.13 | standard deviation: 0.35995 | 0 9861 1282 86 2 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:25711 full:0 size:[binsize: 1 max: 5 count: 25711 average: 1.32577 | standard deviation: 0.497758 | 0 17692 7665 352 1 1 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5191 full:0 size:[binsize: 1 max: 2 count: 5191 average: 1.03679 | standard deviation: 0.188289 | 0 5000 191 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:11514 full:0 size:[binsize: 1 max: 2 count: 11514 average: 1.00764 | standard deviation: 0.0874273 | 0 11426 88 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:11039 full:0 size:[binsize: 1 max: 2 count: 11039 average: 1.01866 | standard deviation: 0.135613 | 0 10833 206 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:11231 full:0 size:[binsize: 1 max: 2 count: 11231 average: 1.01523 | standard deviation: 0.122674 | 0 11060 171 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:25711 full:0 size:[binsize: 1 max: 2 count: 25711 average: 1.00953 | standard deviation: 0.0972192 | 0 25466 245 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4224 full:0 size:[binsize: 1 max: 2 count: 4224 average: 1.04688 | standard deviation: 0.211554 | 0 4026 198 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:32975 full:0 size:[binsize: 1 max: 4 count: 32975 average: 1.18996 | standard deviation: 0.419653 | 0 27069 5556 342 8 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:27487 full:0 size:[binsize: 1 max: 6 count: 27487 average: 1.30269 | standard deviation: 0.525768 | 0 20034 6613 816 22 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4224 full:0 size:[binsize: 1 max: 1 count: 4224 average:     1 | standard deviation: 0 | 0 4224 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:32975 full:0 size:[binsize: 1 max: 2 count: 32975 average: 1.02811 | standard deviation: 0.165301 | 0 32048 927 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:27487 full:0 size:[binsize: 1 max: 6 count: 27487 average: 1.03183 | standard deviation: 0.179742 | 0 26622 861 1 1 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:426 full:0 size:[binsize: 1 max: 1 count: 426 average:     1 | standard deviation: 0 | 0 426 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2080 full:0 size:[binsize: 1 max: 2 count: 2080 average: 1.00096 | standard deviation: 0.0310161 | 0 2078 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 1 count: 1746 average:     1 | standard deviation: 0 | 0 1746 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 1 count: 20 average:     1 | standard deviation: 0 | 0 20 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:425 full:0 size:[binsize: 1 max: 1 count: 425 average:     1 | standard deviation: 0 | 0 425 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2072 full:0 size:[binsize: 1 max: 1 count: 2072 average:     1 | standard deviation: 0 | 0 2072 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 2 count: 1746 average: 1.00057 | standard deviation: 0.0239388 | 0 1745 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:28 full:0 size:[binsize: 1 max: 1 count: 28 average:     1 | standard deviation: 0 | 0 28 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:427 full:0 size:[binsize: 1 max: 1 count: 427 average:     1 | standard deviation: 0 | 0 427 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2100 full:0 size:[binsize: 1 max: 1 count: 2100 average:     1 | standard deviation: 0 | 0 2100 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2300 full:0 size:[binsize: 1 max: 1 count: 2300 average:     1 | standard deviation: 0 | 0 2300 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:4 full:0 size:[binsize: 1 max: 1 count: 4 average:     1 | standard deviation: 0 | 0 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:661 full:0 size:[binsize: 1 max: 2 count: 661 average: 1.00151 | standard deviation: 0.0389249 | 0 660 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1814 full:0 size:[binsize: 1 max: 1 count: 1814 average:     1 | standard deviation: 0 | 0 1814 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3070 full:0 size:[binsize: 1 max: 2 count: 3070 average: 1.01075 | standard deviation: 0.103695 | 0 3037 33 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5006 full:0 size:[binsize: 1 max: 3 count: 5006 average: 1.04495 | standard deviation: 0.208223 | 0 4782 223 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:2863 full:0 size:[binsize: 1 max: 2 count: 2863 average: 1.24345 | standard deviation: 0.429519 | 0 2166 697 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1831 full:0 size:[binsize: 1 max: 1 count: 1831 average:     1 | standard deviation: 0 | 0 1831 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4164 full:0 size:[binsize: 1 max: 1 count: 4164 average:     1 | standard deviation: 0 | 0 4164 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 2 count: 3569 average: 1.00056 | standard deviation: 0.0236757 | 0 3567 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3071 full:0 size:[binsize: 1 max: 2 count: 3071 average: 1.00261 | standard deviation: 0.0510477 | 0 3063 8 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5619 full:0 size:[binsize: 1 max: 1 count: 5619 average:     1 | standard deviation: 0 | 0 5619 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 1 count: 3569 average:     1 | standard deviation: 0 | 0 3569 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1401 full:0 size:[binsize: 1 max: 1 count: 1401 average:     1 | standard deviation: 0 | 0 1401 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2080 full:0 size:[binsize: 1 max: 2 count: 2080 average: 1.00048 | standard deviation: 0.0219317 | 0 2079 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:2309 full:0 size:[binsize: 1 max: 1 count: 2309 average:     1 | standard deviation: 0 | 0 2309 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 4 count: 8008 average: 1.33616 | standard deviation: 0.473871 | 0 5320 2685 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 2 count: 1895 average: 1.00792 | standard deviation: 0.088993 | 0 1880 15 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:5324 full:0 size:[binsize: 1 max: 1 count: 5324 average:     1 | standard deviation: 0 | 0 5324 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 2 count: 1895 average: 1.00211 | standard deviation: 0.0459558 | 0 1891 4 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 1 count: 8008 average:     1 | standard deviation: 0 | 0 8008 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.0046 | standard deviation: 0.0678323 | 0 1299 6 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00384 | standard deviation: 0.0619697 | 0 1298 5 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00307 | standard deviation: 0.0554274 | 0 1299 4 ]
