Analysis & Elaboration report for lab_PD1
Wed Feb 12 09:30:18 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Wed Feb 12 09:30:18 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab_PD1                                     ;
; Top-level Entity Name              ; lab_PD1                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; lab_PD1            ; lab_PD1            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12248): Elaborating Platform Designer system entity "lab_PD1_sys.qsys"
Info (12250): 2025.02.12.10:30:01 Progress: Loading lab_PD1/lab_PD1_sys.qsys
Info (12250): 2025.02.12.10:30:02 Progress: Reading input file
Info (12250): 2025.02.12.10:30:02 Progress: Adding MM_Stream_source [MM_Stream_source 1.0]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module MM_Stream_source
Info (12250): 2025.02.12.10:30:03 Progress: Adding ST_ALU_0 [ST_ALU 1.0]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module ST_ALU_0
Info (12250): 2025.02.12.10:30:03 Progress: Adding ST_ALU_1 [ST_ALU 1.0]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module ST_ALU_1
Info (12250): 2025.02.12.10:30:03 Progress: Adding clk [clock_source 18.1]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module clk
Info (12250): 2025.02.12.10:30:03 Progress: Adding my_masterA [my_masterA 1.0]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module my_masterA
Info (12250): 2025.02.12.10:30:03 Progress: Adding my_masterB [my_masterB 1.0]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module my_masterB
Info (12250): 2025.02.12.10:30:03 Progress: Adding st_delay [altera_avalon_st_delay 18.1]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module st_delay
Info (12250): 2025.02.12.10:30:03 Progress: Adding st_splitter [altera_avalon_st_splitter 18.1]
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing module st_splitter
Info (12250): 2025.02.12.10:30:03 Progress: Building connections
Info (12250): 2025.02.12.10:30:03 Progress: Parameterizing connections
Info (12250): 2025.02.12.10:30:03 Progress: Validating
Info (12250): 2025.02.12.10:30:03 Progress: Done reading input file
Info (12250): Lab_PD1_sys.st_splitter.out4/st_delay.in: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info (12250): Lab_PD1_sys: Generating lab_PD1_sys "lab_PD1_sys" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master my_masterA.m0 and slave MM_Stream_source.s0 because the master has address signal 32 bit wide, but the slave is 0 bit wide.
Info (12250): Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info (12250): MM_Stream_source: "lab_PD1_sys" instantiated MM_Stream_source "MM_Stream_source"
Info (12250): ST_ALU_0: "lab_PD1_sys" instantiated ST_ALU "ST_ALU_0"
Info (12250): My_masterA: "lab_PD1_sys" instantiated my_masterA "my_masterA"
Info (12250): My_masterB: "lab_PD1_sys" instantiated my_masterB "my_masterB"
Info (12250): St_delay: "lab_PD1_sys" instantiated altera_avalon_st_delay "st_delay"
Info (12250): St_splitter: "lab_PD1_sys" instantiated altera_avalon_st_splitter "st_splitter"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "lab_PD1_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Mm_interconnect_1: "lab_PD1_sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Avalon_st_adapter: "lab_PD1_sys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): My_masterB_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "my_masterB_m0_translator"
Info (12250): ST_ALU_1_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ST_ALU_1_s0_translator"
Info (12250): My_masterB_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "my_masterB_m0_agent"
Info (12250): ST_ALU_1_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ST_ALU_1_s0_agent"
Info (12250): ST_ALU_1_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ST_ALU_1_s0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/repos/verilog2/lab_PD1/db/ip/lab_PD1_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Lab_PD1_sys: Done "lab_PD1_sys" with 24 modules, 26 files
Info (12249): Finished elaborating Platform Designer system entity "lab_PD1_sys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/lab_pd1_sys.v
    Info (12023): Found entity 1: lab_PD1_sys File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/lab_pd1_sys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/mm_stream_source.sv
    Info (12023): Found entity 1: MM_Stream_source File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/mm_stream_source.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/st_alu.sv
    Info (12023): Found entity 1: ST_ALU File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/st_alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv
    Info (12023): Found entity 1: altera_avalon_st_delay File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv Line: 22
    Info (12023): Found entity 2: altera_st_delay_reg File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_st_delay.sv Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_avalon_st_splitter.sv
    Info (12023): Found entity 1: altera_avalon_st_splitter File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_avalon_st_splitter.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter.v
    Info (12023): Found entity 1: lab_PD1_sys_avalon_st_adapter File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: lab_PD1_sys_avalon_st_adapter_timing_adapter_0 File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0 File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_avalon_st_adapter File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_cmd_demux File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_cmd_mux File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_router_default_decode File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab_PD1_sys_mm_interconnect_0_router File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_router_001_default_decode File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab_PD1_sys_mm_interconnect_0_router_001 File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_rsp_demux File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_0_rsp_mux File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_1.v
    Info (12023): Found entity 1: lab_PD1_sys_mm_interconnect_1 File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/lab_pd1_sys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/my_mastera.sv
    Info (12023): Found entity 1: my_masterA File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/my_mastera.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab_pd1_sys/submodules/my_masterb.sv
    Info (12023): Found entity 1: my_masterB File: D:/repos/verilog2/lab_PD1/db/ip/lab_pd1_sys/submodules/my_masterb.sv Line: 2
Error (12007): Top-level design entity "lab_PD1" is undefined
Info (144001): Generated suppressed messages file D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.smsg


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/repos/verilog2/lab_PD1/output_files/lab_PD1.map.smsg.


