# Fundamentals and Functional Modelling Of BabySOC - II

# 1️⃣ Objective
The main goal is to:
* Build a **solid understanding of SoC fundamentals**
* Practice **functional modeling** of BabySoC using simulation tools

# 2️⃣ Lab Components
## Tools Required:
* **Icarus Verilog (iverilog**) - For compiling and simulating Verilog code
* **GTKWave** - For viewing and analyzing simulation waveforms

# 3️⃣ Lab Reference:
Based on the **VSDBabySoC** Project available at a specific GitHub repository : [git-hub-link](https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/tree/main/11.%20Fundamentals%20of%20SoC%20Design)

# 4️⃣ Step-by-Step Lab Process
## 1. Clone the Repository
Get the BabySoC project code from GitHub
  
## 2. Compile Verilog Code
Use Icarus Verilog to compile all BabySoC modules
## 3. Run Simulation
Execute the simulation to generate .vcd (Value Change Dump) waveform files
## 4. Analyze Waveforms
Open the .vcd files in GTKWave to examine:
  - Reset operation - How the system initializes
  - Clocking - Timing and synchronization
  - Dataflow - How data moves between different modules
