<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     2318, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    18736, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    10660, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    10088, user inline pragmas are applied</column>
            <column name="">(4) simplification,     9528, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1321155 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    17222, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    17224, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    17716, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    18040, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    17650, loop and instruction simplification</column>
            <column name="">(2) parallelization,    17635, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    17635, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    17635, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    17698, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    17879, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:223" col2="2318" col3="9528" col4="18040" col5="17635" col6="17879">
                    <row id="1" col0="load_x1" col1="code_generated.cpp:12" col2="292" col3="92" col4="143" col5="142" col6="175"/>
                    <row id="4" col0="load_A" col1="code_generated.cpp:35" col2="335" col3="99" col4="3366" col5="3365" col6="3399"/>
                    <row id="3" col0="load_y_1" col1="code_generated.cpp:60" col2="292" col3="92" col4="923" col5="922" col6="955"/>
                    <row id="5" col0="load_x2" col1="code_generated.cpp:83" col2="292" col3="92" col4="923" col5="922" col6="955"/>
                    <row id="2" col0="load_y_2" col1="code_generated.cpp:106" col2="292" col3="92" col4="143" col5="142" col6="175"/>
                    <row id="9" col0="task0" col1="code_generated.cpp:178" col2="93" col3="4023" col4="3707" col5="3307" col6="3315"/>
                    <row id="6" col0="task1" col1="code_generated.cpp:204" col2="68" col3="4811" col4="4842" col5="4442" col6="4446"/>
                    <row id="8" col0="store_x1" col1="code_generated.cpp:129" col2="292" col3="92" col4="143" col5="143" col6="173"/>
                    <row id="7" col0="store_x2" col1="code_generated.cpp:153" col2="292" col3="92" col4="527" col5="127" col6="157"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

