<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a3e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.78 --||-- Mem Ch  0: Reads (MB/s):  8101.68 --|
|--            Writes(MB/s):    29.57 --||--            Writes(MB/s):  5602.67 --|
|-- Mem Ch  1: Reads (MB/s):    61.93 --||-- Mem Ch  1: Reads (MB/s):  8101.04 --|
|--            Writes(MB/s):    25.77 --||--            Writes(MB/s):  5599.12 --|
|-- Mem Ch  2: Reads (MB/s):    68.87 --||-- Mem Ch  2: Reads (MB/s):  8114.19 --|
|--            Writes(MB/s):    29.22 --||--            Writes(MB/s):  5602.63 --|
|-- Mem Ch  3: Reads (MB/s):    64.26 --||-- Mem Ch  3: Reads (MB/s):  8111.85 --|
|--            Writes(MB/s):    25.85 --||--            Writes(MB/s):  5599.66 --|
|-- NODE 0 Mem Read (MB/s) :   267.85 --||-- NODE 1 Mem Read (MB/s) : 32428.75 --|
|-- NODE 0 Mem Write(MB/s) :   110.41 --||-- NODE 1 Mem Write(MB/s) : 22404.08 --|
|-- NODE 0 P. Write (T/s):     124325 --||-- NODE 1 P. Write (T/s):     311795 --|
|-- NODE 0 Memory (MB/s):      378.25 --||-- NODE 1 Memory (MB/s):    54832.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32696.60                --|
            |--                System Write Throughput(MB/s):      22514.49                --|
            |--               System Memory Throughput(MB/s):      55211.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b13
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     154 M       951 K   798 K   475 K    194 M    48       0  
 1     492          24      54 M   421 M      0       0    1462 K
-----------------------------------------------------------------------
 *     154 M       951 K    54 M   421 M    194 M    48    1462 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 39.61        
Core2: 28.64        Core3: 38.83        
Core4: 27.05        Core5: 39.65        
Core6: 26.60        Core7: 33.32        
Core8: 29.08        Core9: 33.47        
Core10: 29.84        Core11: 44.00        
Core12: 27.73        Core13: 35.21        
Core14: 26.83        Core15: 44.97        
Core16: 26.83        Core17: 33.35        
Core18: 27.18        Core19: 34.19        
Core20: 27.03        Core21: 34.10        
Core22: 30.77        Core23: 38.05        
Core24: 28.55        Core25: 31.53        
Core26: 28.38        Core27: 43.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 38.48
DDR read Latency(ns)
Socket0: 45341.55
Socket1: 208.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 39.69        
Core2: 26.94        Core3: 38.39        
Core4: 28.73        Core5: 40.50        
Core6: 27.28        Core7: 33.44        
Core8: 30.57        Core9: 33.20        
Core10: 26.54        Core11: 43.84        
Core12: 28.16        Core13: 34.77        
Core14: 27.37        Core15: 44.48        
Core16: 27.56        Core17: 33.32        
Core18: 26.61        Core19: 34.96        
Core20: 26.80        Core21: 33.51        
Core22: 28.55        Core23: 38.64        
Core24: 28.48        Core25: 30.71        
Core26: 28.38        Core27: 42.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 38.40
DDR read Latency(ns)
Socket0: 46384.53
Socket1: 207.33
irq_total: 286668.521903803
cpu_total: 29.72
cpu_0: 0.93
cpu_1: 97.87
cpu_2: 0.13
cpu_3: 62.77
cpu_4: 0.07
cpu_5: 97.07
cpu_6: 0.07
cpu_7: 56.52
cpu_8: 0.13
cpu_9: 22.34
cpu_10: 0.07
cpu_11: 52.93
cpu_12: 0.07
cpu_13: 46.94
cpu_14: 0.07
cpu_15: 50.27
cpu_16: 0.13
cpu_17: 51.86
cpu_18: 0.13
cpu_19: 51.13
cpu_20: 0.07
cpu_21: 53.72
cpu_22: 0.07
cpu_23: 39.36
cpu_24: 0.13
cpu_25: 81.45
cpu_26: 0.07
cpu_27: 65.43
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1161358
Total_tx_packets: 1161358
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1161654
Total_tx_packets_phy: 1161654
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12263718233
Total_rx_bytes: 12263718233
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1509329
Total_rx_packets_phy: 1509329
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9744764035
Total_tx_bytes: 9744764035
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12333165614
Total_rx_bytes_phy: 12333165614
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9749357613
Total_tx_bytes_phy: 9749357613
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1509354
Total_rx_packets: 1509354


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.90        Core1: 39.26        
Core2: 23.60        Core3: 38.39        
Core4: 26.43        Core5: 39.94        
Core6: 22.76        Core7: 32.72        
Core8: 17.55        Core9: 31.87        
Core10: 20.55        Core11: 43.17        
Core12: 29.87        Core13: 35.10        
Core14: 27.30        Core15: 42.51        
Core16: 25.42        Core17: 32.69        
Core18: 25.02        Core19: 32.60        
Core20: 27.23        Core21: 32.77        
Core22: 26.87        Core23: 37.20        
Core24: 30.01        Core25: 30.36        
Core26: 29.44        Core27: 42.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 37.74
DDR read Latency(ns)
Socket0: 44047.43
Socket1: 210.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.80        Core1: 39.03        
Core2: 28.97        Core3: 37.80        
Core4: 28.46        Core5: 39.76        
Core6: 28.65        Core7: 31.42        
Core8: 30.80        Core9: 31.69        
Core10: 27.40        Core11: 42.80        
Core12: 29.18        Core13: 35.59        
Core14: 28.22        Core15: 43.35        
Core16: 25.53        Core17: 31.86        
Core18: 27.70        Core19: 32.47        
Core20: 26.87        Core21: 32.55        
Core22: 27.38        Core23: 38.47        
Core24: 28.62        Core25: 31.14        
Core26: 27.54        Core27: 43.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 37.75
DDR read Latency(ns)
Socket0: 45544.26
Socket1: 214.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 38.36        
Core2: 27.18        Core3: 38.12        
Core4: 28.92        Core5: 39.24        
Core6: 28.03        Core7: 31.52        
Core8: 31.10        Core9: 31.14        
Core10: 27.77        Core11: 42.70        
Core12: 27.22        Core13: 36.07        
Core14: 26.10        Core15: 36.23        
Core16: 28.83        Core17: 32.55        
Core18: 27.70        Core19: 32.36        
Core20: 27.26        Core21: 33.30        
Core22: 27.48        Core23: 35.18        
Core24: 26.83        Core25: 30.91        
Core26: 30.10        Core27: 42.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 36.94
DDR read Latency(ns)
Socket0: 43579.23
Socket1: 215.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 38.79        
Core2: 26.74        Core3: 37.40        
Core4: 29.90        Core5: 38.71        
Core6: 28.71        Core7: 31.83        
Core8: 27.13        Core9: 31.95        
Core10: 26.66        Core11: 42.72        
Core12: 26.62        Core13: 35.91        
Core14: 26.68        Core15: 41.16        
Core16: 25.22        Core17: 32.59        
Core18: 26.81        Core19: 33.46        
Core20: 27.13        Core21: 32.09        
Core22: 27.24        Core23: 36.12        
Core24: 27.35        Core25: 30.74        
Core26: 26.96        Core27: 36.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 36.74
DDR read Latency(ns)
Socket0: 44705.55
Socket1: 216.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31922
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408651906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408655590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204578734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204578734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204583530; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204583530; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204587951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204587951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204592034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204592034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003720160; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4503729; Consumed Joules: 274.89; Watts: 45.79; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2352412; Consumed DRAM Joules: 35.99; DRAM Watts: 6.00
S1P0; QPIClocks: 14408783718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408786594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204477336; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204477336; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204477441; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204477441; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204477255; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204477255; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204477285; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204477285; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003759195; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8043588; Consumed Joules: 490.94; Watts: 81.78; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6467024; Consumed DRAM Joules: 98.95; DRAM Watts: 16.48
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d83
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     269 K    895 K    0.70    0.08    0.01    0.02     8120        0       10     69
   1    1     0.18   0.15   1.18    1.20     181 M    213 M    0.15    0.19    0.10    0.12     4256    19533      208     52
   2    0     0.00   0.39   0.00    0.60      14 K     76 K    0.81    0.11    0.00    0.02      392        0        1     68
   3    1     0.08   0.12   0.73    1.20     121 M    141 M    0.14    0.18    0.14    0.17     3528    17672       59     52
   4    0     0.00   0.31   0.00    0.61    5018       40 K    0.88    0.10    0.00    0.02     1792        1        0     69
   5    1     0.19   0.16   1.17    1.20     179 M    210 M    0.15    0.18    0.09    0.11     4760    17051      180     52
   6    0     0.00   0.59   0.00    0.60      30 K     71 K    0.57    0.14    0.01    0.01     1624        0        1     69
   7    1     0.12   0.18   0.70    1.20      76 M     93 M    0.18    0.23    0.06    0.08     2968    13310      103     52
   8    0     0.00   0.38   0.00    0.60    6414       41 K    0.84    0.13    0.00    0.02      560        0        0     68
   9    1     0.16   0.83   0.20    0.63    6415 K   9980 K    0.36    0.32    0.00    0.01      168      274      248     53
  10    0     0.00   0.37   0.00    0.60    5605       39 K    0.86    0.15    0.00    0.02      112        0        0     67
  11    1     0.15   0.22   0.70    1.19     104 M    124 M    0.16    0.18    0.07    0.08     1344     9561       31     52
  12    0     0.00   0.38   0.00    0.60    7037       47 K    0.85    0.17    0.00    0.02      280        0        0     68
  13    1     0.18   0.31   0.57    1.11      85 M    105 M    0.18    0.23    0.05    0.06     1288     2750       35     51
  14    0     0.00   0.36   0.00    0.60    8469       58 K    0.86    0.17    0.00    0.02      168        0        0     68
  15    1     0.11   0.18   0.63    1.15     111 M    130 M    0.15    0.16    0.10    0.12     1904    11258      236     51
  16    0     0.00   0.35   0.00    0.60    4759       44 K    0.89    0.16    0.00    0.02      896        0        0     69
  17    1     0.11   0.18   0.61    1.16      73 M     87 M    0.17    0.22    0.07    0.08     3080    13897       34     52
  18    0     0.00   0.38   0.00    0.60    4965       48 K    0.90    0.13    0.00    0.02      224        0        1     69
  19    1     0.11   0.18   0.62    1.13      71 M     87 M    0.17    0.24    0.06    0.08     4312    13653      113     53
  20    0     0.00   0.38   0.00    0.60    5163       45 K    0.89    0.12    0.00    0.02      112        0        0     69
  21    1     0.12   0.19   0.65    1.15      72 M     88 M    0.17    0.23    0.06    0.07     4256    12989       37     54
  22    0     0.00   0.39   0.00    0.60    7334       46 K    0.84    0.14    0.00    0.02        0        0        0     69
  23    1     0.09   0.27   0.33    0.81      51 M     60 M    0.15    0.22    0.06    0.07      112     7602       42     54
  24    0     0.00   0.40   0.00    0.60    6084       43 K    0.86    0.13    0.00    0.02      280        0        0     69
  25    1     0.42   0.43   0.96    1.20      80 M    104 M    0.23    0.26    0.02    0.03     3584    13921       37     53
  26    0     0.00   0.40   0.00    0.60    6104       46 K    0.87    0.13    0.00    0.02      840        0        0     69
  27    1     0.20   0.24   0.81    1.20     117 M    141 M    0.17    0.18    0.06    0.07     2128    11011       46     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     382 K   1545 K    0.75    0.11    0.01    0.02    15400        1       12     61
 SKT    1     0.16   0.23   0.71    1.14    1334 M   1598 M    0.16    0.20    0.06    0.07    37688   164482     1409     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.23   0.35    1.14    1335 M   1599 M    0.17    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.01 %

 C1 core residency: 20.17 %; C3 core residency: 0.10 %; C6 core residency: 48.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       55 G     54 G   |   57%    57%   
 SKT    1       45 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  199 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.31     0.54     230.64      29.99         157.20
 SKT   1    162.98    112.21     412.42      82.51         159.37
---------------------------------------------------------------------------------------------------------------
       *    164.29    112.75     643.06     112.50         159.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e67
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    83.20 --||-- Mem Ch  0: Reads (MB/s):  7986.92 --|
|--            Writes(MB/s):    27.10 --||--            Writes(MB/s):  5603.01 --|
|-- Mem Ch  1: Reads (MB/s):    72.07 --||-- Mem Ch  1: Reads (MB/s):  7988.23 --|
|--            Writes(MB/s):    22.80 --||--            Writes(MB/s):  5599.34 --|
|-- Mem Ch  2: Reads (MB/s):    80.37 --||-- Mem Ch  2: Reads (MB/s):  8005.76 --|
|--            Writes(MB/s):    27.01 --||--            Writes(MB/s):  5603.18 --|
|-- Mem Ch  3: Reads (MB/s):    73.04 --||-- Mem Ch  3: Reads (MB/s):  8003.00 --|
|--            Writes(MB/s):    23.19 --||--            Writes(MB/s):  5599.87 --|
|-- NODE 0 Mem Read (MB/s) :   308.68 --||-- NODE 1 Mem Read (MB/s) : 31983.92 --|
|-- NODE 0 Mem Write(MB/s) :   100.10 --||-- NODE 1 Mem Write(MB/s) : 22405.40 --|
|-- NODE 0 P. Write (T/s):     124358 --||-- NODE 1 P. Write (T/s):     286413 --|
|-- NODE 0 Memory (MB/s):      408.78 --||-- NODE 1 Memory (MB/s):    54389.32 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32292.60                --|
            |--                System Write Throughput(MB/s):      22505.50                --|
            |--               System Memory Throughput(MB/s):      54798.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f3c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     154 M       670 K  1063 K   482 K    195 M    12     108  
 1     996          12      66 M   436 M      0       0    1353 K
-----------------------------------------------------------------------
 *     155 M       670 K    67 M   436 M    195 M    12    1353 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.94        Core1: 39.85        
Core2: 27.50        Core3: 37.68        
Core4: 29.41        Core5: 39.45        
Core6: 27.35        Core7: 29.94        
Core8: 27.14        Core9: 30.53        
Core10: 28.67        Core11: 38.99        
Core12: 26.97        Core13: 35.80        
Core14: 25.64        Core15: 37.01        
Core16: 26.97        Core17: 30.40        
Core18: 25.89        Core19: 30.00        
Core20: 28.88        Core21: 32.72        
Core22: 29.66        Core23: 34.33        
Core24: 29.41        Core25: 35.92        
Core26: 28.39        Core27: 38.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 36.38
DDR read Latency(ns)
Socket0: 37829.50
Socket1: 211.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 39.26        
Core2: 28.31        Core3: 35.66        
Core4: 25.99        Core5: 38.97        
Core6: 26.97        Core7: 29.44        
Core8: 29.17        Core9: 29.65        
Core10: 31.52        Core11: 38.81        
Core12: 25.04        Core13: 36.25        
Core14: 24.15        Core15: 36.15        
Core16: 26.50        Core17: 27.47        
Core18: 25.47        Core19: 29.44        
Core20: 28.84        Core21: 32.72        
Core22: 30.55        Core23: 29.75        
Core24: 29.42        Core25: 37.17        
Core26: 25.63        Core27: 37.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.49
Socket1: 35.47
DDR read Latency(ns)
Socket0: 38236.48
Socket1: 218.91
irq_total: 290247.069077572
cpu_total: 31.12
cpu_0: 0.86
cpu_1: 80.51
cpu_2: 0.07
cpu_3: 72.12
cpu_4: 0.07
cpu_5: 89.69
cpu_6: 0.07
cpu_7: 85.03
cpu_8: 0.07
cpu_9: 10.78
cpu_10: 0.07
cpu_11: 97.54
cpu_12: 0.07
cpu_13: 48.57
cpu_14: 0.07
cpu_15: 46.71
cpu_16: 0.00
cpu_17: 50.23
cpu_18: 0.00
cpu_19: 57.68
cpu_20: 0.00
cpu_21: 49.63
cpu_22: 0.07
cpu_23: 45.11
cpu_24: 0.07
cpu_25: 55.56
cpu_26: 0.13
cpu_27: 80.77
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1558894
Total_rx_packets: 1558894
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12359397683
Total_rx_bytes_phy: 12359397683
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12307542444
Total_rx_bytes: 12307542444
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1205489
Total_tx_packets_phy: 1205489
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1205150
Total_tx_packets: 1205150
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9716349047
Total_tx_bytes_phy: 9716349047
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9711543766
Total_tx_bytes: 9711543766
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1558892
Total_rx_packets_phy: 1558892


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 39.15        
Core2: 22.92        Core3: 36.65        
Core4: 22.79        Core5: 39.38        
Core6: 27.18        Core7: 28.94        
Core8: 22.82        Core9: 29.40        
Core10: 26.23        Core11: 36.91        
Core12: 19.71        Core13: 36.88        
Core14: 25.40        Core15: 35.85        
Core16: 28.36        Core17: 26.73        
Core18: 25.80        Core19: 28.46        
Core20: 28.29        Core21: 33.34        
Core22: 29.52        Core23: 31.21        
Core24: 30.66        Core25: 36.69        
Core26: 29.58        Core27: 38.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.81
Socket1: 35.35
DDR read Latency(ns)
Socket0: 36733.52
Socket1: 219.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.78        Core1: 39.14        
Core2: 27.15        Core3: 36.84        
Core4: 27.04        Core5: 38.90        
Core6: 25.80        Core7: 29.08        
Core8: 29.65        Core9: 29.38        
Core10: 28.59        Core11: 37.54        
Core12: 29.07        Core13: 36.59        
Core14: 24.74        Core15: 35.93        
Core16: 26.78        Core17: 26.95        
Core18: 26.96        Core19: 27.73        
Core20: 28.47        Core21: 32.44        
Core22: 31.25        Core23: 32.98        
Core24: 31.92        Core25: 37.06        
Core26: 27.75        Core27: 37.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 35.38
DDR read Latency(ns)
Socket0: 37797.24
Socket1: 218.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.86        Core1: 39.68        
Core2: 27.55        Core3: 33.91        
Core4: 26.98        Core5: 38.41        
Core6: 27.64        Core7: 29.84        
Core8: 29.12        Core9: 29.55        
Core10: 31.15        Core11: 34.47        
Core12: 25.99        Core13: 35.60        
Core14: 25.99        Core15: 36.30        
Core16: 27.32        Core17: 28.46        
Core18: 25.61        Core19: 27.95        
Core20: 26.78        Core21: 36.27        
Core22: 29.16        Core23: 29.48        
Core24: 27.82        Core25: 37.18        
Core26: 27.79        Core27: 37.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.01
Socket1: 34.72
DDR read Latency(ns)
Socket0: 37210.03
Socket1: 223.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.58        Core1: 39.35        
Core2: 27.73        Core3: 34.70        
Core4: 28.22        Core5: 38.49        
Core6: 27.85        Core7: 28.93        
Core8: 26.48        Core9: 28.90        
Core10: 27.39        Core11: 39.40        
Core12: 27.90        Core13: 34.91        
Core14: 28.24        Core15: 36.47        
Core16: 25.32        Core17: 27.20        
Core18: 25.39        Core19: 28.43        
Core20: 29.19        Core21: 35.12        
Core22: 28.20        Core23: 29.35        
Core24: 28.94        Core25: 36.99        
Core26: 28.13        Core27: 37.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 35.21
DDR read Latency(ns)
Socket0: 37764.58
Socket1: 219.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 524
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412473114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412477930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206467876; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206467876; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206424621; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206424621; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206424524; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206424524; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206339291; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206339291; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005272315; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4503609; Consumed Joules: 274.88; Watts: 45.77; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2359876; Consumed DRAM Joules: 36.11; DRAM Watts: 6.01
S1P0; QPIClocks: 14412490074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412491958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206329896; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206329896; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206329979; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206329979; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206331198; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206331198; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206331724; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206331724; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005296735; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8122199; Consumed Joules: 495.74; Watts: 82.55; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6461741; Consumed DRAM Joules: 98.86; DRAM Watts: 16.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     231 K    738 K    0.69    0.08    0.01    0.02     9296        1        7     69
   1    1     0.14   0.15   0.93    1.20     141 M    166 M    0.15    0.19    0.10    0.12     3864    11676       33     52
   2    0     0.00   0.35   0.00    0.60    9759       51 K    0.81    0.10    0.00    0.02      336        0        0     68
   3    1     0.20   0.21   0.97    1.20     136 M    162 M    0.16    0.20    0.07    0.08     3808    20457      124     52
   4    0     0.00   0.32   0.00    0.60    4750       34 K    0.86    0.10    0.00    0.02     1568        0        0     69
   5    1     0.14   0.15   0.96    1.20     174 M    203 M    0.14    0.18    0.12    0.14     3976    17177       22     52
   6    0     0.00   0.58   0.00    0.60      30 K     73 K    0.59    0.19    0.01    0.01     1456        2        1     68
   7    1     0.46   0.43   1.07    1.20      89 M    116 M    0.23    0.28    0.02    0.03     3584    12760      292     52
   8    0     0.00   0.29   0.00    0.60    6069       30 K    0.80    0.11    0.00    0.02     2240        0        0     68
   9    1     0.09   0.66   0.13    0.60    2952 K   4467 K    0.34    0.35    0.00    0.01      168      269       54     53
  10    0     0.00   0.31   0.00    0.60    5392       29 K    0.81    0.14    0.00    0.02      504        0        0     67
  11    1     0.49   0.41   1.18    1.20     154 M    195 M    0.21    0.19    0.03    0.04     2744    14852       32     50
  12    0     0.00   0.34   0.00    0.60    4634       28 K    0.84    0.15    0.00    0.02      336        0        0     68
  13    1     0.20   0.31   0.66    1.20      87 M    110 M    0.20    0.24    0.04    0.05      504      741       30     51
  14    0     0.00   0.32   0.00    0.60    6756       34 K    0.81    0.17    0.00    0.02      168        0        0     68
  15    1     0.19   0.34   0.56    1.09      79 M     95 M    0.17    0.22    0.04    0.05     1120     9754      219     51
  16    0     0.00   0.37   0.00    0.60    5368       32 K    0.83    0.15    0.00    0.02      168        0        0     69
  17    1     0.08   0.12   0.64    1.18      75 M     91 M    0.17    0.25    0.10    0.12     4536    14046      230     52
  18    0     0.00   0.58   0.00    0.60      27 K     57 K    0.52    0.14    0.01    0.01     1008        2        1     69
  19    1     0.21   0.26   0.80    1.18      74 M     92 M    0.19    0.30    0.04    0.04     3808    13631       83     53
  20    0     0.00   0.35   0.00    0.60    5444       33 K    0.84    0.10    0.00    0.02       56        0        0     69
  21    1     0.10   0.18   0.54    1.05      64 M     78 M    0.17    0.24    0.07    0.08     2240    11888       28     54
  22    0     0.00   0.33   0.00    0.60    5832       30 K    0.81    0.10    0.00    0.02       56        0        0     70
  23    1     0.08   0.15   0.55    1.09      68 M     82 M    0.17    0.24    0.08    0.10     2072    11547      131     54
  24    0     0.00   0.32   0.00    0.60    5866       30 K    0.81    0.09    0.00    0.02      448        0        0     70
  25    1     0.14   0.34   0.41    0.90      48 M     58 M    0.16    0.26    0.03    0.04     1456     8582       22     53
  26    0     0.00   0.33   0.00    0.60    3885       30 K    0.87    0.10    0.00    0.02      896        0        0     69
  27    1     0.23   0.24   0.98    1.20     160 M    194 M    0.18    0.19    0.07    0.08     1568    11323       51     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     352 K   1234 K    0.71    0.10    0.01    0.02    18536        5        9     60
 SKT    1     0.20   0.27   0.74    1.15    1358 M   1650 M    0.18    0.22    0.05    0.06    35448   158703     1351     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.27   0.37    1.15    1358 M   1652 M    0.18    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:  104 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.43 %

 C1 core residency: 16.92 %; C3 core residency: 0.15 %; C6 core residency: 50.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  198 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.56     0.51     230.35      30.23         155.52
 SKT   1    159.05    112.32     417.03      82.92         153.51
---------------------------------------------------------------------------------------------------------------
       *    160.61    112.83     647.38     113.16         153.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    79.94 --||-- Mem Ch  0: Reads (MB/s):  7951.54 --|
|--            Writes(MB/s):    32.02 --||--            Writes(MB/s):  5465.46 --|
|-- Mem Ch  1: Reads (MB/s):    72.11 --||-- Mem Ch  1: Reads (MB/s):  7953.35 --|
|--            Writes(MB/s):    28.33 --||--            Writes(MB/s):  5462.19 --|
|-- Mem Ch  2: Reads (MB/s):    77.38 --||-- Mem Ch  2: Reads (MB/s):  7967.59 --|
|--            Writes(MB/s):    32.06 --||--            Writes(MB/s):  5466.14 --|
|-- Mem Ch  3: Reads (MB/s):    71.96 --||-- Mem Ch  3: Reads (MB/s):  7966.77 --|
|--            Writes(MB/s):    28.34 --||--            Writes(MB/s):  5463.23 --|
|-- NODE 0 Mem Read (MB/s) :   301.38 --||-- NODE 1 Mem Read (MB/s) : 31839.25 --|
|-- NODE 0 Mem Write(MB/s) :   120.75 --||-- NODE 1 Mem Write(MB/s) : 21857.01 --|
|-- NODE 0 P. Write (T/s):     124346 --||-- NODE 1 P. Write (T/s):     298759 --|
|-- NODE 0 Memory (MB/s):      422.13 --||-- NODE 1 Memory (MB/s):    53696.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32140.64                --|
            |--                System Write Throughput(MB/s):      21977.76                --|
            |--               System Memory Throughput(MB/s):      54118.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     160 M       921 K   704 K   514 K    195 M    12     108  
 1    1020          12      59 M   425 M      0       0    1438 K
-----------------------------------------------------------------------
 *     160 M       921 K    60 M   425 M    195 M    12    1438 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 36.79        
Core2: 27.39        Core3: 36.74        
Core4: 26.79        Core5: 39.19        
Core6: 27.59        Core7: 28.18        
Core8: 27.38        Core9: 29.14        
Core10: 26.58        Core11: 38.44        
Core12: 28.20        Core13: 37.60        
Core14: 27.58        Core15: 39.64        
Core16: 27.97        Core17: 31.61        
Core18: 28.26        Core19: 29.25        
Core20: 28.74        Core21: 31.66        
Core22: 27.42        Core23: 35.35        
Core24: 29.59        Core25: 29.44        
Core26: 28.31        Core27: 40.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 35.85
DDR read Latency(ns)
Socket0: 39498.73
Socket1: 222.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 38.05        
Core2: 26.60        Core3: 36.08        
Core4: 27.24        Core5: 40.02        
Core6: 29.14        Core7: 28.69        
Core8: 32.78        Core9: 29.26        
Core10: 26.47        Core11: 40.39        
Core12: 27.35        Core13: 37.85        
Core14: 28.23        Core15: 42.49        
Core16: 27.29        Core17: 32.61        
Core18: 28.48        Core19: 28.27        
Core20: 28.97        Core21: 34.12        
Core22: 26.56        Core23: 35.73        
Core24: 29.16        Core25: 29.59        
Core26: 28.65        Core27: 41.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.26
Socket1: 36.56
DDR read Latency(ns)
Socket0: 39203.29
Socket1: 221.04
irq_total: 307726.455494652
cpu_total: 29.01
cpu_0: 0.86
cpu_1: 74.27
cpu_2: 0.20
cpu_3: 91.42
cpu_4: 0.13
cpu_5: 87.57
cpu_6: 0.07
cpu_7: 65.36
cpu_8: 0.07
cpu_9: 8.71
cpu_10: 0.13
cpu_11: 53.72
cpu_12: 0.13
cpu_13: 64.36
cpu_14: 0.07
cpu_15: 60.44
cpu_16: 0.07
cpu_17: 49.87
cpu_18: 0.07
cpu_19: 73.67
cpu_20: 0.13
cpu_21: 44.15
cpu_22: 0.13
cpu_23: 43.62
cpu_24: 0.13
cpu_25: 52.26
cpu_26: 0.20
cpu_27: 40.62
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1193375
Total_tx_packets: 1193375
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1517983
Total_rx_packets: 1517983
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1517986
Total_rx_packets_phy: 1517986
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12254039470
Total_rx_bytes_phy: 12254039470
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4
enp4s0f1_tx_bytes: 10075299369
Total_tx_bytes: 10075299373
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1193498
Total_tx_packets_phy: 1193498
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12184695958
Total_rx_bytes: 12184695958
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4
enp4s0f1_tx_bytes_phy: 10080068556
Total_tx_bytes_phy: 10080068560


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 36.83        
Core2: 26.69        Core3: 35.36        
Core4: 19.91        Core5: 39.60        
Core6: 35.13        Core7: 28.69        
Core8: 19.19        Core9: 29.19        
Core10: 19.63        Core11: 36.06        
Core12: 23.98        Core13: 37.28        
Core14: 24.33        Core15: 42.95        
Core16: 28.37        Core17: 33.24        
Core18: 26.82        Core19: 29.52        
Core20: 28.34        Core21: 30.83        
Core22: 27.54        Core23: 35.08        
Core24: 29.62        Core25: 29.55        
Core26: 30.73        Core27: 41.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.64
Socket1: 35.85
DDR read Latency(ns)
Socket0: 38479.49
Socket1: 224.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 37.24        
Core2: 26.32        Core3: 35.42        
Core4: 25.40        Core5: 38.80        
Core6: 28.00        Core7: 28.72        
Core8: 29.22        Core9: 28.22        
Core10: 26.72        Core11: 37.04        
Core12: 27.80        Core13: 34.66        
Core14: 27.63        Core15: 41.97        
Core16: 28.87        Core17: 31.07        
Core18: 26.31        Core19: 28.51        
Core20: 28.25        Core21: 31.46        
Core22: 26.15        Core23: 33.55        
Core24: 29.03        Core25: 29.00        
Core26: 26.76        Core27: 41.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 35.52
DDR read Latency(ns)
Socket0: 40740.28
Socket1: 228.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 38.87        
Core2: 27.24        Core3: 36.50        
Core4: 24.80        Core5: 37.80        
Core6: 28.40        Core7: 27.24        
Core8: 26.45        Core9: 29.53        
Core10: 27.46        Core11: 39.71        
Core12: 28.07        Core13: 36.58        
Core14: 26.51        Core15: 41.12        
Core16: 25.02        Core17: 33.77        
Core18: 26.57        Core19: 26.51        
Core20: 26.66        Core21: 32.76        
Core22: 27.57        Core23: 33.17        
Core24: 26.85        Core25: 28.93        
Core26: 29.16        Core27: 41.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 35.74
DDR read Latency(ns)
Socket0: 39337.07
Socket1: 227.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.63        Core1: 38.27        
Core2: 26.12        Core3: 35.06        
Core4: 26.71        Core5: 39.56        
Core6: 30.06        Core7: 28.03        
Core8: 28.82        Core9: 28.44        
Core10: 28.36        Core11: 36.46        
Core12: 27.66        Core13: 38.58        
Core14: 28.72        Core15: 43.24        
Core16: 30.06        Core17: 33.46        
Core18: 27.79        Core19: 28.70        
Core20: 29.03        Core21: 33.23        
Core22: 30.14        Core23: 33.74        
Core24: 28.53        Core25: 28.71        
Core26: 26.96        Core27: 40.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.46
Socket1: 36.01
DDR read Latency(ns)
Socket0: 39643.16
Socket1: 223.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1638
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409646950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409651086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204888846; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204888846; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204893320; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204893320; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204897458; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204897458; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204901274; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204901274; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004125139; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4516739; Consumed Joules: 275.68; Watts: 45.92; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2367044; Consumed DRAM Joules: 36.22; DRAM Watts: 6.03
S1P0; QPIClocks: 14409744466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409746914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204960117; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204960117; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204959694; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204959694; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204959906; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204959906; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204959992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204959992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004206497; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7948416; Consumed Joules: 485.13; Watts: 80.80; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6390155; Consumed DRAM Joules: 97.77; DRAM Watts: 16.28
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 738
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.61     248 K    830 K    0.70    0.08    0.01    0.02     9016        0        5     69
   1    1     0.13   0.14   0.93    1.20     145 M    171 M    0.15    0.18    0.11    0.13     5264    14951       70     52
   2    0     0.00   0.40   0.00    0.60      12 K     67 K    0.82    0.13    0.00    0.02      616        0        0     68
   3    1     0.25   0.22   1.10    1.20     159 M    191 M    0.17    0.21    0.06    0.08     3416    24038      111     52
   4    0     0.00   0.42   0.00    0.60    8453       59 K    0.86    0.14    0.00    0.02     2744        0        0     69
   5    1     0.17   0.16   1.03    1.20     159 M    188 M    0.15    0.18    0.10    0.11     4928    15499      134     52
   6    0     0.00   0.37   0.00    0.60    5892       51 K    0.88    0.11    0.00    0.02     1176        0        0     69
   7    1     0.22   0.28   0.80    1.19      76 M     97 M    0.22    0.27    0.03    0.04     1344    13146      238     53
   8    0     0.00   0.36   0.00    0.60    6577       42 K    0.85    0.11    0.00    0.02      224        0        0     67
   9    1     0.06   0.64   0.10    0.60    2219 K   4347 K    0.49    0.25    0.00    0.01      224      165       43     54
  10    0     0.00   0.36   0.00    0.60    5337       36 K    0.85    0.12    0.00    0.02      336        0        0     67
  11    1     0.15   0.22   0.68    1.15     119 M    140 M    0.15    0.20    0.08    0.09     1456     9745       34     52
  12    0     0.00   0.36   0.00    0.60    6007       35 K    0.83    0.14    0.00    0.02      280        0        0     68
  13    1     0.23   0.29   0.82    1.20     112 M    137 M    0.18    0.21    0.05    0.06     1848    13723       58     51
  14    0     0.00   0.34   0.00    0.60    6921       41 K    0.83    0.15    0.00    0.02     1400        0        0     68
  15    1     0.15   0.19   0.77    1.20     124 M    145 M    0.15    0.17    0.08    0.10     3808    17143      233     51
  16    0     0.00   0.33   0.00    0.60    6388       35 K    0.82    0.14    0.00    0.02      112        0        0     68
  17    1     0.16   0.30   0.54    1.05      63 M     77 M    0.18    0.24    0.04    0.05     3360    10757       50     52
  18    0     0.00   0.33   0.00    0.60    4116       31 K    0.87    0.09    0.00    0.02      280        0        0     69
  19    1     0.36   0.39   0.91    1.20      81 M    103 M    0.21    0.26    0.02    0.03     2912    14703      206     54
  20    0     0.00   0.35   0.00    0.60    5372       36 K    0.85    0.10    0.00    0.02      504        0        0     69
  21    1     0.09   0.20   0.46    0.97      59 M     71 M    0.16    0.24    0.06    0.08     3640    10412       29     54
  22    0     0.00   0.35   0.00    0.60    3313       37 K    0.91    0.10    0.00    0.02       56        0        0     70
  23    1     0.11   0.23   0.46    0.97      58 M     69 M    0.16    0.25    0.05    0.07      336     9153      185     55
  24    0     0.00   0.34   0.00    0.60    6085       38 K    0.84    0.09    0.00    0.02      448        0        0     70
  25    1     0.09   0.16   0.58    1.12      69 M     83 M    0.17    0.25    0.08    0.09     4032    13530       65     54
  26    0     0.00   0.42   0.00    0.60    9512       64 K    0.85    0.13    0.00    0.02      392        0        0     69
  27    1     0.10   0.25   0.42    0.92      84 M     97 M    0.14    0.19    0.08    0.09      672     9838       62     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     334 K   1409 K    0.76    0.10    0.00    0.02    17584        0        5     60
 SKT    1     0.16   0.24   0.68    1.13    1318 M   1581 M    0.17    0.21    0.06    0.07    37240   176803     1518     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.34    1.13    1318 M   1582 M    0.17    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.41 %

 C1 core residency: 19.51 %; C3 core residency: 0.74 %; C6 core residency: 49.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.04 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       45 G     45 G   |   47%    47%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  200 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.51     0.61     230.35      30.26         150.97
 SKT   1    159.77    109.62     406.62      81.81         153.37
---------------------------------------------------------------------------------------------------------------
       *    161.28    110.22     636.97     112.07         153.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 81f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.46 --||-- Mem Ch  0: Reads (MB/s):  7881.29 --|
|--            Writes(MB/s):    30.56 --||--            Writes(MB/s):  5510.82 --|
|-- Mem Ch  1: Reads (MB/s):    67.78 --||-- Mem Ch  1: Reads (MB/s):  7880.93 --|
|--            Writes(MB/s):    26.46 --||--            Writes(MB/s):  5506.97 --|
|-- Mem Ch  2: Reads (MB/s):    73.82 --||-- Mem Ch  2: Reads (MB/s):  7895.89 --|
|--            Writes(MB/s):    30.33 --||--            Writes(MB/s):  5510.15 --|
|-- Mem Ch  3: Reads (MB/s):    69.40 --||-- Mem Ch  3: Reads (MB/s):  7895.44 --|
|--            Writes(MB/s):    26.62 --||--            Writes(MB/s):  5507.34 --|
|-- NODE 0 Mem Read (MB/s) :   288.47 --||-- NODE 1 Mem Read (MB/s) : 31553.55 --|
|-- NODE 0 Mem Write(MB/s) :   113.98 --||-- NODE 1 Mem Write(MB/s) : 22035.28 --|
|-- NODE 0 P. Write (T/s):     124363 --||-- NODE 1 P. Write (T/s):     310235 --|
|-- NODE 0 Memory (MB/s):      402.44 --||-- NODE 1 Memory (MB/s):    53588.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31842.02                --|
            |--                System Write Throughput(MB/s):      22149.25                --|
            |--               System Memory Throughput(MB/s):      53991.27                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 901
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     158 M      1043 K  1034 K   494 K    193 M     0      72  
 1     960           0      64 M   418 M    252       0    1617 K
-----------------------------------------------------------------------
 *     158 M      1043 K    65 M   418 M    193 M     0    1617 K

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 39.86        
Core2: 27.72        Core3: 36.10        
Core4: 28.00        Core5: 33.71        
Core6: 27.72        Core7: 28.93        
Core8: 27.39        Core9: 23.24        
Core10: 26.50        Core11: 33.03        
Core12: 26.83        Core13: 38.73        
Core14: 27.61        Core15: 42.39        
Core16: 25.88        Core17: 26.12        
Core18: 27.69        Core19: 34.74        
Core20: 27.79        Core21: 35.99        
Core22: 25.63        Core23: 35.31        
Core24: 28.35        Core25: 30.69        
Core26: 28.24        Core27: 36.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 35.31
DDR read Latency(ns)
Socket0: 41539.27
Socket1: 229.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.77        Core1: 39.28        
Core2: 25.15        Core3: 34.93        
Core4: 26.88        Core5: 31.73        
Core6: 26.97        Core7: 35.90        
Core8: 27.22        Core9: 21.68        
Core10: 26.22        Core11: 32.78        
Core12: 26.02        Core13: 37.02        
Core14: 26.53        Core15: 42.23        
Core16: 24.98        Core17: 24.48        
Core18: 27.14        Core19: 29.87        
Core20: 25.81        Core21: 40.44        
Core22: 26.62        Core23: 30.69        
Core24: 25.83        Core25: 28.93        
Core26: 25.71        Core27: 36.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.48
Socket1: 34.42
DDR read Latency(ns)
Socket0: 41145.59
Socket1: 237.42
irq_total: 336909.470575559
cpu_total: 28.78
cpu_0: 0.93
cpu_1: 81.10
cpu_2: 0.13
cpu_3: 86.89
cpu_4: 0.07
cpu_5: 90.62
cpu_6: 0.07
cpu_7: 47.70
cpu_8: 0.07
cpu_9: 23.29
cpu_10: 0.13
cpu_11: 61.21
cpu_12: 0.07
cpu_13: 50.30
cpu_14: 0.07
cpu_15: 69.19
cpu_16: 0.07
cpu_17: 57.35
cpu_18: 0.07
cpu_19: 46.71
cpu_20: 0.07
cpu_21: 34.46
cpu_22: 0.07
cpu_23: 50.83
cpu_24: 0.00
cpu_25: 61.01
cpu_26: 0.07
cpu_27: 43.31
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1497810
Total_rx_packets: 1497810
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12046139174
Total_rx_bytes: 12046139174
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10144451587
Total_tx_bytes: 10144451587
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1497800
Total_rx_packets_phy: 1497800
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1211220
Total_tx_packets_phy: 1211220
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1211118
Total_tx_packets: 1211118
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10149071272
Total_tx_bytes_phy: 10149071272
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12126935716
Total_rx_bytes_phy: 12126935716


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.83        Core1: 39.84        
Core2: 27.34        Core3: 35.21        
Core4: 21.73        Core5: 32.67        
Core6: 23.28        Core7: 33.42        
Core8: 23.46        Core9: 20.54        
Core10: 22.89        Core11: 32.37        
Core12: 15.05        Core13: 37.90        
Core14: 26.84        Core15: 42.09        
Core16: 27.07        Core17: 24.37        
Core18: 26.87        Core19: 30.20        
Core20: 27.23        Core21: 36.66        
Core22: 25.66        Core23: 32.73        
Core24: 27.76        Core25: 28.74        
Core26: 24.61        Core27: 33.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 34.27
DDR read Latency(ns)
Socket0: 39201.67
Socket1: 235.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.40        Core1: 39.05        
Core2: 27.68        Core3: 35.00        
Core4: 28.59        Core5: 32.71        
Core6: 28.24        Core7: 33.01        
Core8: 27.43        Core9: 20.60        
Core10: 26.63        Core11: 32.69        
Core12: 26.84        Core13: 37.47        
Core14: 27.10        Core15: 42.19        
Core16: 26.20        Core17: 24.09        
Core18: 30.62        Core19: 31.44        
Core20: 26.27        Core21: 36.96        
Core22: 26.07        Core23: 27.90        
Core24: 27.41        Core25: 28.78        
Core26: 25.57        Core27: 35.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 34.09
DDR read Latency(ns)
Socket0: 40588.39
Socket1: 238.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 39.46        
Core2: 28.84        Core3: 36.02        
Core4: 27.71        Core5: 34.68        
Core6: 27.08        Core7: 27.35        
Core8: 27.31        Core9: 23.40        
Core10: 25.86        Core11: 34.69        
Core12: 25.85        Core13: 38.21        
Core14: 26.80        Core15: 42.83        
Core16: 29.19        Core17: 29.12        
Core18: 26.67        Core19: 36.24        
Core20: 26.64        Core21: 36.31        
Core22: 25.58        Core23: 31.70        
Core24: 27.67        Core25: 30.39        
Core26: 26.91        Core27: 38.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.26
Socket1: 35.76
DDR read Latency(ns)
Socket0: 41511.36
Socket1: 229.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.77        Core1: 38.04        
Core2: 27.82        Core3: 35.65        
Core4: 26.74        Core5: 33.06        
Core6: 28.55        Core7: 29.92        
Core8: 28.73        Core9: 21.40        
Core10: 26.35        Core11: 32.33        
Core12: 26.05        Core13: 38.19        
Core14: 28.26        Core15: 40.03        
Core16: 25.78        Core17: 26.61        
Core18: 27.37        Core19: 28.66        
Core20: 28.02        Core21: 38.24        
Core22: 24.37        Core23: 33.77        
Core24: 27.18        Core25: 30.02        
Core26: 26.39        Core27: 35.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 34.26
DDR read Latency(ns)
Socket0: 39848.30
Socket1: 234.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2721
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14407591026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14407593946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7203944936; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7203944936; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7203905430; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7203905430; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7203909505; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7203909505; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7203891835; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7203891835; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003261390; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4487083; Consumed Joules: 273.87; Watts: 45.62; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2366369; Consumed DRAM Joules: 36.21; DRAM Watts: 6.03
S1P0; QPIClocks: 14407685646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14407687458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7203924046; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7203924046; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7203924076; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7203924076; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7203924216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7203924216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7203924216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7203924216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003287009; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7933456; Consumed Joules: 484.22; Watts: 80.66; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6411290; Consumed DRAM Joules: 98.09; DRAM Watts: 16.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b72
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     269 K    905 K    0.70    0.08    0.01    0.02    12040        1       14     69
   1    1     0.16   0.16   1.02    1.20     164 M    193 M    0.15    0.18    0.10    0.12     4088    21777      218     53
   2    0     0.00   0.34   0.00    0.60    9888       58 K    0.83    0.11    0.00    0.02      224        0        0     68
   3    1     0.19   0.18   1.03    1.20     164 M    192 M    0.15    0.20    0.09    0.10     6216    27918      141     52
   4    0     0.00   0.59   0.00    0.60      31 K     73 K    0.57    0.11    0.01    0.01     3024        0        1     68
   5    1     0.22   0.20   1.11    1.20     150 M    185 M    0.19    0.23    0.07    0.08     5656    23951       61     53
   6    0     0.00   0.42   0.00    0.60    7982       49 K    0.84    0.13    0.00    0.02      672        1        0     68
   7    1     0.14   0.26   0.54    1.03      61 M     75 M    0.18    0.26    0.04    0.05     2408    10566       87     54
   8    0     0.00   0.38   0.00    0.60    7446       52 K    0.86    0.13    0.00    0.02      616        0        0     68
   9    1     0.16   0.71   0.23    0.65    4979 K   9937 K    0.50    0.51    0.00    0.01      280      446      180     54
  10    0     0.00   0.37   0.00    0.60    7734       48 K    0.84    0.14    0.00    0.02     1064        0        0     67
  11    1     0.27   0.33   0.80    1.20     113 M    138 M    0.18    0.24    0.04    0.05     1960    12795       68     52
  12    0     0.00   0.38   0.00    0.60    8093       52 K    0.85    0.15    0.00    0.02      784        0        0     69
  13    1     0.22   0.33   0.67    1.20      79 M     97 M    0.19    0.22    0.04    0.04     1512     8160       74     51
  14    0     0.00   0.35   0.00    0.60    8416       56 K    0.85    0.16    0.00    0.02      280        0        0     69
  15    1     0.16   0.18   0.84    1.20     151 M    176 M    0.14    0.16    0.10    0.11     2800    15254      128     51
  16    0     0.00   0.39   0.00    0.60    7856       49 K    0.84    0.16    0.00    0.02        0        0        0     69
  17    1     0.11   0.16   0.70    1.17      76 M     94 M    0.20    0.28    0.07    0.09     5376    15727       33     52
  18    0     0.00   0.36   0.00    0.60    7283       50 K    0.86    0.10    0.00    0.02       56        0        0     69
  19    1     0.08   0.17   0.45    0.96      62 M     74 M    0.16    0.24    0.08    0.10      448    12179       42     54
  20    0     0.00   0.38   0.00    0.60    7869       54 K    0.86    0.12    0.00    0.02      112        0        0     69
  21    1     0.05   0.18   0.28    0.75      52 M     61 M    0.14    0.21    0.10    0.12      280     8469       54     55
  22    0     0.00   0.36   0.00    0.60    4627       48 K    0.90    0.10    0.00    0.02      336        0        1     70
  23    1     0.14   0.25   0.58    1.08      65 M     79 M    0.18    0.25    0.05    0.06     1680     9877      167     54
  24    0     0.00   0.37   0.00    0.61    9349       56 K    0.84    0.11    0.00    0.02      280        0        1     70
  25    1     0.19   0.25   0.76    1.18      73 M     92 M    0.21    0.29    0.04    0.05     2184    14040       37     54
  26    0     0.00   0.35   0.00    0.61    5744       49 K    0.88    0.10    0.00    0.02      952        0        0     69
  27    1     0.14   0.32   0.45    0.95      81 M     97 M    0.16    0.22    0.06    0.07      896     8821       29     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     393 K   1606 K    0.76    0.10    0.01    0.02    20440        2       17     60
 SKT    1     0.16   0.24   0.68    1.11    1301 M   1568 M    0.17    0.23    0.06    0.07    35784   189980     1319     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.34    1.11    1301 M   1570 M    0.17    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.54 %

 C1 core residency: 20.57 %; C3 core residency: 0.47 %; C6 core residency: 48.42 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.99 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       45 G     45 G   |   47%    47%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  198 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.46     0.58     230.56      30.23         155.09
 SKT   1    157.85    109.94     407.56      81.92         149.71
---------------------------------------------------------------------------------------------------------------
       *    159.31    110.52     638.12     112.15         149.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c58
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    82.23 --||-- Mem Ch  0: Reads (MB/s):  7873.04 --|
|--            Writes(MB/s):    33.00 --||--            Writes(MB/s):  5485.35 --|
|-- Mem Ch  1: Reads (MB/s):    72.57 --||-- Mem Ch  1: Reads (MB/s):  7873.37 --|
|--            Writes(MB/s):    28.88 --||--            Writes(MB/s):  5481.84 --|
|-- Mem Ch  2: Reads (MB/s):    78.57 --||-- Mem Ch  2: Reads (MB/s):  7892.98 --|
|--            Writes(MB/s):    32.60 --||--            Writes(MB/s):  5485.77 --|
|-- Mem Ch  3: Reads (MB/s):    72.17 --||-- Mem Ch  3: Reads (MB/s):  7891.87 --|
|--            Writes(MB/s):    28.84 --||--            Writes(MB/s):  5482.11 --|
|-- NODE 0 Mem Read (MB/s) :   305.54 --||-- NODE 1 Mem Read (MB/s) : 31531.24 --|
|-- NODE 0 Mem Write(MB/s) :   123.33 --||-- NODE 1 Mem Write(MB/s) : 21935.06 --|
|-- NODE 0 P. Write (T/s):     124362 --||-- NODE 1 P. Write (T/s):     297742 --|
|-- NODE 0 Memory (MB/s):      428.87 --||-- NODE 1 Memory (MB/s):    53466.31 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31836.78                --|
            |--                System Write Throughput(MB/s):      22058.39                --|
            |--               System Memory Throughput(MB/s):      53895.17                --|
            |---------------------------------------||---------------------------------------|
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d2d
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     160 M       893 K   843 K   573 K    193 M     0      72  
 1     984           0      68 M   439 M      0       0    1537 K
-----------------------------------------------------------------------
 *     160 M       893 K    69 M   439 M    193 M     0    1537 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 36.72        
Core2: 27.49        Core3: 34.75        
Core4: 25.60        Core5: 35.75        
Core6: 28.54        Core7: 28.66        
Core8: 27.53        Core9: 23.12        
Core10: 28.41        Core11: 38.09        
Core12: 27.01        Core13: 34.69        
Core14: 27.95        Core15: 32.75        
Core16: 27.39        Core17: 33.45        
Core18: 27.73        Core19: 35.38        
Core20: 27.29        Core21: 31.63        
Core22: 27.14        Core23: 33.82        
Core24: 27.42        Core25: 31.31        
Core26: 28.09        Core27: 41.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 34.90
DDR read Latency(ns)
Socket0: 38491.92
Socket1: 226.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.60        Core1: 35.08        
Core2: 26.25        Core3: 32.64        
Core4: 26.80        Core5: 32.75        
Core6: 27.87        Core7: 32.39        
Core8: 27.85        Core9: 23.20        
Core10: 28.01        Core11: 37.27        
Core12: 26.84        Core13: 34.66        
Core14: 26.63        Core15: 33.03        
Core16: 26.89        Core17: 31.74        
Core18: 27.61        Core19: 33.19        
Core20: 27.75        Core21: 34.07        
Core22: 26.02        Core23: 34.89        
Core24: 28.54        Core25: 27.01        
Core26: 27.10        Core27: 40.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.34
Socket1: 33.88
DDR read Latency(ns)
Socket0: 39034.35
Socket1: 234.33
irq_total: 354604.737662216
cpu_total: 29.65
cpu_0: 0.93
cpu_1: 99.67
cpu_2: 0.07
cpu_3: 95.34
cpu_4: 0.20
cpu_5: 81.10
cpu_6: 0.07
cpu_7: 49.23
cpu_8: 0.13
cpu_9: 36.66
cpu_10: 0.13
cpu_11: 78.84
cpu_12: 0.33
cpu_13: 41.18
cpu_14: 0.13
cpu_15: 47.31
cpu_16: 0.07
cpu_17: 51.16
cpu_18: 0.20
cpu_19: 46.71
cpu_20: 0.07
cpu_21: 49.04
cpu_22: 0.07
cpu_23: 40.25
cpu_24: 0.07
cpu_25: 66.13
cpu_26: 0.13
cpu_27: 44.98
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10153031535
Total_tx_bytes: 10153031535
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12129516646
Total_rx_bytes: 12129516646
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1514006
Total_rx_packets: 1514006
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1224686
Total_tx_packets: 1224686
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1224850
Total_tx_packets_phy: 1224850
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1514030
Total_rx_packets_phy: 1514030
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10157780825
Total_tx_bytes_phy: 10157780825
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12202532147
Total_rx_bytes_phy: 12202532147


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 35.62        
Core2: 26.00        Core3: 33.00        
Core4: 18.80        Core5: 32.43        
Core6: 20.38        Core7: 32.51        
Core8: 19.56        Core9: 23.25        
Core10: 26.12        Core11: 37.67        
Core12: 25.56        Core13: 34.65        
Core14: 27.20        Core15: 33.85        
Core16: 26.64        Core17: 31.44        
Core18: 28.07        Core19: 34.53        
Core20: 26.71        Core21: 34.52        
Core22: 28.25        Core23: 36.09        
Core24: 27.40        Core25: 27.39        
Core26: 27.16        Core27: 41.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 34.21
DDR read Latency(ns)
Socket0: 39086.85
Socket1: 234.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 36.00        
Core2: 26.01        Core3: 34.50        
Core4: 26.53        Core5: 33.11        
Core6: 27.93        Core7: 32.31        
Core8: 28.92        Core9: 23.54        
Core10: 25.01        Core11: 37.66        
Core12: 27.25        Core13: 33.58        
Core14: 26.40        Core15: 31.34        
Core16: 25.77        Core17: 32.76        
Core18: 26.82        Core19: 34.25        
Core20: 29.41        Core21: 33.38        
Core22: 29.08        Core23: 34.16        
Core24: 27.65        Core25: 28.26        
Core26: 27.43        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 34.28
DDR read Latency(ns)
Socket0: 38682.12
Socket1: 230.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 35.95        
Core2: 25.98        Core3: 32.87        
Core4: 26.75        Core5: 33.68        
Core6: 27.92        Core7: 30.32        
Core8: 27.53        Core9: 23.01        
Core10: 26.57        Core11: 37.41        
Core12: 26.96        Core13: 34.97        
Core14: 26.45        Core15: 32.88        
Core16: 25.93        Core17: 33.01        
Core18: 27.89        Core19: 34.12        
Core20: 25.74        Core21: 33.68        
Core22: 28.00        Core23: 34.44        
Core24: 28.01        Core25: 29.36        
Core26: 26.56        Core27: 40.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.91
Socket1: 34.28
DDR read Latency(ns)
Socket0: 39357.01
Socket1: 232.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 35.70        
Core2: 28.55        Core3: 34.12        
Core4: 28.61        Core5: 34.58        
Core6: 27.51        Core7: 32.54        
Core8: 27.53        Core9: 22.94        
Core10: 25.79        Core11: 37.77        
Core12: 27.40        Core13: 34.48        
Core14: 26.38        Core15: 32.95        
Core16: 26.11        Core17: 31.74        
Core18: 27.81        Core19: 34.85        
Core20: 27.92        Core21: 32.48        
Core22: 27.01        Core23: 33.72        
Core24: 26.95        Core25: 30.49        
Core26: 27.65        Core27: 41.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.09
Socket1: 34.66
DDR read Latency(ns)
Socket0: 38980.92
Socket1: 228.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3797
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412135294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412139810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206133306; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206133306; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206137936; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206137936; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206142450; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206142450; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206147497; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206147497; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005160093; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4492223; Consumed Joules: 274.18; Watts: 45.66; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2368696; Consumed DRAM Joules: 36.24; DRAM Watts: 6.04
S1P0; QPIClocks: 14412216630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412218882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206193616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206193616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206193776; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206193776; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206194519; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206194519; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206194472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206194472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005118271; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7929480; Consumed Joules: 483.98; Watts: 80.60; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6436896; Consumed DRAM Joules: 98.48; DRAM Watts: 16.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: fa8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     278 K    976 K    0.71    0.08    0.01    0.02     7112        0       15     69
   1    1     0.21   0.18   1.20    1.20     166 M    199 M    0.17    0.22    0.08    0.09     5376    17900      129     52
   2    0     0.00   0.42   0.00    0.60    8928       72 K    0.88    0.12    0.00    0.02      504        0        0     68
   3    1     0.14   0.12   1.15    1.20     184 M    217 M    0.15    0.20    0.13    0.15     6552    29573       95     52
   4    0     0.00   0.37   0.00    0.60    5951       49 K    0.88    0.12    0.00    0.02     1008        0        0     68
   5    1     0.18   0.18   0.96    1.20     137 M    165 M    0.17    0.22    0.08    0.09     1064    21143      109     53
   6    0     0.00   0.37   0.00    0.60    5841       51 K    0.89    0.11    0.00    0.02     2072        0        0     69
   7    1     0.14   0.26   0.55    1.07      64 M     77 M    0.18    0.23    0.05    0.05     1960    10580      143     53
   8    0     0.00   0.42   0.00    0.60    7832       57 K    0.86    0.12    0.00    0.02      336        0        0     67
   9    1     0.33   0.87   0.37    0.85      12 M     22 M    0.44    0.31    0.00    0.01      336      530      150     53
  10    0     0.00   0.40   0.00    0.60    6418       55 K    0.88    0.15    0.00    0.02      392        0        0     67
  11    1     0.17   0.17   0.97    1.20     184 M    214 M    0.14    0.17    0.11    0.13     2296    23349       52     52
  12    0     0.00   0.40   0.00    0.60    8927       58 K    0.85    0.14    0.00    0.02      448        0        0     68
  13    1     0.15   0.33   0.47    0.95      80 M     94 M    0.16    0.25    0.05    0.06     1624    15826       37     52
  14    0     0.00   0.38   0.00    0.60    8154       62 K    0.87    0.15    0.00    0.02      224        0        0     68
  15    1     0.21   0.35   0.59    1.12      78 M     97 M    0.20    0.25    0.04    0.05     1288    10637      212     52
  16    0     0.00   0.38   0.00    0.60    6615       56 K    0.88    0.15    0.00    0.02       56        0        0     68
  17    1     0.17   0.29   0.60    1.11      60 M     77 M    0.21    0.28    0.03    0.04     3584    10682       64     53
  18    0     0.00   0.44   0.00    0.60    8876       67 K    0.87    0.17    0.00    0.02      280        0        0     69
  19    1     0.13   0.27   0.49    0.99      59 M     72 M    0.18    0.24    0.04    0.05     2800    11215       26     54
  20    0     0.00   0.42   0.00    0.60      10 K     72 K    0.85    0.13    0.00    0.02      560        0        0     69
  21    1     0.15   0.26   0.57    1.06      65 M     79 M    0.18    0.23    0.04    0.05     2352    10282       39     54
  22    0     0.00   0.44   0.00    0.60    5971       60 K    0.90    0.13    0.00    0.02      448        0        1     69
  23    1     0.07   0.17   0.42    0.95      60 M     72 M    0.16    0.22    0.08    0.10     3528     9845       88     54
  24    0     0.00   0.39   0.00    0.60    7497       57 K    0.87    0.10    0.00    0.02      280        0        0     70
  25    1     0.23   0.28   0.82    1.18      70 M     90 M    0.22    0.31    0.03    0.04     2800    13126       56     54
  26    0     0.00   0.36   0.00    0.60    4786       50 K    0.90    0.09    0.00    0.02      504        0        0     69
  27    1     0.10   0.22   0.47    0.98     104 M    120 M    0.13    0.17    0.10    0.12     1400     5655       26     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     375 K   1748 K    0.79    0.11    0.00    0.02    14224        0       16     60
 SKT    1     0.17   0.25   0.69    1.10    1330 M   1602 M    0.17    0.22    0.06    0.07    36960   190343     1226     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.25   0.34    1.10    1330 M   1603 M    0.17    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.27 %

 C1 core residency: 19.85 %; C3 core residency: 0.21 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.22 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       45 G     45 G   |   47%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  197 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.52     0.61     229.68      30.24         150.87
 SKT   1    157.57    109.79     407.28      82.24         148.53
---------------------------------------------------------------------------------------------------------------
       *    159.09    110.40     636.96     112.48         148.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 109e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    80.22 --||-- Mem Ch  0: Reads (MB/s):  7876.47 --|
|--            Writes(MB/s):    31.84 --||--            Writes(MB/s):  5435.15 --|
|-- Mem Ch  1: Reads (MB/s):    80.13 --||-- Mem Ch  1: Reads (MB/s):  7883.15 --|
|--            Writes(MB/s):    35.91 --||--            Writes(MB/s):  5440.59 --|
|-- Mem Ch  2: Reads (MB/s):    78.80 --||-- Mem Ch  2: Reads (MB/s):  7893.87 --|
|--            Writes(MB/s):    31.63 --||--            Writes(MB/s):  5435.75 --|
|-- Mem Ch  3: Reads (MB/s):    82.20 --||-- Mem Ch  3: Reads (MB/s):  7900.27 --|
|--            Writes(MB/s):    35.80 --||--            Writes(MB/s):  5440.13 --|
|-- NODE 0 Mem Read (MB/s) :   321.35 --||-- NODE 1 Mem Read (MB/s) : 31553.77 --|
|-- NODE 0 Mem Write(MB/s) :   135.17 --||-- NODE 1 Mem Write(MB/s) : 21751.61 --|
|-- NODE 0 P. Write (T/s):     124361 --||-- NODE 1 P. Write (T/s):     338411 --|
|-- NODE 0 Memory (MB/s):      456.52 --||-- NODE 1 Memory (MB/s):    53305.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31875.12                --|
            |--                System Write Throughput(MB/s):      21886.79                --|
            |--               System Memory Throughput(MB/s):      53761.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1187
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     159 M       951 K  1066 K   559 K    193 M     0       0  
 1       0           0      56 M   419 M    504       0    1465 K
-----------------------------------------------------------------------
 *     159 M       951 K    57 M   420 M    194 M     0    1465 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 35.34        
Core2: 29.15        Core3: 38.39        
Core4: 28.83        Core5: 29.67        
Core6: 28.53        Core7: 32.82        
Core8: 30.81        Core9: 26.42        
Core10: 25.88        Core11: 32.07        
Core12: 28.81        Core13: 42.00        
Core14: 27.26        Core15: 43.77        
Core16: 27.48        Core17: 33.18        
Core18: 28.68        Core19: 25.13        
Core20: 26.52        Core21: 30.92        
Core22: 27.70        Core23: 33.72        
Core24: 29.61        Core25: 29.71        
Core26: 28.93        Core27: 41.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 34.68
DDR read Latency(ns)
Socket0: 36833.61
Socket1: 236.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 37.31        
Core2: 25.98        Core3: 38.31        
Core4: 30.15        Core5: 30.76        
Core6: 29.59        Core7: 34.59        
Core8: 28.50        Core9: 25.99        
Core10: 26.77        Core11: 33.42        
Core12: 28.30        Core13: 41.51        
Core14: 27.42        Core15: 44.74        
Core16: 26.70        Core17: 31.20        
Core18: 30.36        Core19: 25.97        
Core20: 28.40        Core21: 31.41        
Core22: 25.88        Core23: 34.52        
Core24: 29.64        Core25: 29.86        
Core26: 29.38        Core27: 41.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.96
Socket1: 35.37
DDR read Latency(ns)
Socket0: 37159.29
Socket1: 231.63
irq_total: 330333.859994195
cpu_total: 29.25
cpu_0: 0.93
cpu_1: 87.90
cpu_2: 0.07
cpu_3: 84.57
cpu_4: 0.13
cpu_5: 91.29
cpu_6: 0.13
cpu_7: 47.81
cpu_8: 0.07
cpu_9: 34.44
cpu_10: 0.07
cpu_11: 52.59
cpu_12: 0.07
cpu_13: 53.59
cpu_14: 0.07
cpu_15: 49.53
cpu_16: 0.07
cpu_17: 44.68
cpu_18: 0.07
cpu_19: 60.24
cpu_20: 0.07
cpu_21: 50.40
cpu_22: 0.07
cpu_23: 45.88
cpu_24: 0.07
cpu_25: 52.53
cpu_26: 0.13
cpu_27: 61.77
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1209658
Total_tx_packets: 1209658
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10151247382
Total_tx_bytes_phy: 10151247382
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1504013
Total_rx_packets: 1504013
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1504010
Total_rx_packets_phy: 1504010
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1209837
Total_tx_packets_phy: 1209837
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12198659375
Total_rx_bytes_phy: 12198659375
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12131865377
Total_rx_bytes: 12131865377
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10146470204
Total_tx_bytes: 10146470204


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 37.11        
Core2: 27.83        Core3: 38.24        
Core4: 28.37        Core5: 32.11        
Core6: 23.44        Core7: 31.66        
Core8: 23.91        Core9: 26.29        
Core10: 26.18        Core11: 36.30        
Core12: 22.51        Core13: 41.68        
Core14: 27.20        Core15: 43.61        
Core16: 21.45        Core17: 35.47        
Core18: 29.40        Core19: 27.08        
Core20: 30.13        Core21: 31.19        
Core22: 25.93        Core23: 34.80        
Core24: 29.93        Core25: 32.13        
Core26: 30.82        Core27: 41.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.86
Socket1: 36.16
DDR read Latency(ns)
Socket0: 35495.84
Socket1: 225.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.64        Core1: 37.68        
Core2: 27.83        Core3: 38.73        
Core4: 30.05        Core5: 32.32        
Core6: 28.76        Core7: 33.10        
Core8: 29.28        Core9: 26.28        
Core10: 26.44        Core11: 35.62        
Core12: 29.72        Core13: 41.82        
Core14: 28.18        Core15: 44.05        
Core16: 26.72        Core17: 30.54        
Core18: 29.25        Core19: 27.69        
Core20: 29.97        Core21: 31.56        
Core22: 25.56        Core23: 36.55        
Core24: 30.08        Core25: 30.80        
Core26: 31.40        Core27: 41.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.40
Socket1: 36.08
DDR read Latency(ns)
Socket0: 36607.40
Socket1: 228.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.91        Core1: 38.01        
Core2: 28.63        Core3: 38.98        
Core4: 31.64        Core5: 32.70        
Core6: 31.22        Core7: 33.35        
Core8: 30.07        Core9: 26.64        
Core10: 26.55        Core11: 41.71        
Core12: 28.80        Core13: 41.91        
Core14: 28.83        Core15: 44.86        
Core16: 29.84        Core17: 31.80        
Core18: 28.26        Core19: 27.25        
Core20: 25.60        Core21: 32.24        
Core22: 26.28        Core23: 35.51        
Core24: 31.72        Core25: 31.95        
Core26: 30.73        Core27: 41.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 37.05
DDR read Latency(ns)
Socket0: 37741.13
Socket1: 225.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.73        Core1: 36.15        
Core2: 25.75        Core3: 38.26        
Core4: 27.59        Core5: 32.46        
Core6: 28.71        Core7: 30.15        
Core8: 28.27        Core9: 25.97        
Core10: 25.74        Core11: 35.70        
Core12: 26.33        Core13: 42.33        
Core14: 27.34        Core15: 44.01        
Core16: 25.81        Core17: 33.65        
Core18: 27.16        Core19: 28.04        
Core20: 27.97        Core21: 31.84        
Core22: 24.01        Core23: 36.13        
Core24: 27.13        Core25: 31.89        
Core26: 29.52        Core27: 41.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 36.07
DDR read Latency(ns)
Socket0: 36042.87
Socket1: 226.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4929
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412072278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412076946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206105703; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206105703; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206110469; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206110469; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206114709; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206114709; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206116193; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206116193; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005114250; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4499183; Consumed Joules: 274.61; Watts: 45.74; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2380609; Consumed DRAM Joules: 36.42; DRAM Watts: 6.07
S1P0; QPIClocks: 14412120986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412123794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206146270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206146270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206146384; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206146384; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206146246; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206146246; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206145795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206145795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005084153; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8005978; Consumed Joules: 488.65; Watts: 81.39; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6404955; Consumed DRAM Joules: 98.00; DRAM Watts: 16.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1416
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     259 K    860 K    0.70    0.08    0.01    0.02     8456        1        8     69
   1    1     0.15   0.14   1.06    1.20     162 M    190 M    0.15    0.20    0.11    0.13     3808    21777       95     53
   2    0     0.00   0.33   0.00    0.60    5946       38 K    0.84    0.10    0.00    0.02      224        0        0     67
   3    1     0.14   0.14   1.00    1.20     174 M    203 M    0.14    0.17    0.13    0.15     3920    29236      135     52
   4    0     0.00   0.59   0.00    0.60      55 K     97 K    0.43    0.21    0.01    0.02     3976        3        3     69
   5    1     0.22   0.19   1.17    1.20     167 M    201 M    0.17    0.23    0.08    0.09     7000    24592      174     53
   6    0     0.00   0.33   0.00    0.60    6644       34 K    0.81    0.11    0.00    0.02      616        0        0     68
   7    1     0.15   0.31   0.48    0.97      55 M     67 M    0.18    0.24    0.04    0.05     1680     8541       65     53
   8    0     0.00   0.35   0.00    0.60    6126       33 K    0.82    0.13    0.00    0.02      784        0        0     67
   9    1     0.32   1.01   0.32    0.78    9249 K     17 M    0.46    0.30    0.00    0.01      336      177       55     54
  10    0     0.00   0.36   0.00    0.60    4767       33 K    0.86    0.16    0.00    0.02      336        0        0     67
  11    1     0.14   0.32   0.44    0.92      80 M     94 M    0.15    0.21    0.06    0.07     1400    10188       31     53
  12    0     0.00   0.35   0.00    0.60    7817       33 K    0.77    0.18    0.00    0.02      336        0        0     68
  13    1     0.17   0.29   0.57    1.11      83 M    100 M    0.17    0.19    0.05    0.06      448      180       33     52
  14    0     0.00   0.32   0.00    0.60    8954       44 K    0.80    0.17    0.00    0.02      168        0        0     68
  15    1     0.10   0.22   0.48    0.98      99 M    115 M    0.14    0.17    0.09    0.11     1792     9774      110     53
  16    0     0.00   0.35   0.00    0.60    4977       33 K    0.85    0.17    0.00    0.02       56        0        0     68
  17    1     0.15   0.26   0.55    1.06      63 M     77 M    0.18    0.25    0.04    0.05     3416    11004       99     52
  18    0     0.00   0.31   0.00    0.60    5850       31 K    0.81    0.10    0.00    0.02      168        0        1     69
  19    1     0.15   0.20   0.75    1.20      76 M     96 M    0.21    0.28    0.05    0.06     4704    14178       77     54
  20    0     0.00   0.55   0.00    0.60      26 K     54 K    0.52    0.15    0.01    0.01     2856        2        2     69
  21    1     0.14   0.24   0.58    1.10      67 M     82 M    0.18    0.24    0.05    0.06     1960    10928       24     54
  22    0     0.00   0.32   0.00    0.60    4829       30 K    0.84    0.10    0.00    0.02      112        0        0     69
  23    1     0.10   0.23   0.44    0.94      56 M     68 M    0.17    0.25    0.06    0.07      112     8843      149     55
  24    0     0.00   0.32   0.00    0.60    5766       29 K    0.81    0.10    0.00    0.02      224        0        0     69
  25    1     0.16   0.26   0.61    1.12      62 M     77 M    0.19    0.27    0.04    0.05     2352    11243       41     53
  26    0     0.00   0.32   0.00    0.60    4063       29 K    0.86    0.10    0.00    0.02     1232        0        0     69
  27    1     0.19   0.21   0.89    1.20     149 M    177 M    0.16    0.16    0.08    0.09     1904     9158       55     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     407 K   1385 K    0.71    0.11    0.01    0.02    19544        6       14     60
 SKT    1     0.16   0.24   0.67    1.10    1307 M   1570 M    0.17    0.21    0.06    0.07    34832   169819     1143     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.33    1.10    1308 M   1571 M    0.17    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   93 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.43 %

 C1 core residency: 20.35 %; C3 core residency: 0.10 %; C6 core residency: 49.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.03 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   56%    56%   
 SKT    1       46 G     45 G   |   47%    47%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  199 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.57     0.67     229.93      30.33         156.64
 SKT   1    157.77    108.41     402.47      81.72         150.97
---------------------------------------------------------------------------------------------------------------
       *    159.35    109.08     632.40     112.04         150.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14fb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    78.18 --||-- Mem Ch  0: Reads (MB/s):  8017.48 --|
|--            Writes(MB/s):    27.31 --||--            Writes(MB/s):  5572.17 --|
|-- Mem Ch  1: Reads (MB/s):    76.84 --||-- Mem Ch  1: Reads (MB/s):  8022.14 --|
|--            Writes(MB/s):    31.21 --||--            Writes(MB/s):  5576.62 --|
|-- Mem Ch  2: Reads (MB/s):    74.20 --||-- Mem Ch  2: Reads (MB/s):  8029.16 --|
|--            Writes(MB/s):    27.21 --||--            Writes(MB/s):  5572.81 --|
|-- Mem Ch  3: Reads (MB/s):    77.11 --||-- Mem Ch  3: Reads (MB/s):  8033.64 --|
|--            Writes(MB/s):    31.19 --||--            Writes(MB/s):  5576.94 --|
|-- NODE 0 Mem Read (MB/s) :   306.33 --||-- NODE 1 Mem Read (MB/s) : 32102.42 --|
|-- NODE 0 Mem Write(MB/s) :   116.91 --||-- NODE 1 Mem Write(MB/s) : 22298.54 --|
|-- NODE 0 P. Write (T/s):     124341 --||-- NODE 1 P. Write (T/s):     339819 --|
|-- NODE 0 Memory (MB/s):      423.25 --||-- NODE 1 Memory (MB/s):    54400.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      32408.75                --|
            |--                System Write Throughput(MB/s):      22415.45                --|
            |--               System Memory Throughput(MB/s):      54824.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15d1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     160 M      1126 K  1220 K   500 K    194 M     0      36  
 1       0           0      62 M   415 M    504      36    1577 K
-----------------------------------------------------------------------
 *     160 M      1126 K    63 M   416 M    194 M    36    1577 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 38.61        
Core2: 25.89        Core3: 38.92        
Core4: 27.26        Core5: 36.98        
Core6: 28.82        Core7: 32.93        
Core8: 28.34        Core9: 32.49        
Core10: 27.59        Core11: 36.59        
Core12: 26.59        Core13: 43.76        
Core14: 28.75        Core15: 37.63        
Core16: 26.11        Core17: 31.12        
Core18: 28.07        Core19: 31.93        
Core20: 29.46        Core21: 32.16        
Core22: 26.09        Core23: 32.12        
Core24: 29.72        Core25: 35.38        
Core26: 28.81        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 37.26
DDR read Latency(ns)
Socket0: 38352.88
Socket1: 220.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.46        Core1: 38.50        
Core2: 27.33        Core3: 38.81        
Core4: 25.75        Core5: 36.35        
Core6: 29.16        Core7: 33.84        
Core8: 28.65        Core9: 33.62        
Core10: 26.88        Core11: 37.07        
Core12: 27.03        Core13: 43.80        
Core14: 27.14        Core15: 38.68        
Core16: 28.72        Core17: 31.94        
Core18: 27.49        Core19: 31.54        
Core20: 29.65        Core21: 31.41        
Core22: 27.69        Core23: 31.40        
Core24: 29.18        Core25: 35.50        
Core26: 26.41        Core27: 43.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 37.34
DDR read Latency(ns)
Socket0: 37864.78
Socket1: 220.44
irq_total: 314033.995467365
cpu_total: 28.73
cpu_0: 0.80
cpu_1: 92.35
cpu_2: 0.07
cpu_3: 84.70
cpu_4: 0.07
cpu_5: 79.24
cpu_6: 0.07
cpu_7: 49.17
cpu_8: 0.07
cpu_9: 21.16
cpu_10: 0.00
cpu_11: 60.21
cpu_12: 0.07
cpu_13: 64.01
cpu_14: 0.13
cpu_15: 44.84
cpu_16: 0.07
cpu_17: 44.98
cpu_18: 0.07
cpu_19: 53.56
cpu_20: 0.07
cpu_21: 57.02
cpu_22: 0.07
cpu_23: 56.15
cpu_24: 0.00
cpu_25: 39.32
cpu_26: 0.13
cpu_27: 56.02
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1171794
Total_tx_packets: 1171794
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12216157141
Total_rx_bytes: 12216157141
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1494452
Total_rx_packets: 1494452
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1172044
Total_tx_packets_phy: 1172044
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12297047740
Total_rx_bytes_phy: 12297047740
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9954697402
Total_tx_bytes_phy: 9954697402
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9950081606
Total_tx_bytes: 9950081606
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1494450
Total_rx_packets_phy: 1494450


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 37.36        
Core2: 27.19        Core3: 38.17        
Core4: 27.00        Core5: 36.61        
Core6: 22.85        Core7: 32.80        
Core8: 20.86        Core9: 32.95        
Core10: 18.91        Core11: 36.10        
Core12: 21.78        Core13: 43.28        
Core14: 13.00        Core15: 36.16        
Core16: 21.75        Core17: 34.24        
Core18: 27.21        Core19: 29.78        
Core20: 29.14        Core21: 30.26        
Core22: 26.81        Core23: 31.65        
Core24: 26.98        Core25: 34.11        
Core26: 27.50        Core27: 42.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.66
Socket1: 36.55
DDR read Latency(ns)
Socket0: 37181.85
Socket1: 223.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 38.62        
Core2: 25.32        Core3: 38.24        
Core4: 27.15        Core5: 35.90        
Core6: 30.78        Core7: 34.03        
Core8: 27.34        Core9: 32.18        
Core10: 28.33        Core11: 34.11        
Core12: 29.67        Core13: 42.98        
Core14: 26.98        Core15: 37.96        
Core16: 28.43        Core17: 30.51        
Core18: 29.49        Core19: 30.53        
Core20: 29.49        Core21: 30.62        
Core22: 28.30        Core23: 30.69        
Core24: 27.86        Core25: 34.95        
Core26: 26.75        Core27: 42.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 36.36
DDR read Latency(ns)
Socket0: 37145.78
Socket1: 222.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.08        Core1: 39.53        
Core2: 28.04        Core3: 40.23        
Core4: 24.87        Core5: 36.25        
Core6: 30.32        Core7: 32.34        
Core8: 26.37        Core9: 32.55        
Core10: 27.66        Core11: 37.02        
Core12: 27.65        Core13: 43.60        
Core14: 28.35        Core15: 39.24        
Core16: 27.34        Core17: 31.30        
Core18: 28.44        Core19: 31.60        
Core20: 29.02        Core21: 32.09        
Core22: 28.11        Core23: 32.17        
Core24: 29.27        Core25: 35.19        
Core26: 25.92        Core27: 42.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 37.54
DDR read Latency(ns)
Socket0: 39010.43
Socket1: 220.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.64        Core1: 37.64        
Core2: 26.84        Core3: 38.06        
Core4: 29.01        Core5: 35.99        
Core6: 28.87        Core7: 32.38        
Core8: 27.77        Core9: 33.04        
Core10: 29.11        Core11: 35.05        
Core12: 27.08        Core13: 43.76        
Core14: 28.42        Core15: 35.55        
Core16: 27.41        Core17: 31.24        
Core18: 29.55        Core19: 31.87        
Core20: 31.36        Core21: 31.32        
Core22: 28.40        Core23: 31.99        
Core24: 28.50        Core25: 35.87        
Core26: 28.55        Core27: 43.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 36.65
DDR read Latency(ns)
Socket0: 37101.46
Socket1: 220.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6000
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410300966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410305254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205220883; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205220883; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205226034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205226034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205230131; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205230131; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205229203; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205229203; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004397079; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4499775; Consumed Joules: 274.64; Watts: 45.74; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2362907; Consumed DRAM Joules: 36.15; DRAM Watts: 6.02
S1P0; QPIClocks: 14410403118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410405810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205288254; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205288254; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205288077; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205288077; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205287648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205287648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205286925; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205286925; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004436861; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7973715; Consumed Joules: 486.68; Watts: 81.06; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6443842; Consumed DRAM Joules: 98.59; DRAM Watts: 16.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1841
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.61     255 K    870 K    0.71    0.08    0.01    0.02     6552        0        9     69
   1    1     0.18   0.16   1.11    1.20     161 M    193 M    0.16    0.20    0.09    0.11     4872    23884      174     53
   2    0     0.00   0.39   0.00    0.60      10 K     66 K    0.85    0.11    0.00    0.02      168        0        0     67
   3    1     0.21   0.20   1.07    1.20     159 M    187 M    0.15    0.20    0.07    0.09     3472    19768      154     52
   4    0     0.00   0.34   0.00    0.60    5002       33 K    0.85    0.09    0.00    0.02     2352        0        0     69
   5    1     0.17   0.17   0.97    1.20     141 M    169 M    0.16    0.20    0.08    0.10     4256    22611       48     53
   6    0     0.00   0.34   0.00    0.60    5633       36 K    0.85    0.11    0.00    0.02      896        0        0     68
   7    1     0.15   0.26   0.59    1.11      61 M     75 M    0.19    0.26    0.04    0.05     2800    10652      124     54
   8    0     0.00   0.63   0.00    0.60      17 K     46 K    0.62    0.18    0.00    0.01     1120        2        0     67
   9    1     0.15   0.82   0.18    0.62    6074 K   9982 K    0.39    0.25    0.00    0.01      168      235      276     54
  10    0     0.00   0.36   0.00    0.60    4986       33 K    0.85    0.12    0.00    0.02      336        0        0     67
  11    1     0.21   0.27   0.78    1.20     116 M    140 M    0.17    0.21    0.05    0.07     2576    14241       73     52
  12    0     0.00   0.39   0.00    0.60    6558       43 K    0.85    0.16    0.00    0.02      448        0        0     68
  13    1     0.15   0.19   0.80    1.20     127 M    150 M    0.15    0.16    0.08    0.10     2240    10823      147     52
  14    0     0.00   0.35   0.00    0.60    6015       37 K    0.84    0.16    0.00    0.02      896        0        0     69
  15    1     0.16   0.31   0.51    1.02      81 M     97 M    0.17    0.22    0.05    0.06     1680     9410      203     52
  16    0     0.00   0.35   0.00    0.60    7319       49 K    0.85    0.15    0.00    0.02      224        0        0     69
  17    1     0.06   0.13   0.45    0.95      67 M     79 M    0.14    0.24    0.12    0.14      224    13399      103     53
  18    0     0.00   0.37   0.00    0.60    4100       38 K    0.89    0.11    0.00    0.02     1904        0        0     69
  19    1     0.09   0.14   0.64    1.18      77 M     93 M    0.17    0.23    0.09    0.10     4200    15894       26     53
  20    0     0.00   0.35   0.00    0.60    8658       49 K    0.82    0.11    0.00    0.02      224        0        0     69
  21    1     0.15   0.20   0.72    1.19      78 M     94 M    0.17    0.26    0.05    0.06     1680    13576       40     53
  22    0     0.00   0.41   0.00    0.60    6443       50 K    0.87    0.14    0.00    0.02      280        0        0     70
  23    1     0.19   0.28   0.67    1.15      70 M     87 M    0.19    0.24    0.04    0.05     2576    11963      322     54
  24    0     0.00   0.43   0.00    0.60    9439       58 K    0.84    0.15    0.00    0.02      336        0        0     69
  25    1     0.08   0.23   0.36    0.86      52 M     61 M    0.14    0.23    0.06    0.08     3304    10398       25     54
  26    0     0.00   0.39   0.00    0.60    9088       53 K    0.83    0.14    0.00    0.02     1624        0        1     69
  27    1     0.13   0.19   0.70    1.19     110 M    130 M    0.15    0.17    0.08    0.10     2352    10384       53     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     356 K   1465 K    0.76    0.10    0.01    0.02    17360        2       10     60
 SKT    1     0.15   0.22   0.68    1.13    1311 M   1569 M    0.16    0.21    0.06    0.08    36400   187238     1768     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.22   0.34    1.13    1312 M   1571 M    0.16    0.21    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.38 %

 C1 core residency: 19.24 %; C3 core residency: 0.59 %; C6 core residency: 49.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       45 G     45 G   |   47%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  199 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.57     0.60     230.10      30.19         151.30
 SKT   1    160.19    111.50     407.68      81.98         155.00
---------------------------------------------------------------------------------------------------------------
       *    161.76    112.10     637.78     112.17         155.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1926
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    82.79 --||-- Mem Ch  0: Reads (MB/s):  7763.31 --|
|--            Writes(MB/s):    30.49 --||--            Writes(MB/s):  5456.75 --|
|-- Mem Ch  1: Reads (MB/s):    80.97 --||-- Mem Ch  1: Reads (MB/s):  7771.18 --|
|--            Writes(MB/s):    34.57 --||--            Writes(MB/s):  5461.61 --|
|-- Mem Ch  2: Reads (MB/s):    80.51 --||-- Mem Ch  2: Reads (MB/s):  7779.10 --|
|--            Writes(MB/s):    30.40 --||--            Writes(MB/s):  5456.84 --|
|-- Mem Ch  3: Reads (MB/s):    83.60 --||-- Mem Ch  3: Reads (MB/s):  7785.38 --|
|--            Writes(MB/s):    34.68 --||--            Writes(MB/s):  5461.85 --|
|-- NODE 0 Mem Read (MB/s) :   327.87 --||-- NODE 1 Mem Read (MB/s) : 31098.96 --|
|-- NODE 0 Mem Write(MB/s) :   130.14 --||-- NODE 1 Mem Write(MB/s) : 21837.05 --|
|-- NODE 0 P. Write (T/s):     124347 --||-- NODE 1 P. Write (T/s):     330353 --|
|-- NODE 0 Memory (MB/s):      458.01 --||-- NODE 1 Memory (MB/s):    52936.01 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31426.83                --|
            |--                System Write Throughput(MB/s):      21967.19                --|
            |--               System Memory Throughput(MB/s):      53394.02                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a00
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     156 M       897 K   856 K   623 K    193 M     0     216  
 1       0           0      53 M   429 M    504       0    1497 K
-----------------------------------------------------------------------
 *     156 M       897 K    54 M   430 M    193 M     0    1498 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 37.40        
Core2: 25.47        Core3: 39.10        
Core4: 25.26        Core5: 39.18        
Core6: 27.76        Core7: 32.16        
Core8: 28.00        Core9: 26.83        
Core10: 25.62        Core11: 38.61        
Core12: 26.53        Core13: 37.11        
Core14: 26.03        Core15: 41.33        
Core16: 27.00        Core17: 26.14        
Core18: 25.75        Core19: 25.96        
Core20: 27.53        Core21: 31.19        
Core22: 28.00        Core23: 33.08        
Core24: 27.28        Core25: 27.22        
Core26: 28.21        Core27: 38.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.95
Socket1: 35.50
DDR read Latency(ns)
Socket0: 36775.47
Socket1: 227.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 36.20        
Core2: 27.00        Core3: 37.00        
Core4: 26.07        Core5: 38.12        
Core6: 27.81        Core7: 32.27        
Core8: 25.42        Core9: 24.99        
Core10: 26.27        Core11: 38.85        
Core12: 25.83        Core13: 36.63        
Core14: 25.75        Core15: 41.10        
Core16: 25.03        Core17: 24.40        
Core18: 26.83        Core19: 24.87        
Core20: 25.77        Core21: 34.66        
Core22: 27.10        Core23: 30.09        
Core24: 27.33        Core25: 24.47        
Core26: 27.97        Core27: 34.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 33.99
DDR read Latency(ns)
Socket0: 35789.24
Socket1: 237.76
irq_total: 317986.335476202
cpu_total: 28.75
cpu_0: 0.80
cpu_1: 80.64
cpu_2: 0.07
cpu_3: 95.81
cpu_4: 0.13
cpu_5: 72.12
cpu_6: 0.13
cpu_7: 43.58
cpu_8: 0.07
cpu_9: 23.09
cpu_10: 0.27
cpu_11: 47.24
cpu_12: 0.13
cpu_13: 43.25
cpu_14: 0.33
cpu_15: 73.05
cpu_16: 0.13
cpu_17: 55.95
cpu_18: 0.07
cpu_19: 56.82
cpu_20: 0.07
cpu_21: 41.05
cpu_22: 0.07
cpu_23: 46.04
cpu_24: 0.07
cpu_25: 68.66
cpu_26: 0.07
cpu_27: 55.49
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12134464554
Total_rx_bytes: 12134464554
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1212620
Total_tx_packets: 1212620
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10210578251
Total_tx_bytes: 10210578251
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1212858
Total_tx_packets_phy: 1212858
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10215569903
Total_tx_bytes_phy: 10215569903
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1486888
Total_rx_packets_phy: 1486888
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1486914
Total_rx_packets: 1486914
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12203290645
Total_rx_bytes_phy: 12203290645


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 36.85        
Core2: 29.14        Core3: 38.59        
Core4: 19.23        Core5: 38.38        
Core6: 19.24        Core7: 31.47        
Core8: 20.13        Core9: 27.34        
Core10: 27.29        Core11: 39.29        
Core12: 25.85        Core13: 35.12        
Core14: 25.68        Core15: 40.28        
Core16: 24.68        Core17: 25.95        
Core18: 24.88        Core19: 26.91        
Core20: 21.74        Core21: 34.60        
Core22: 14.34        Core23: 30.93        
Core24: 27.21        Core25: 26.72        
Core26: 26.28        Core27: 37.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.90
Socket1: 34.99
DDR read Latency(ns)
Socket0: 35576.04
Socket1: 229.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 37.28        
Core2: 26.04        Core3: 39.19        
Core4: 25.80        Core5: 38.87        
Core6: 25.82        Core7: 31.32        
Core8: 27.65        Core9: 26.61        
Core10: 25.08        Core11: 38.82        
Core12: 26.10        Core13: 37.53        
Core14: 26.19        Core15: 41.08        
Core16: 25.71        Core17: 25.00        
Core18: 25.62        Core19: 25.93        
Core20: 27.18        Core21: 34.13        
Core22: 26.57        Core23: 31.95        
Core24: 28.11        Core25: 25.93        
Core26: 25.63        Core27: 37.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 35.21
DDR read Latency(ns)
Socket0: 37100.13
Socket1: 230.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 37.84        
Core2: 27.18        Core3: 40.11        
Core4: 26.82        Core5: 38.81        
Core6: 28.29        Core7: 30.95        
Core8: 27.69        Core9: 26.85        
Core10: 27.63        Core11: 39.06        
Core12: 27.26        Core13: 35.41        
Core14: 26.43        Core15: 41.55        
Core16: 26.29        Core17: 26.59        
Core18: 25.57        Core19: 26.90        
Core20: 27.13        Core21: 32.93        
Core22: 25.89        Core23: 35.28        
Core24: 28.71        Core25: 28.12        
Core26: 28.28        Core27: 38.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 35.91
DDR read Latency(ns)
Socket0: 36262.86
Socket1: 224.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.74        Core1: 36.47        
Core2: 26.87        Core3: 37.73        
Core4: 29.25        Core5: 39.53        
Core6: 27.53        Core7: 30.10        
Core8: 28.48        Core9: 26.11        
Core10: 27.37        Core11: 36.84        
Core12: 26.78        Core13: 34.52        
Core14: 27.20        Core15: 38.10        
Core16: 26.15        Core17: 24.62        
Core18: 26.23        Core19: 25.44        
Core20: 29.47        Core21: 35.36        
Core22: 27.37        Core23: 29.28        
Core24: 28.27        Core25: 26.76        
Core26: 26.63        Core27: 38.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.30
Socket1: 34.25
DDR read Latency(ns)
Socket0: 35553.94
Socket1: 233.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7073
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409819058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409822342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205044226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205044226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205049283; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205049283; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205005710; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205005710; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204990347; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204990347; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004187916; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4493557; Consumed Joules: 274.26; Watts: 45.68; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2374968; Consumed DRAM Joules: 36.34; DRAM Watts: 6.05
S1P0; QPIClocks: 14409893294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409896258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205033931; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205033931; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205033979; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205033979; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205033988; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205033988; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205033989; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205033989; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004203729; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7910305; Consumed Joules: 482.81; Watts: 80.41; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6401930; Consumed DRAM Joules: 97.95; DRAM Watts: 16.31
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c72
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     249 K    821 K    0.70    0.08    0.01    0.02     8568        3        8     69
   1    1     0.24   0.23   1.03    1.20     157 M    187 M    0.16    0.19    0.07    0.08     4536    29621      338     53
   2    0     0.00   0.38   0.00    0.60    9118       54 K    0.83    0.11    0.00    0.02      336        0        0     67
   3    1     0.17   0.15   1.14    1.20     189 M    221 M    0.15    0.17    0.11    0.13     4200    16870       95     52
   4    0     0.00   0.38   0.00    0.60    8346       42 K    0.80    0.10    0.00    0.02     1568        0        0     69
   5    1     0.20   0.21   0.92    1.20     132 M    158 M    0.17    0.20    0.07    0.08      560    11174       43     53
   6    0     0.00   0.41   0.00    0.60      10 K     57 K    0.83    0.16    0.00    0.02     1064        0        1     68
   7    1     0.12   0.24   0.51    1.04      58 M     72 M    0.19    0.24    0.05    0.06     2184    10253      131     54
   8    0     0.00   0.39   0.00    0.60    7781       45 K    0.83    0.15    0.00    0.02      504        0        0     67
   9    1     0.15   0.68   0.22    0.65    5459 K   8955 K    0.39    0.46    0.00    0.01      112      370      182     54
  10    0     0.00   0.38   0.00    0.60    7067       41 K    0.83    0.15    0.00    0.02      448        0        0     67
  11    1     0.18   0.32   0.57    1.12      84 M    100 M    0.16    0.20    0.05    0.05     2464     9203       41     53
  12    0     0.00   0.37   0.00    0.60    6557       36 K    0.82    0.16    0.00    0.02      280        0        0     68
  13    1     0.14   0.30   0.47    0.98      84 M    100 M    0.16    0.20    0.06    0.07     1512    11680       32     52
  14    0     0.00   0.36   0.00    0.60    5852       36 K    0.84    0.14    0.00    0.02     2520        0        0     68
  15    1     0.33   0.35   0.93    1.20     141 M    168 M    0.16    0.16    0.04    0.05     2016    12588      243     51
  16    0     0.00   0.34   0.00    0.60    4704       33 K    0.86    0.15    0.00    0.02      224        0        0     68
  17    1     0.08   0.13   0.66    1.17      77 M     94 M    0.18    0.27    0.09    0.11     4928    14862      155     52
  18    0     0.00   0.37   0.00    0.60      12 K     66 K    0.81    0.09    0.00    0.02      392        0        0     69
  19    1     0.09   0.14   0.68    1.18      75 M     93 M    0.19    0.27    0.08    0.10     5600    15353       19     54
  20    0     0.00   0.37   0.00    0.60    7818       45 K    0.83    0.11    0.00    0.02      784        0        1     69
  21    1     0.14   0.31   0.44    0.95      53 M     64 M    0.18    0.24    0.04    0.05      672     7907       25     55
  22    0     0.00   0.38   0.00    0.60    5360       38 K    0.86    0.10    0.00    0.02      280        0        0     69
  23    1     0.07   0.16   0.45    0.97      64 M     77 M    0.16    0.24    0.09    0.11     1960    10940       91     54
  24    0     0.00   0.67   0.00    0.60      20 K     64 K    0.68    0.22    0.00    0.01     1848        2        0     70
  25    1     0.19   0.24   0.78    1.18      73 M     92 M    0.21    0.30    0.04    0.05     4872    15074       43     53
  26    0     0.00   0.35   0.00    0.60    7067       37 K    0.81    0.10    0.00    0.02      784        0        0     69
  27    1     0.18   0.26   0.69    1.17     100 M    120 M    0.17    0.22    0.06    0.07     1288    12225       55     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     362 K   1421 K    0.74    0.11    0.01    0.02    19600        5       10     60
 SKT    1     0.16   0.24   0.68    1.12    1299 M   1561 M    0.17    0.22    0.06    0.07    36904   178120     1493     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.34    1.12    1300 M   1562 M    0.17    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.50 %

 C1 core residency: 19.06 %; C3 core residency: 0.44 %; C6 core residency: 50.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 6.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   56%    55%   
 SKT    1       45 G     45 G   |   47%    47%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  198 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.64     0.66     229.55      30.25         149.20
 SKT   1    157.44    109.82     405.07      81.48         151.25
---------------------------------------------------------------------------------------------------------------
       *    159.07    110.48     634.63     111.73         151.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d56
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    85.85 --||-- Mem Ch  0: Reads (MB/s):  7864.84 --|
|--            Writes(MB/s):    27.88 --||--            Writes(MB/s):  5571.99 --|
|-- Mem Ch  1: Reads (MB/s):    83.83 --||-- Mem Ch  1: Reads (MB/s):  7870.08 --|
|--            Writes(MB/s):    31.90 --||--            Writes(MB/s):  5577.35 --|
|-- Mem Ch  2: Reads (MB/s):    81.63 --||-- Mem Ch  2: Reads (MB/s):  7881.09 --|
|--            Writes(MB/s):    27.69 --||--            Writes(MB/s):  5572.16 --|
|-- Mem Ch  3: Reads (MB/s):    86.62 --||-- Mem Ch  3: Reads (MB/s):  7887.58 --|
|--            Writes(MB/s):    31.89 --||--            Writes(MB/s):  5577.53 --|
|-- NODE 0 Mem Read (MB/s) :   337.92 --||-- NODE 1 Mem Read (MB/s) : 31503.61 --|
|-- NODE 0 Mem Write(MB/s) :   119.37 --||-- NODE 1 Mem Write(MB/s) : 22299.03 --|
|-- NODE 0 P. Write (T/s):     124363 --||-- NODE 1 P. Write (T/s):     325543 --|
|-- NODE 0 Memory (MB/s):      457.29 --||-- NODE 1 Memory (MB/s):    53802.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31841.53                --|
            |--                System Write Throughput(MB/s):      22418.40                --|
            |--               System Memory Throughput(MB/s):      54259.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e2c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     158 M      1115 K   735 K   430 K    195 M    36       0  
 1     984           0      66 M   428 M    504     372    1784 K
-----------------------------------------------------------------------
 *     158 M      1115 K    67 M   429 M    195 M   408    1784 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.70        Core1: 37.72        
Core2: 26.40        Core3: 38.11        
Core4: 26.37        Core5: 37.03        
Core6: 25.32        Core7: 34.04        
Core8: 25.14        Core9: 29.05        
Core10: 26.01        Core11: 34.52        
Core12: 24.51        Core13: 31.08        
Core14: 25.42        Core15: 33.45        
Core16: 24.29        Core17: 30.12        
Core18: 25.89        Core19: 27.77        
Core20: 24.44        Core21: 31.14        
Core22: 24.97        Core23: 29.77        
Core24: 26.26        Core25: 36.01        
Core26: 27.35        Core27: 39.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.46
Socket1: 34.64
DDR read Latency(ns)
Socket0: 35583.13
Socket1: 227.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 38.53        
Core2: 28.61        Core3: 38.48        
Core4: 25.34        Core5: 37.11        
Core6: 27.17        Core7: 31.82        
Core8: 25.54        Core9: 28.82        
Core10: 24.85        Core11: 32.96        
Core12: 26.85        Core13: 30.18        
Core14: 25.56        Core15: 33.90        
Core16: 24.46        Core17: 29.46        
Core18: 27.76        Core19: 28.53        
Core20: 26.41        Core21: 32.08        
Core22: 25.26        Core23: 30.52        
Core24: 26.52        Core25: 32.69        
Core26: 26.26        Core27: 33.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.40
Socket1: 33.96
DDR read Latency(ns)
Socket0: 34885.63
Socket1: 228.10
irq_total: 387812.085841425
cpu_total: 30.01
cpu_0: 0.93
cpu_1: 92.62
cpu_2: 0.13
cpu_3: 87.97
cpu_4: 0.13
cpu_5: 85.70
cpu_6: 0.07
cpu_7: 52.59
cpu_8: 0.07
cpu_9: 17.62
cpu_10: 0.07
cpu_11: 69.48
cpu_12: 0.07
cpu_13: 52.26
cpu_14: 0.07
cpu_15: 45.35
cpu_16: 0.07
cpu_17: 48.07
cpu_18: 0.13
cpu_19: 60.04
cpu_20: 0.13
cpu_21: 65.56
cpu_22: 0.07
cpu_23: 57.78
cpu_24: 0.07
cpu_25: 45.48
cpu_26: 0.13
cpu_27: 57.65
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12352528843
Total_rx_bytes_phy: 12352528843
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10045677778
Total_tx_bytes: 10045677778
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12271196674
Total_rx_bytes: 12271196674
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1221648
Total_tx_packets: 1221648
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1527881
Total_rx_packets_phy: 1527881
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1221740
Total_tx_packets_phy: 1221740
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10050583284
Total_tx_bytes_phy: 10050583284
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1527857
Total_rx_packets: 1527857


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 38.00        
Core2: 28.04        Core3: 37.37        
Core4: 27.51        Core5: 37.07        
Core6: 26.93        Core7: 30.05        
Core8: 24.46        Core9: 28.52        
Core10: 25.71        Core11: 32.22        
Core12: 27.62        Core13: 31.02        
Core14: 22.23        Core15: 32.70        
Core16: 26.59        Core17: 30.69        
Core18: 23.18        Core19: 30.35        
Core20: 24.43        Core21: 30.59        
Core22: 21.38        Core23: 29.39        
Core24: 27.20        Core25: 35.24        
Core26: 27.95        Core27: 32.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.68
Socket1: 33.54
DDR read Latency(ns)
Socket0: 33332.76
Socket1: 228.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.96        Core1: 38.72        
Core2: 26.69        Core3: 38.67        
Core4: 25.53        Core5: 37.63        
Core6: 26.67        Core7: 32.77        
Core8: 26.59        Core9: 29.04        
Core10: 26.25        Core11: 34.50        
Core12: 26.31        Core13: 31.26        
Core14: 26.92        Core15: 33.72        
Core16: 25.32        Core17: 30.36        
Core18: 26.53        Core19: 30.44        
Core20: 26.29        Core21: 30.90        
Core22: 25.80        Core23: 29.46        
Core24: 25.51        Core25: 33.52        
Core26: 25.78        Core27: 38.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.12
Socket1: 34.92
DDR read Latency(ns)
Socket0: 35784.80
Socket1: 225.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.96        Core1: 38.36        
Core2: 26.15        Core3: 38.81        
Core4: 28.41        Core5: 37.50        
Core6: 25.22        Core7: 34.05        
Core8: 25.80        Core9: 29.30        
Core10: 24.53        Core11: 34.27        
Core12: 26.15        Core13: 31.76        
Core14: 25.87        Core15: 34.77        
Core16: 25.95        Core17: 29.82        
Core18: 25.54        Core19: 30.52        
Core20: 26.28        Core21: 31.19        
Core22: 25.70        Core23: 29.62        
Core24: 25.70        Core25: 32.64        
Core26: 26.83        Core27: 37.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 34.82
DDR read Latency(ns)
Socket0: 35056.09
Socket1: 227.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 36.21        
Core2: 27.95        Core3: 35.87        
Core4: 26.49        Core5: 35.49        
Core6: 26.12        Core7: 24.41        
Core8: 25.87        Core9: 27.05        
Core10: 25.43        Core11: 32.48        
Core12: 27.55        Core13: 28.44        
Core14: 24.88        Core15: 30.58        
Core16: 25.14        Core17: 30.94        
Core18: 26.10        Core19: 24.07        
Core20: 25.67        Core21: 31.57        
Core22: 24.66        Core23: 28.51        
Core24: 26.66        Core25: 35.49        
Core26: 26.03        Core27: 31.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 31.93
DDR read Latency(ns)
Socket0: 34102.22
Socket1: 239.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8140
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408477738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408482542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204376870; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204376870; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204364128; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204364128; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204368837; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204368837; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204354518; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204354518; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003640340; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4494626; Consumed Joules: 274.33; Watts: 45.70; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2368413; Consumed DRAM Joules: 36.24; DRAM Watts: 6.04
S1P0; QPIClocks: 14408584838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408586950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204379463; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204379463; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204379364; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204379364; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204379308; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204379308; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204379422; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204379422; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003825575; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8103565; Consumed Joules: 494.60; Watts: 82.39; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6462747; Consumed DRAM Joules: 98.88; DRAM Watts: 16.47
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 209d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     267 K    835 K    0.68    0.08    0.01    0.02     9352        0        9     69
   1    1     0.19   0.17   1.11    1.20     168 M    198 M    0.15    0.20    0.09    0.11     4144    21247      228     53
   2    0     0.00   0.44   0.00    0.60      10 K     62 K    0.84    0.10    0.00    0.02      672        0        1     68
   3    1     0.21   0.20   1.08    1.20     151 M    182 M    0.17    0.21    0.07    0.09     3640    18018      123     52
   4    0     0.00   0.43   0.00    0.60    9092       49 K    0.82    0.16    0.00    0.02     1512        0        0     69
   5    1     0.16   0.15   1.07    1.20     170 M    197 M    0.13    0.20    0.11    0.12     4648    22052      205     53
   6    0     0.00   0.45   0.00    0.60    8941       55 K    0.84    0.15    0.00    0.02      280        0        1     68
   7    1     0.12   0.20   0.60    1.09      71 M     86 M    0.17    0.25    0.06    0.07     1400    12448      137     53
   8    0     0.00   0.37   0.00    0.60    6221       45 K    0.86    0.14    0.00    0.02      168        0        0     67
   9    1     0.11   0.69   0.17    0.61    4368 K   7426 K    0.41    0.36    0.00    0.01      168      392       46     54
  10    0     0.00   0.39   0.00    0.60    6480       47 K    0.86    0.15    0.00    0.02      280        0        0     66
  11    1     0.23   0.26   0.86    1.20     134 M    162 M    0.18    0.21    0.06    0.07     2576    25289       51     52
  12    0     0.00   0.38   0.00    0.60    6909       43 K    0.84    0.15    0.00    0.02      168        0        0     68
  13    1     0.24   0.36   0.68    1.18      79 M    103 M    0.23    0.27    0.03    0.04     1288     7456       58     51
  14    0     0.00   0.32   0.00    0.60    4905       37 K    0.87    0.15    0.00    0.02     1008        0        0     68
  15    1     0.20   0.36   0.55    1.09      78 M     95 M    0.18    0.28    0.04    0.05     2184    15793      164     52
  16    0     0.00   0.33   0.00    0.60    4150       36 K    0.89    0.14    0.00    0.02      112        0        0     68
  17    1     0.06   0.14   0.44    0.97      66 M     77 M    0.14    0.23    0.11    0.12     5152    12489      209     52
  18    0     0.00   0.35   0.00    0.60    9055       51 K    0.82    0.09    0.00    0.02      224        0        0     69
  19    1     0.14   0.20   0.70    1.15      75 M     92 M    0.19    0.26    0.05    0.07     2240    14201       37     54
  20    0     0.00   0.35   0.00    0.60    6516       42 K    0.85    0.09    0.00    0.02      168        0        0     69
  21    1     0.26   0.31   0.83    1.20      73 M     93 M    0.21    0.28    0.03    0.04     2968    12084       51     54
  22    0     0.00   0.35   0.00    0.60    4489       35 K    0.87    0.09    0.00    0.02       56        0        0     69
  23    1     0.14   0.22   0.65    1.12      70 M     85 M    0.18    0.26    0.05    0.06     3472    12431      290     54
  24    0     0.00   0.32   0.00    0.60    6816       35 K    0.81    0.09    0.00    0.02      560        0        0     70
  25    1     0.13   0.25   0.54    1.05      61 M     74 M    0.17    0.25    0.05    0.06     1736    11937       39     54
  26    0     0.00   0.35   0.00    0.60    4653       39 K    0.88    0.10    0.00    0.02      952        0        0     69
  27    1     0.16   0.23   0.71    1.16     115 M    136 M    0.15    0.22    0.07    0.08      952    12936       37     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     356 K   1417 K    0.75    0.10    0.01    0.02    15512        0       11     60
 SKT    1     0.17   0.24   0.71    1.13    1321 M   1595 M    0.17    0.23    0.06    0.07    36568   198773     1675     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.24   0.36    1.13    1322 M   1596 M    0.17    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.51 %

 C1 core residency: 18.94 %; C3 core residency: 0.33 %; C6 core residency: 49.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.12 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       54 G     54 G   |   56%    56%   
 SKT    1       45 G     45 G   |   47%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  198 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.64     0.60     230.55      30.26         151.77
 SKT   1    158.14    111.57     413.05      82.25         150.86
---------------------------------------------------------------------------------------------------------------
       *    159.78    112.17     643.60     112.51         150.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2181
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    80.29 --||-- Mem Ch  0: Reads (MB/s):  7907.57 --|
|--            Writes(MB/s):    27.75 --||--            Writes(MB/s):  5497.61 --|
|-- Mem Ch  1: Reads (MB/s):    80.64 --||-- Mem Ch  1: Reads (MB/s):  7911.82 --|
|--            Writes(MB/s):    31.72 --||--            Writes(MB/s):  5502.26 --|
|-- Mem Ch  2: Reads (MB/s):    76.29 --||-- Mem Ch  2: Reads (MB/s):  7919.87 --|
|--            Writes(MB/s):    27.43 --||--            Writes(MB/s):  5497.90 --|
|-- Mem Ch  3: Reads (MB/s):    79.23 --||-- Mem Ch  3: Reads (MB/s):  7926.63 --|
|--            Writes(MB/s):    31.64 --||--            Writes(MB/s):  5502.43 --|
|-- NODE 0 Mem Read (MB/s) :   316.45 --||-- NODE 1 Mem Read (MB/s) : 31665.88 --|
|-- NODE 0 Mem Write(MB/s) :   118.53 --||-- NODE 1 Mem Write(MB/s) : 22000.19 --|
|-- NODE 0 P. Write (T/s):     124338 --||-- NODE 1 P. Write (T/s):     321941 --|
|-- NODE 0 Memory (MB/s):      434.98 --||-- NODE 1 Memory (MB/s):    53666.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      31982.33                --|
            |--                System Write Throughput(MB/s):      22118.73                --|
            |--               System Memory Throughput(MB/s):      54101.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2255
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     159 M       914 K  1177 K   462 K    186 M     0      72  
 1       0           0      56 M   417 M    504       0    1585 K
-----------------------------------------------------------------------
 *     159 M       914 K    57 M   418 M    186 M     0    1585 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.57        Core1: 36.22        
Core2: 27.77        Core3: 36.70        
Core4: 28.48        Core5: 37.65        
Core6: 26.41        Core7: 32.60        
Core8: 28.73        Core9: 30.01        
Core10: 25.45        Core11: 32.08        
Core12: 26.57        Core13: 41.90        
Core14: 26.38        Core15: 36.89        
Core16: 26.79        Core17: 31.33        
Core18: 28.87        Core19: 32.44        
Core20: 26.15        Core21: 31.85        
Core22: 25.40        Core23: 31.44        
Core24: 27.21        Core25: 31.27        
Core26: 26.27        Core27: 36.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 35.53
DDR read Latency(ns)
Socket0: 37362.92
Socket1: 227.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 35.46        
Core2: 28.06        Core3: 38.02        
Core4: 28.37        Core5: 38.06        
Core6: 26.81        Core7: 34.78        
Core8: 27.98        Core9: 30.60        
Core10: 26.10        Core11: 33.23        
Core12: 28.50        Core13: 41.58        
Core14: 26.85        Core15: 38.43        
Core16: 26.74        Core17: 33.46        
Core18: 27.33        Core19: 30.76        
Core20: 28.30        Core21: 32.32        
Core22: 27.53        Core23: 32.69        
Core24: 28.58        Core25: 33.07        
Core26: 27.29        Core27: 36.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.10
Socket1: 36.15
DDR read Latency(ns)
Socket0: 37681.16
Socket1: 226.46
irq_total: 328220.725318234
cpu_total: 28.66
cpu_0: 0.93
cpu_1: 74.00
cpu_2: 0.13
cpu_3: 85.57
cpu_4: 0.07
cpu_5: 92.29
cpu_6: 0.07
cpu_7: 48.01
cpu_8: 0.13
cpu_9: 23.80
cpu_10: 0.13
cpu_11: 54.85
cpu_12: 0.07
cpu_13: 77.79
cpu_14: 0.13
cpu_15: 39.23
cpu_16: 0.07
cpu_17: 46.68
cpu_18: 0.07
cpu_19: 47.94
cpu_20: 0.13
cpu_21: 59.38
cpu_22: 0.07
cpu_23: 56.05
cpu_24: 0.13
cpu_25: 53.46
cpu_26: 0.13
cpu_27: 41.09
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1460225
Total_rx_packets_phy: 1460225
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1460129
Total_rx_packets: 1460129
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1197061
Total_tx_packets: 1197061
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 11954138595
Total_rx_bytes_phy: 11954138595
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10075735210
Total_tx_bytes_phy: 10075735210
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 10070954266
Total_tx_bytes: 10070954266
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 11874446447
Total_rx_bytes: 11874446447
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1197265
Total_tx_packets_phy: 1197265


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 36.33        
Core2: 25.73        Core3: 36.76        
Core4: 28.10        Core5: 37.06        
Core6: 28.20        Core7: 31.15        
Core8: 30.34        Core9: 29.76        
Core10: 21.28        Core11: 32.21        
Core12: 27.93        Core13: 41.39        
Core14: 26.89        Core15: 37.65        
Core16: 26.92        Core17: 31.20        
Core18: 29.38        Core19: 33.41        
Core20: 28.50        Core21: 31.51        
Core22: 26.34        Core23: 31.15        
Core24: 22.69        Core25: 30.38        
Core26: 25.93        Core27: 36.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 35.39
DDR read Latency(ns)
Socket0: 36444.54
Socket1: 230.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 36.64        
Core2: 26.78        Core3: 37.09        
Core4: 27.19        Core5: 36.54        
Core6: 26.70        Core7: 31.90        
Core8: 28.83        Core9: 27.76        
Core10: 26.42        Core11: 31.93        
Core12: 27.84        Core13: 40.91        
Core14: 27.00        Core15: 37.19        
Core16: 25.42        Core17: 29.72        
Core18: 28.19        Core19: 33.94        
Core20: 27.48        Core21: 31.05        
Core22: 26.04        Core23: 30.36        
Core24: 27.91        Core25: 29.73        
Core26: 26.57        Core27: 36.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 35.13
DDR read Latency(ns)
Socket0: 37720.64
Socket1: 233.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.80        Core1: 36.63        
Core2: 26.99        Core3: 38.34        
Core4: 28.68        Core5: 37.43        
Core6: 28.24        Core7: 33.48        
Core8: 27.75        Core9: 29.11        
Core10: 28.11        Core11: 32.16        
Core12: 27.93        Core13: 41.44        
Core14: 26.48        Core15: 37.68        
Core16: 26.72        Core17: 30.34        
Core18: 28.54        Core19: 34.13        
Core20: 28.06        Core21: 31.43        
Core22: 28.11        Core23: 32.56        
Core24: 28.61        Core25: 31.65        
Core26: 27.58        Core27: 36.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 35.92
DDR read Latency(ns)
Socket0: 37553.39
Socket1: 227.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 35.66        
Core2: 27.07        Core3: 37.27        
Core4: 28.77        Core5: 38.68        
Core6: 26.76        Core7: 32.62        
Core8: 26.73        Core9: 28.32        
Core10: 25.67        Core11: 31.50        
Core12: 27.29        Core13: 41.26        
Core14: 27.15        Core15: 37.97        
Core16: 26.57        Core17: 30.01        
Core18: 28.01        Core19: 31.70        
Core20: 25.95        Core21: 31.84        
Core22: 27.53        Core23: 31.95        
Core24: 29.29        Core25: 33.10        
Core26: 26.82        Core27: 35.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 35.59
DDR read Latency(ns)
Socket0: 37649.14
Socket1: 227.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9204
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409622514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409625606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204894238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204894238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204897000; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204897000; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204899032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204899032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204897852; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204897852; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004113835; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4498204; Consumed Joules: 274.55; Watts: 45.73; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2356746; Consumed DRAM Joules: 36.06; DRAM Watts: 6.01
S1P0; QPIClocks: 14409728514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409730706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204947279; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204947279; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204947243; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204947243; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204947171; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204947171; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204947157; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204947157; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004125684; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7876289; Consumed Joules: 480.73; Watts: 80.07; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6430810; Consumed DRAM Joules: 98.39; DRAM Watts: 16.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24c5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.62     274 K    891 K    0.69    0.08    0.01    0.02     9184        1       13     69
   1    1     0.16   0.18   0.90    1.20     127 M    151 M    0.16    0.21    0.08    0.09     2632    19679      151     53
   2    0     0.00   0.37   0.00    0.60    9444       65 K    0.86    0.10    0.00    0.02      504        0        0     68
   3    1     0.13   0.12   1.03    1.20     163 M    191 M    0.14    0.19    0.13    0.15     4256    21817      165     53
   4    0     0.00   0.42   0.00    0.60      11 K     62 K    0.82    0.13    0.00    0.02      168        0        0     69
   5    1     0.13   0.12   1.10    1.20     176 M    205 M    0.14    0.19    0.13    0.15     5544    22530       99     53
   6    0     0.00   0.37   0.00    0.60    7367       60 K    0.88    0.11    0.00    0.02      840        0        1     68
   7    1     0.12   0.21   0.57    1.09      65 M     78 M    0.17    0.24    0.05    0.06     1680    12079      122     53
   8    0     0.00   0.38   0.00    0.60    8457       57 K    0.85    0.10    0.00    0.02      224        0        0     67
   9    1     0.18   0.79   0.23    0.66    6461 K     10 M    0.36    0.36    0.00    0.01      280      564      221     54
  10    0     0.00   0.42   0.00    0.60    5715       55 K    0.90    0.14    0.00    0.02      504        0        0     66
  11    1     0.30   0.42   0.70    1.19      81 M    102 M    0.20    0.28    0.03    0.03      728    11001       60     53
  12    0     0.00   0.38   0.00    0.60    8406       52 K    0.84    0.15    0.00    0.02      224        1        0     68
  13    1     0.17   0.17   0.97    1.20     171 M    203 M    0.15    0.16    0.10    0.12     3024    15957       48     52
  14    0     0.00   0.38   0.00    0.60    5652       49 K    0.89    0.14    0.00    0.02      392        0        0     68
  15    1     0.11   0.29   0.37    0.84      82 M     94 M    0.13    0.21    0.08    0.09     1848     9895      165     53
  16    0     0.00   0.35   0.00    0.60    5197       43 K    0.88    0.14    0.00    0.02      280        0        0     69
  17    1     0.06   0.12   0.51    1.05      73 M     86 M    0.15    0.23    0.12    0.14     5880    14264      214     53
  18    0     0.00   0.37   0.00    0.60      10 K     66 K    0.84    0.09    0.00    0.02      112        0        0     69
  19    1     0.13   0.25   0.51    1.01      59 M     71 M    0.17    0.24    0.05    0.06     2688    11540      177     54
  20    0     0.00   0.35   0.00    0.60    7605       49 K    0.85    0.10    0.00    0.02      112        0        0     69
  21    1     0.18   0.25   0.72    1.17      72 M     90 M    0.20    0.26    0.04    0.05     1456    12598       45     54
  22    0     0.00   0.34   0.00    0.60    4156       44 K    0.91    0.10    0.00    0.02      224        0        0     70
  23    1     0.18   0.27   0.66    1.15      72 M     87 M    0.18    0.23    0.04    0.05     1792    12750      437     54
  24    0     0.00   0.36   0.00    0.60    8758       55 K    0.84    0.10    0.00    0.02      392        0        0     70
  25    1     0.16   0.24   0.65    1.12      72 M     87 M    0.17    0.25    0.05    0.06     4480    14371       39     54
  26    0     0.00   0.37   0.00    0.60    5480       50 K    0.89    0.10    0.00    0.02     2800        0        0     69
  27    1     0.13   0.31   0.41    0.90      81 M     95 M    0.14    0.22    0.06    0.08      280    10672       22     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.61     372 K   1605 K    0.77    0.10    0.00    0.02    15960        2       14     60
 SKT    1     0.15   0.23   0.67    1.10    1307 M   1556 M    0.16    0.22    0.06    0.07    36568   189717     1965     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.23   0.33    1.10    1307 M   1558 M    0.16    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   93 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.31 %

 C1 core residency: 19.11 %; C3 core residency: 0.51 %; C6 core residency: 50.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       45 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  196 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.58     0.59     229.52      30.09         152.11
 SKT   1    158.58    110.33     402.56      81.88         151.89
---------------------------------------------------------------------------------------------------------------
       *    160.15    110.92     632.08     111.97         151.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
