#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002824620 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -13;
P_0000000002858ad0 .param/l "DMEMSIZE" 1 2 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
P_0000000002858b08 .param/l "IMEMSIZE" 1 2 4, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v000000000294de70_0 .net "branch", 0 0, v00000000028e1e30_0;  1 drivers
v000000000294e690_0 .var "clk", 0 0;
v000000000294eb90_0 .var "count", 7 0;
v000000000294d970_0 .net "dmem_read_address", 31 0, L_00000000029982f0;  1 drivers
v000000000294e910_0 .net "dmem_read_data", 31 0, v00000000028e1390_0;  1 drivers
v000000000294ddd0_0 .net "dmem_read_ready", 0 0, L_00000000028dbe80;  1 drivers
L_000000000294f898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000294ef50_0 .net "dmem_read_valid", 0 0, L_000000000294f898;  1 drivers
v000000000294dbf0_0 .net "dmem_write_address", 31 0, v00000000029457d0_0;  1 drivers
v000000000294e050_0 .net "dmem_write_byte", 3 0, L_00000000028dc040;  1 drivers
v000000000294f090_0 .net "dmem_write_data", 31 0, L_00000000028dbda0;  1 drivers
v000000000294e370_0 .net "dmem_write_ready", 0 0, L_00000000028dc900;  1 drivers
L_000000000294f8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000294e550_0 .net "dmem_write_valid", 0 0, L_000000000294f8e0;  1 drivers
v000000000294e730_0 .net "exception", 0 0, v00000000028e16b0_0;  1 drivers
v000000000294dd30_0 .net "inst_fetch_pc", 31 0, v00000000028e0cb0_0;  1 drivers
v000000000294ecd0_0 .net "inst_mem_address", 31 0, v0000000002946e50_0;  1 drivers
v000000000294e410_0 .net "inst_mem_is_ready", 0 0, L_00000000028dc3c0;  1 drivers
L_000000000294f928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000294dc90_0 .net "inst_mem_is_valid", 0 0, L_000000000294f928;  1 drivers
v000000000294e4b0_0 .net "inst_mem_read_data", 31 0, v0000000002948c80_0;  1 drivers
v000000000294f1d0_0 .net "mem_write", 0 0, v00000000028e07b0_0;  1 drivers
v000000000294f270_0 .var "next_pc", 31 0;
v000000000294e7d0_0 .var "reset", 0 0;
v000000000294e870_0 .var "stall", 0 0;
v000000000294f3b0_0 .net "stall_read", 0 0, v00000000028e1250_0;  1 drivers
L_000000000294f310 .part v00000000029457d0_0, 2, 30;
L_000000000294f450 .part L_00000000029982f0, 2, 30;
L_0000000002999510 .part v0000000002946e50_0, 2, 30;
S_00000000028257f0 .scope module, "IF_ID" "IF_ID" 2 138, 3 6 0, S_0000000002824620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 1 "exception";
    .port_info 4 /INPUT 1 "inst_mem_is_valid";
    .port_info 5 /INPUT 32 "inst_mem_read_data";
    .port_info 6 /OUTPUT 1 "inst_mem_is_ready";
    .port_info 7 /OUTPUT 32 "inst_mem_address";
    .port_info 8 /OUTPUT 1 "stall_read";
    .port_info 9 /OUTPUT 32 "inst_fetch_pc";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 1 "mem_write";
P_00000000028ee290 .param/l "ADD" 1 4 46, C4<000>;
P_00000000028ee2c8 .param/l "AND" 1 4 53, C4<111>;
P_00000000028ee300 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_00000000028ee338 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_00000000028ee370 .param/l "BEQ" 1 4 26, C4<000>;
P_00000000028ee3a8 .param/l "BGE" 1 4 29, C4<101>;
P_00000000028ee3e0 .param/l "BGEU" 1 4 31, C4<111>;
P_00000000028ee418 .param/l "BLT" 1 4 28, C4<100>;
P_00000000028ee450 .param/l "BLTU" 1 4 30, C4<110>;
P_00000000028ee488 .param/l "BNE" 1 4 27, C4<001>;
P_00000000028ee4c0 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_00000000028ee4f8 .param/l "JAL" 1 4 15, C4<1101111>;
P_00000000028ee530 .param/l "JALR" 1 4 16, C4<1100111>;
P_00000000028ee568 .param/l "LB" 1 4 34, C4<000>;
P_00000000028ee5a0 .param/l "LBU" 1 4 37, C4<100>;
P_00000000028ee5d8 .param/l "LH" 1 4 35, C4<001>;
P_00000000028ee610 .param/l "LHU" 1 4 38, C4<101>;
P_00000000028ee648 .param/l "LOAD" 1 4 18, C4<0000011>;
P_00000000028ee680 .param/l "LUI" 1 4 14, C4<0110111>;
P_00000000028ee6b8 .param/l "LW" 1 4 36, C4<010>;
P_00000000028ee6f0 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_00000000028ee728 .param/l "OR" 1 4 52, C4<110>;
P_00000000028ee760 .param/l "RESET" 0 3 8, C4<00000000000000000000000000000000>;
P_00000000028ee798 .param/l "SB" 1 4 41, C4<000>;
P_00000000028ee7d0 .param/l "SH" 1 4 42, C4<001>;
P_00000000028ee808 .param/l "SLL" 1 4 47, C4<001>;
P_00000000028ee840 .param/l "SLT" 1 4 48, C4<010>;
P_00000000028ee878 .param/l "SLTU" 1 4 49, C4<011>;
P_00000000028ee8b0 .param/l "SR" 1 4 51, C4<101>;
P_00000000028ee8e8 .param/l "STORE" 1 4 19, C4<0100011>;
P_00000000028ee920 .param/l "SW" 1 4 43, C4<010>;
P_00000000028ee958 .param/l "XOR" 1 4 50, C4<100>;
L_000000000294fa90 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v00000000028e1890_0 .net/2u *"_s0", 31 0, L_000000000294fa90;  1 drivers
v00000000028e1bb0_0 .var "alu", 0 0;
v00000000028e14d0_0 .var "alu_operation", 2 0;
v00000000028e0350_0 .var "arithsubtype", 0 0;
v00000000028e1e30_0 .var "branch", 0 0;
v00000000028e1610_0 .net "clk", 0 0, v000000000294e690_0;  1 drivers
v00000000028e1d90_0 .var "dest_reg_sel", 4 0;
v00000000028e16b0_0 .var "exception", 0 0;
v00000000028e1750_0 .var "execute_immediate", 31 0;
v00000000028e1110_0 .var "flush", 0 0;
v00000000028e1a70_0 .var "illegal_inst", 0 0;
v00000000028e0ad0_0 .var "immediate", 31 0;
v00000000028e1930_0 .var "immediate_sel", 0 0;
v00000000028e0cb0_0 .var "inst_fetch_pc", 31 0;
v00000000028e1070_0 .net "inst_fetch_stall", 0 0, L_00000000029996f0;  1 drivers
v00000000028e0170_0 .net "inst_mem_address", 31 0, v0000000002946e50_0;  alias, 1 drivers
v00000000028e19d0_0 .net "inst_mem_is_ready", 0 0, L_00000000028dc3c0;  alias, 1 drivers
v00000000028e0210_0 .net "inst_mem_is_valid", 0 0, L_000000000294f928;  alias, 1 drivers
v00000000028e1c50_0 .net "inst_mem_read_data", 31 0, v0000000002948c80_0;  alias, 1 drivers
v00000000028e0c10_0 .net "instruction", 31 0, L_0000000002998930;  1 drivers
v00000000028e1cf0_0 .var "jal", 0 0;
v00000000028e0a30_0 .var "jalr", 0 0;
v00000000028e03f0_0 .var "lui", 0 0;
v00000000028e02b0_0 .var "mem_to_reg", 0 0;
v00000000028e07b0_0 .var "mem_write", 0 0;
v00000000028e11b0_0 .var "pc", 31 0;
v00000000028e0490_0 .net "reset", 0 0, v000000000294e7d0_0;  1 drivers
v00000000028e0530_0 .var "src1_select", 4 0;
v00000000028e0670_0 .var "src2_select", 4 0;
v00000000028e0710_0 .net "stall", 0 0, v000000000294e870_0;  1 drivers
v00000000028e1250_0 .var "stall_read", 0 0;
E_00000000028c7090/0 .event negedge, v00000000028e0490_0;
E_00000000028c7090/1 .event posedge, v00000000028e1610_0;
E_00000000028c7090 .event/or E_00000000028c7090/0, E_00000000028c7090/1;
E_00000000028c7910 .event edge, v00000000028e0c10_0;
L_0000000002998930 .functor MUXZ 32, v0000000002948c80_0, L_000000000294fa90, v00000000028e1110_0, C4<>;
L_00000000029996f0 .reduce/nor L_000000000294f928;
S_00000000028262a0 .scope module, "dmem" "memory" 2 99, 5 1 0, S_0000000002824620;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_ready";
    .port_info 2 /INPUT 1 "write_ready";
    .port_info 3 /INPUT 30 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "write_byte";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 30 "read_address";
P_000000000281a270 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_000000000281a2a8 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/dmem.hex";
P_000000000281a2e0 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v00000000028e0850_0 .net "clk", 0 0, v000000000294e690_0;  alias, 1 drivers
v00000000028e0d50_0 .var/i "i", 31 0;
v00000000028e0e90 .array "memory", 0 32767, 31 0;
v00000000028e0fd0_0 .net "read_addr", 14 0, L_000000000294ec30;  1 drivers
v00000000028e12f0_0 .net "read_address", 31 2, L_000000000294f450;  1 drivers
v00000000028e1390_0 .var "read_data", 31 0;
v00000000028e1430_0 .net "read_ready", 0 0, L_00000000028dbe80;  alias, 1 drivers
v00000000028e1570_0 .net "write_addr", 14 0, L_000000000294ed70;  1 drivers
v00000000028e17f0_0 .net "write_address", 31 2, L_000000000294f310;  1 drivers
v00000000028b65d0_0 .net "write_byte", 3 0, L_00000000028dc040;  alias, 1 drivers
v00000000028b6670_0 .net "write_data", 31 0, L_00000000028dbda0;  alias, 1 drivers
v00000000028b4eb0_0 .net "write_ready", 0 0, L_00000000028dc900;  alias, 1 drivers
E_00000000028c9690 .event posedge, v00000000028e1610_0;
L_000000000294ec30 .part L_000000000294f450, 0, 15;
L_000000000294ed70 .part L_000000000294f310, 0, 15;
S_000000000287bcc0 .scope module, "execute" "execute" 2 156, 6 7 0, S_0000000002824620;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inst_fetch_stall";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "stall_read";
    .port_info 6 /INPUT 1 "immediate_sel";
    .port_info 7 /INPUT 32 "execute_immediate";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "jal";
    .port_info 10 /INPUT 1 "jalr";
    .port_info 11 /INPUT 1 "lui";
    .port_info 12 /INPUT 1 "alu";
    .port_info 13 /INPUT 3 "alu_operation";
    .port_info 14 /INPUT 1 "arithsubtype";
    .port_info 15 /INPUT 32 "pc";
    .port_info 16 /INPUT 1 "dmem_read_valid";
    .port_info 17 /INPUT 5 "dest_reg_sel";
P_0000000002944a30 .param/l "ADD" 1 4 46, C4<000>;
P_0000000002944a68 .param/l "AND" 1 4 53, C4<111>;
P_0000000002944aa0 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_0000000002944ad8 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_0000000002944b10 .param/l "BEQ" 1 4 26, C4<000>;
P_0000000002944b48 .param/l "BGE" 1 4 29, C4<101>;
P_0000000002944b80 .param/l "BGEU" 1 4 31, C4<111>;
P_0000000002944bb8 .param/l "BLT" 1 4 28, C4<100>;
P_0000000002944bf0 .param/l "BLTU" 1 4 30, C4<110>;
P_0000000002944c28 .param/l "BNE" 1 4 27, C4<001>;
P_0000000002944c60 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_0000000002944c98 .param/l "JAL" 1 4 15, C4<1101111>;
P_0000000002944cd0 .param/l "JALR" 1 4 16, C4<1100111>;
P_0000000002944d08 .param/l "LB" 1 4 34, C4<000>;
P_0000000002944d40 .param/l "LBU" 1 4 37, C4<100>;
P_0000000002944d78 .param/l "LH" 1 4 35, C4<001>;
P_0000000002944db0 .param/l "LHU" 1 4 38, C4<101>;
P_0000000002944de8 .param/l "LOAD" 1 4 18, C4<0000011>;
P_0000000002944e20 .param/l "LUI" 1 4 14, C4<0110111>;
P_0000000002944e58 .param/l "LW" 1 4 36, C4<010>;
P_0000000002944e90 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_0000000002944ec8 .param/l "OR" 1 4 52, C4<110>;
P_0000000002944f00 .param/l "RESET" 0 6 9, C4<00000000000000000000000000000000>;
P_0000000002944f38 .param/l "SB" 1 4 41, C4<000>;
P_0000000002944f70 .param/l "SH" 1 4 42, C4<001>;
P_0000000002944fa8 .param/l "SLL" 1 4 47, C4<001>;
P_0000000002944fe0 .param/l "SLT" 1 4 48, C4<010>;
P_0000000002945018 .param/l "SLTU" 1 4 49, C4<011>;
P_0000000002945050 .param/l "SR" 1 4 51, C4<101>;
P_0000000002945088 .param/l "STORE" 1 4 19, C4<0100011>;
P_00000000029450c0 .param/l "SW" 1 4 43, C4<010>;
P_00000000029450f8 .param/l "XOR" 1 4 50, C4<100>;
L_00000000028dc4a0 .functor AND 1, v00000000028e02b0_0, L_0000000002998750, C4<1>, C4<1>;
L_00000000028dba20 .functor OR 1, L_00000000029996f0, L_00000000028dc4a0, C4<0>, C4<0>;
L_00000000028dbd30 .functor BUFZ 32, L_0000000002999010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028dc200 .functor OR 1, v0000000002946ef0_0, v00000000029461d0_0, C4<0>, C4<0>;
v00000000028b5ef0_0 .net *"_s1", 0 0, L_0000000002998750;  1 drivers
v00000000028b6710_0 .net *"_s11", 0 0, L_00000000029986b0;  1 drivers
v00000000028b5770_0 .net *"_s12", 32 0, L_0000000002998570;  1 drivers
v00000000028b53b0_0 .net *"_s15", 0 0, L_0000000002998390;  1 drivers
v00000000028b58b0_0 .net *"_s16", 32 0, L_0000000002998bb0;  1 drivers
v00000000028b5f90_0 .net *"_s2", 0 0, L_00000000028dc4a0;  1 drivers
L_000000000294fad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028b6030_0 .net/2u *"_s20", 0 0, L_000000000294fad8;  1 drivers
v00000000029452d0_0 .net *"_s22", 32 0, L_0000000002998250;  1 drivers
L_000000000294fb20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029455f0_0 .net/2u *"_s24", 0 0, L_000000000294fb20;  1 drivers
v0000000002946810_0 .net *"_s26", 32 0, L_00000000029995b0;  1 drivers
v0000000002946270_0 .net "alu", 0 0, v00000000028e1bb0_0;  1 drivers
v0000000002945b90_0 .net "alu_operand1", 31 0, L_00000000028dbd30;  1 drivers
v0000000002945c30_0 .net "alu_operand2", 31 0, L_0000000002998d90;  1 drivers
v0000000002945910_0 .net "alu_operation", 2 0, v00000000028e14d0_0;  1 drivers
v00000000029469f0_0 .net "arithsubtype", 0 0, v00000000028e0350_0;  1 drivers
v0000000002945230_0 .net "branch", 0 0, v00000000028e1e30_0;  alias, 1 drivers
v0000000002945eb0_0 .net "branch_stall", 0 0, L_00000000028dc200;  1 drivers
v0000000002946a90_0 .var "branch_taken", 0 0;
v0000000002946130_0 .net "clk", 0 0, v000000000294e690_0;  alias, 1 drivers
v0000000002945d70_0 .net "dest_reg_sel", 4 0, v00000000028e1d90_0;  1 drivers
v0000000002946b30_0 .net "dmem_read_valid", 0 0, L_000000000294f898;  alias, 1 drivers
v00000000029468b0_0 .net "execute_immediate", 31 0, v00000000028e1750_0;  1 drivers
v0000000002946450_0 .net "execute_stall", 0 0, L_00000000028dba20;  1 drivers
v0000000002946e50_0 .var "fetch_pc", 31 0;
v0000000002945370_0 .net "immediate_sel", 0 0, v00000000028e1930_0;  1 drivers
v0000000002946630_0 .net "inst_fetch_stall", 0 0, L_00000000029996f0;  alias, 1 drivers
v0000000002946310_0 .net "jal", 0 0, v00000000028e1cf0_0;  1 drivers
v0000000002945cd0_0 .net "jalr", 0 0, v00000000028e0a30_0;  1 drivers
v0000000002946bd0_0 .net "lui", 0 0, v00000000028e03f0_0;  1 drivers
v00000000029466d0_0 .net "mem_to_reg", 0 0, v00000000028e02b0_0;  1 drivers
v0000000002945e10_0 .net "mem_write", 0 0, v00000000028e07b0_0;  alias, 1 drivers
v0000000002947030_0 .var "next_pc", 31 0;
v0000000002945410_0 .net "pc", 31 0, v00000000028e11b0_0;  1 drivers
o00000000028ef878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002945f50_0 .net "reg_rdata2", 31 0, o00000000028ef878;  0 drivers
v00000000029454b0_0 .net "reset", 0 0, v000000000294e7d0_0;  alias, 1 drivers
v0000000002945af0_0 .var "result", 31 0;
v0000000002945ff0_0 .net "result_subs", 32 0, L_0000000002999330;  1 drivers
v0000000002946f90_0 .net "result_subu", 32 0, L_00000000029993d0;  1 drivers
v0000000002946770_0 .net "stall_read", 0 0, v00000000028e1250_0;  alias, 1 drivers
v0000000002946090_0 .var "wb_alu_operation", 2 0;
v0000000002945550_0 .var "wb_alu_to_reg", 0 0;
v00000000029461d0_0 .var "wb_branch", 0 0;
v0000000002946ef0_0 .var "wb_branch_nxt", 0 0;
v0000000002945690_0 .var "wb_dest_reg_sel", 4 0;
v0000000002945730_0 .var "wb_mem_to_reg", 0 0;
v0000000002946950_0 .var "wb_mem_write", 0 0;
v00000000029463b0_0 .var "wb_read_address", 1 0;
v0000000002946c70_0 .var "wb_result", 31 0;
v00000000029457d0_0 .var "wb_write_address", 31 0;
v0000000002946d10_0 .var "wb_write_byte", 3 0;
v0000000002945870_0 .var "wb_write_data", 31 0;
v0000000002946db0_0 .net "write_address", 31 0, L_00000000029984d0;  1 drivers
E_00000000028c9410/0 .event edge, v0000000002945c30_0, v00000000028e07b0_0, v00000000028e11b0_0, v00000000028e1cf0_0;
E_00000000028c9410/1 .event edge, v00000000028e0a30_0, v00000000028e1750_0, v00000000028e03f0_0, v00000000028e14d0_0;
E_00000000028c9410/2 .event edge, v00000000028e0350_0, v0000000002945b90_0, v0000000002945ff0_0, v0000000002946f90_0;
E_00000000028c9410/3 .event edge, v00000000028e1bb0_0;
E_00000000028c9410 .event/or E_00000000028c9410/0, E_00000000028c9410/1, E_00000000028c9410/2, E_00000000028c9410/3;
E_00000000028c9250/0 .event edge, v0000000002946e50_0, v0000000002945eb0_0, v00000000028e11b0_0, v00000000028e1750_0;
E_00000000028c9250/1 .event edge, v00000000028e1cf0_0, v0000000002945b90_0, v00000000028e0a30_0, v00000000028e14d0_0;
E_00000000028c9250/2 .event edge, v0000000002945ff0_0, v0000000002946f90_0, v00000000028e1e30_0;
E_00000000028c9250 .event/or E_00000000028c9250/0, E_00000000028c9250/1, E_00000000028c9250/2;
L_0000000002998750 .reduce/nor L_000000000294f898;
L_0000000002998d90 .functor MUXZ 32, o00000000028ef878, v00000000028e1750_0, v00000000028e1930_0, C4<>;
L_00000000029986b0 .part L_00000000028dbd30, 31, 1;
L_0000000002998570 .concat [ 32 1 0 0], L_00000000028dbd30, L_00000000029986b0;
L_0000000002998390 .part L_0000000002998d90, 31, 1;
L_0000000002998bb0 .concat [ 32 1 0 0], L_0000000002998d90, L_0000000002998390;
L_0000000002999330 .arith/sub 33, L_0000000002998570, L_0000000002998bb0;
L_0000000002998250 .concat [ 32 1 0 0], L_00000000028dbd30, L_000000000294fad8;
L_00000000029995b0 .concat [ 32 1 0 0], L_0000000002998d90, L_000000000294fb20;
L_00000000029993d0 .arith/sub 33, L_0000000002998250, L_00000000029995b0;
L_00000000029984d0 .arith/sum 32, L_00000000028dbd30, v00000000028e1750_0;
L_00000000029982f0 .arith/sum 32, L_00000000028dbd30, v00000000028e1750_0;
S_0000000002888f20 .scope module, "inst_mem" "memory" 2 122, 5 1 0, S_0000000002824620;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_ready";
    .port_info 2 /INPUT 1 "write_ready";
    .port_info 3 /INPUT 30 "write_address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "write_byte";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 30 "read_address";
P_0000000002826430 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_0000000002826468 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/imem.hex";
P_00000000028264a0 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0000000002946590_0 .net "clk", 0 0, v000000000294e690_0;  alias, 1 drivers
v00000000029459b0_0 .var/i "i", 31 0;
v0000000002945190 .array "memory", 0 32767, 31 0;
v0000000002945a50_0 .net "read_addr", 14 0, L_000000000294f4f0;  1 drivers
v00000000028b51d0_0 .net "read_address", 31 2, L_0000000002999510;  1 drivers
v0000000002948c80_0 .var "read_data", 31 0;
v00000000029471a0_0 .net "read_ready", 0 0, L_00000000028dc3c0;  alias, 1 drivers
v00000000029486e0_0 .net "write_addr", 14 0, L_0000000002997cb0;  1 drivers
L_000000000294f9b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002947ec0_0 .net "write_address", 31 2, L_000000000294f9b8;  1 drivers
L_000000000294fa48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000029483c0_0 .net "write_byte", 3 0, L_000000000294fa48;  1 drivers
L_000000000294fa00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002948460_0 .net "write_data", 31 0, L_000000000294fa00;  1 drivers
L_000000000294f970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029479c0_0 .net "write_ready", 0 0, L_000000000294f970;  1 drivers
L_000000000294f4f0 .part L_0000000002999510, 0, 15;
L_0000000002997cb0 .part L_000000000294f9b8, 0, 15;
S_000000000283bdb0 .scope module, "wb" "wb" 2 180, 7 4 0, S_0000000002824620;
 .timescale -9 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "wb_read_address";
    .port_info 3 /INPUT 1 "wb_branch";
    .port_info 4 /INPUT 5 "src1_select";
    .port_info 5 /INPUT 5 "src2_select";
    .port_info 6 /INPUT 1 "wb_alu_to_reg";
    .port_info 7 /INPUT 5 "wb_dest_reg_sel";
    .port_info 8 /INPUT 32 "wb_result";
    .port_info 9 /INPUT 1 "wb_mem_to_reg";
    .port_info 10 /INPUT 3 "wb_alu_operation";
    .port_info 11 /OUTPUT 1 "dmem_write_ready";
    .port_info 12 /OUTPUT 1 "dmem_read_ready";
    .port_info 13 /INPUT 32 "dmem_read_data";
    .port_info 14 /INPUT 1 "dmem_write_valid";
    .port_info 15 /INPUT 1 "dmem_read_valid";
    .port_info 16 /OUTPUT 32 "dmem_write_address";
    .port_info 17 /OUTPUT 32 "dmem_read_address";
    .port_info 18 /OUTPUT 32 "dmem_write_data";
    .port_info 19 /OUTPUT 4 "dmem_write_byte";
P_0000000002949160 .param/l "ADD" 1 4 46, C4<000>;
P_0000000002949198 .param/l "AND" 1 4 53, C4<111>;
P_00000000029491d0 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_0000000002949208 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_0000000002949240 .param/l "BEQ" 1 4 26, C4<000>;
P_0000000002949278 .param/l "BGE" 1 4 29, C4<101>;
P_00000000029492b0 .param/l "BGEU" 1 4 31, C4<111>;
P_00000000029492e8 .param/l "BLT" 1 4 28, C4<100>;
P_0000000002949320 .param/l "BLTU" 1 4 30, C4<110>;
P_0000000002949358 .param/l "BNE" 1 4 27, C4<001>;
P_0000000002949390 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_00000000029493c8 .param/l "JAL" 1 4 15, C4<1101111>;
P_0000000002949400 .param/l "JALR" 1 4 16, C4<1100111>;
P_0000000002949438 .param/l "LB" 1 4 34, C4<000>;
P_0000000002949470 .param/l "LBU" 1 4 37, C4<100>;
P_00000000029494a8 .param/l "LH" 1 4 35, C4<001>;
P_00000000029494e0 .param/l "LHU" 1 4 38, C4<101>;
P_0000000002949518 .param/l "LOAD" 1 4 18, C4<0000011>;
P_0000000002949550 .param/l "LUI" 1 4 14, C4<0110111>;
P_0000000002949588 .param/l "LW" 1 4 36, C4<010>;
P_00000000029495c0 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_00000000029495f8 .param/l "OR" 1 4 52, C4<110>;
P_0000000002949630 .param/l "RESET" 0 7 5, C4<00000000000000000000000000000000>;
P_0000000002949668 .param/l "SB" 1 4 41, C4<000>;
P_00000000029496a0 .param/l "SH" 1 4 42, C4<001>;
P_00000000029496d8 .param/l "SLL" 1 4 47, C4<001>;
P_0000000002949710 .param/l "SLT" 1 4 48, C4<010>;
P_0000000002949748 .param/l "SLTU" 1 4 49, C4<011>;
P_0000000002949780 .param/l "SR" 1 4 51, C4<101>;
P_00000000029497b8 .param/l "STORE" 1 4 19, C4<0100011>;
P_00000000029497f0 .param/l "SW" 1 4 43, C4<010>;
P_0000000002949828 .param/l "XOR" 1 4 50, C4<100>;
L_00000000028dc3c0 .functor AND 1, L_00000000029978f0, L_00000000029990b0, C4<1>, C4<1>;
L_00000000028dbb00 .functor AND 1, v0000000002945730_0, L_0000000002997a30, C4<1>, C4<1>;
L_00000000028dc510 .functor OR 1, L_00000000028dba20, L_00000000028dbb00, C4<0>, C4<0>;
L_00000000028dc7b0 .functor OR 1, v000000000294e9b0_0, v000000000294f770_0, C4<0>, C4<0>;
L_00000000028dbe80 .functor BUFZ 1, v00000000028e02b0_0, C4<0>, C4<0>, C4<0>;
L_00000000028dc900 .functor BUFZ 1, v0000000002946950_0, C4<0>, C4<0>, C4<0>;
L_00000000028dbda0 .functor BUFZ 32, v0000000002945870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028dc040 .functor BUFZ 4, v0000000002946d10_0, C4<0000>, C4<0000>, C4<0000>;
L_00000000028dc0b0 .functor AND 1, L_0000000002997fd0, v0000000002945550_0, C4<1>, C4<1>;
L_00000000028dc120 .functor AND 1, L_00000000028dc0b0, L_00000000029981b0, C4<1>, C4<1>;
L_00000000028409e0 .functor AND 1, L_0000000002999790, v0000000002945550_0, C4<1>, C4<1>;
L_00000000028405f0 .functor AND 1, L_00000000028409e0, L_0000000002997e90, C4<1>, C4<1>;
L_0000000002840b30 .functor AND 1, L_00000000029991f0, v0000000002945550_0, C4<1>, C4<1>;
L_0000000002840820 .functor AND 1, L_0000000002840b30, L_00000000029987f0, C4<1>, C4<1>;
v0000000002948e60_0 .net *"_s10", 0 0, L_00000000028dbb00;  1 drivers
v0000000002948500_0 .net *"_s27", 0 0, L_0000000002997fd0;  1 drivers
v0000000002947740_0 .net *"_s28", 0 0, L_00000000028dc0b0;  1 drivers
v0000000002947f60_0 .net *"_s3", 0 0, L_00000000029978f0;  1 drivers
v00000000029485a0_0 .net *"_s30", 0 0, L_00000000029981b0;  1 drivers
L_000000000294fb68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000029481e0_0 .net/2u *"_s34", 4 0, L_000000000294fb68;  1 drivers
v0000000002947ce0_0 .net *"_s36", 0 0, L_0000000002997b70;  1 drivers
L_000000000294fbb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002948be0_0 .net/2u *"_s38", 31 0, L_000000000294fbb0;  1 drivers
v0000000002947420_0 .net *"_s41", 0 0, L_0000000002999790;  1 drivers
v0000000002948280_0 .net *"_s42", 0 0, L_00000000028409e0;  1 drivers
v00000000029477e0_0 .net *"_s44", 0 0, L_0000000002997e90;  1 drivers
v00000000029474c0_0 .net *"_s46", 0 0, L_00000000028405f0;  1 drivers
v0000000002948780_0 .net *"_s48", 31 0, L_0000000002998430;  1 drivers
v0000000002948820_0 .net *"_s5", 0 0, L_00000000029990b0;  1 drivers
v0000000002947880_0 .net *"_s50", 31 0, L_0000000002998610;  1 drivers
v00000000029488c0_0 .net *"_s52", 6 0, L_0000000002999650;  1 drivers
L_000000000294fbf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000029472e0_0 .net *"_s55", 1 0, L_000000000294fbf8;  1 drivers
L_000000000294fc40 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000002947560_0 .net/2u *"_s56", 6 0, L_000000000294fc40;  1 drivers
v00000000029476a0_0 .net *"_s58", 6 0, L_0000000002997ad0;  1 drivers
v0000000002948000_0 .net *"_s60", 31 0, L_0000000002997990;  1 drivers
L_000000000294fc88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002947ba0_0 .net/2u *"_s64", 4 0, L_000000000294fc88;  1 drivers
v0000000002948960_0 .net *"_s66", 0 0, L_0000000002999290;  1 drivers
L_000000000294fcd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002948dc0_0 .net/2u *"_s68", 31 0, L_000000000294fcd0;  1 drivers
v00000000029480a0_0 .net *"_s71", 0 0, L_00000000029991f0;  1 drivers
v0000000002948640_0 .net *"_s72", 0 0, L_0000000002840b30;  1 drivers
v0000000002948140_0 .net *"_s74", 0 0, L_00000000029987f0;  1 drivers
v0000000002947380_0 .net *"_s76", 0 0, L_0000000002840820;  1 drivers
v0000000002947a60_0 .net *"_s78", 31 0, L_0000000002998890;  1 drivers
v0000000002947600_0 .net *"_s80", 31 0, L_0000000002997c10;  1 drivers
v0000000002948a00_0 .net *"_s82", 6 0, L_0000000002998c50;  1 drivers
L_000000000294fd18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002948320_0 .net *"_s85", 1 0, L_000000000294fd18;  1 drivers
L_000000000294fd60 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000002948aa0_0 .net/2u *"_s86", 6 0, L_000000000294fd60;  1 drivers
v0000000002947920_0 .net *"_s88", 6 0, L_00000000029989d0;  1 drivers
v0000000002947d80_0 .net *"_s9", 0 0, L_0000000002997a30;  1 drivers
v0000000002947b00_0 .net *"_s90", 31 0, L_0000000002997d50;  1 drivers
v0000000002947c40_0 .net "clk", 0 0, v000000000294e690_0;  alias, 1 drivers
v0000000002948f00_0 .net "dmem_read_address", 31 0, L_00000000029982f0;  alias, 1 drivers
v0000000002948fa0_0 .net "dmem_read_data", 31 0, v00000000028e1390_0;  alias, 1 drivers
v0000000002948b40_0 .net "dmem_read_ready", 0 0, L_00000000028dbe80;  alias, 1 drivers
v0000000002949040_0 .net "dmem_read_valid", 0 0, L_000000000294f898;  alias, 1 drivers
v0000000002948d20_0 .net "dmem_write_address", 31 0, v00000000029457d0_0;  alias, 1 drivers
v0000000002947240_0 .net "dmem_write_byte", 3 0, L_00000000028dc040;  alias, 1 drivers
v0000000002947e20_0 .net "dmem_write_data", 31 0, L_00000000028dbda0;  alias, 1 drivers
v000000000294f6d0_0 .net "dmem_write_ready", 0 0, L_00000000028dc900;  alias, 1 drivers
v000000000294e190_0 .net "dmem_write_valid", 0 0, L_000000000294f8e0;  alias, 1 drivers
v000000000294eff0_0 .var/i "i", 31 0;
v000000000294f130_0 .net "reg_rdata1", 31 0, L_0000000002999010;  1 drivers
v000000000294ea50_0 .net "reg_rdata2", 31 0, L_0000000002998a70;  1 drivers
v000000000294df10 .array "regs", 1 31, 31 0;
v000000000294f590_0 .net "reset", 0 0, v000000000294e7d0_0;  alias, 1 drivers
v000000000294e5f0_0 .net "src1_select", 4 0, v00000000028e0530_0;  1 drivers
v000000000294eeb0_0 .net "src2_select", 4 0, v00000000028e0670_0;  1 drivers
v000000000294e0f0_0 .net "temp", 0 0, L_00000000028dc120;  1 drivers
v000000000294e230_0 .net "wb_alu_operation", 2 0, v0000000002946090_0;  1 drivers
v000000000294dfb0_0 .net "wb_alu_to_reg", 0 0, v0000000002945550_0;  1 drivers
v000000000294da10_0 .net "wb_branch", 0 0, v00000000029461d0_0;  1 drivers
v000000000294f630_0 .net "wb_dest_reg_sel", 4 0, v0000000002945690_0;  1 drivers
v000000000294dab0_0 .net "wb_mem_to_reg", 0 0, v0000000002945730_0;  1 drivers
v000000000294e9b0_0 .var "wb_nop", 0 0;
v000000000294f770_0 .var "wb_nop_more", 0 0;
v000000000294d8d0_0 .net "wb_nop_stall", 0 0, L_00000000028dc7b0;  1 drivers
v000000000294e2d0_0 .net "wb_read_address", 1 0, v00000000029463b0_0;  1 drivers
v000000000294eaf0_0 .var "wb_read_data", 31 0;
v000000000294ee10_0 .net "wb_result", 31 0, v0000000002946c70_0;  1 drivers
v000000000294db50_0 .net "wb_stall", 0 0, L_00000000028dc510;  1 drivers
E_00000000028c8f50 .event edge, v0000000002946090_0, v00000000029463b0_0, v00000000028e1390_0;
L_00000000029978f0 .reduce/nor v00000000028e1250_0;
L_00000000029990b0 .reduce/nor L_00000000028dc510;
L_0000000002997a30 .reduce/nor L_000000000294f8e0;
L_0000000002997fd0 .reduce/nor L_00000000028dc7b0;
L_00000000029981b0 .cmp/eq 5, v0000000002945690_0, v00000000028e0530_0;
L_0000000002997b70 .cmp/eq 5, v00000000028e0530_0, L_000000000294fb68;
L_0000000002999790 .reduce/nor L_00000000028dc7b0;
L_0000000002997e90 .cmp/eq 5, v0000000002945690_0, v00000000028e0530_0;
L_0000000002998430 .functor MUXZ 32, v0000000002946c70_0, v000000000294eaf0_0, v0000000002945730_0, C4<>;
L_0000000002998610 .array/port v000000000294df10, L_0000000002997ad0;
L_0000000002999650 .concat [ 5 2 0 0], v00000000028e0530_0, L_000000000294fbf8;
L_0000000002997ad0 .arith/sub 7, L_0000000002999650, L_000000000294fc40;
L_0000000002997990 .functor MUXZ 32, L_0000000002998610, L_0000000002998430, L_00000000028405f0, C4<>;
L_0000000002999010 .functor MUXZ 32, L_0000000002997990, L_000000000294fbb0, L_0000000002997b70, C4<>;
L_0000000002999290 .cmp/eq 5, v00000000028e0670_0, L_000000000294fc88;
L_00000000029991f0 .reduce/nor L_00000000028dc7b0;
L_00000000029987f0 .cmp/eq 5, v0000000002945690_0, v00000000028e0670_0;
L_0000000002998890 .functor MUXZ 32, v0000000002946c70_0, v000000000294eaf0_0, v0000000002945730_0, C4<>;
L_0000000002997c10 .array/port v000000000294df10, L_00000000029989d0;
L_0000000002998c50 .concat [ 5 2 0 0], v00000000028e0670_0, L_000000000294fd18;
L_00000000029989d0 .arith/sub 7, L_0000000002998c50, L_000000000294fd60;
L_0000000002997d50 .functor MUXZ 32, L_0000000002997c10, L_0000000002998890, L_0000000002840820, C4<>;
L_0000000002998a70 .functor MUXZ 32, L_0000000002997d50, L_000000000294fcd0, L_0000000002999290, C4<>;
    .scope S_00000000028262a0;
T_0 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028e0d50_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000028e0d50_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000028e0d50_0;
    %store/vec4a v00000000028e0e90, 4, 0;
    %load/vec4 v00000000028e0d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028e0d50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %vpi_call 5 34 "$readmemh", P_000000000281a2a8, v00000000028e0e90, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000028262a0;
T_1 ;
    %wait E_00000000028c9690;
    %load/vec4 v00000000028b4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000028e1570_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e0e90, 0, 4;
T_1.2 ;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000028e1570_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e0e90, 4, 5;
T_1.4 ;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000028e1570_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e0e90, 4, 5;
T_1.6 ;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000028e1570_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028e0e90, 4, 5;
T_1.8 ;
T_1.0 ;
    %load/vec4 v00000000028e1430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v00000000028b4eb0_0;
    %load/vec4 v00000000028e0fd0_0;
    %load/vec4 v00000000028e1570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %load/vec4 v00000000028e0fd0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e0e90, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000028e1390_0, 4, 5;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %load/vec4 v00000000028e0fd0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e0e90, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000028e1390_0, 4, 5;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %load/vec4 v00000000028e0fd0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e0e90, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000028e1390_0, 4, 5;
    %load/vec4 v00000000028b65d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %load/vec4 v00000000028b6670_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %load/vec4 v00000000028e0fd0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e0e90, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000028e1390_0, 4, 5;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000000028e0fd0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v00000000028e0e90, 4;
    %assign/vec4 v00000000028e1390_0, 0;
T_1.13 ;
T_1.10 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002888f20;
T_2 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029459b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000000029459b0_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000029459b0_0;
    %store/vec4a v0000000002945190, 4, 0;
    %load/vec4 v00000000029459b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029459b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %vpi_call 5 34 "$readmemh", P_0000000002826468, v0000000002945190, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002888f20;
T_3 ;
    %wait E_00000000028c9690;
    %load/vec4 v00000000029479c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029486e0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002945190, 0, 4;
T_3.2 ;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029486e0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002945190, 4, 5;
T_3.4 ;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029486e0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002945190, 4, 5;
T_3.6 ;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000029486e0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002945190, 4, 5;
T_3.8 ;
T_3.0 ;
    %load/vec4 v00000000029471a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v00000000029479c0_0;
    %load/vec4 v0000000002945a50_0;
    %load/vec4 v00000000029486e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0000000002945a50_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002945190, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002948c80_0, 4, 5;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0000000002945a50_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002945190, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002948c80_0, 4, 5;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0000000002945a50_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002945190, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002948c80_0, 4, 5;
    %load/vec4 v00000000029483c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %load/vec4 v0000000002948460_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0000000002945a50_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002945190, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002948c80_0, 4, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000000002945a50_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0000000002945190, 4;
    %assign/vec4 v0000000002948c80_0, 0;
T_3.13 ;
T_3.10 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000028257f0;
T_4 ;
    %wait E_00000000028c7090;
    %load/vec4 v00000000028e0490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e16b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028e1a70_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000028e0170_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028e16b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000028257f0;
T_5 ;
    %wait E_00000000028c7090;
    %load/vec4 v00000000028e0490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028e1250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028e1110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028e0710_0;
    %assign/vec4 v00000000028e1250_0, 0;
    %load/vec4 v00000000028e1250_0;
    %assign/vec4 v00000000028e1110_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000028257f0;
T_6 ;
    %wait E_00000000028c7910;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028e1a70_0, 0, 1;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028e1a70_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028e0c10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028e0c10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028e0c10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028e0c10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000000028e0ad0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000028257f0;
T_7 ;
    %wait E_00000000028c7090;
    %load/vec4 v00000000028e0490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e1750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e1930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e1bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e1cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e0a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e1e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e11b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028e0530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028e0670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028e1d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000028e14d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e0350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e07b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028e02b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028e1250_0;
    %nor/r;
    %load/vec4 v00000000028e1070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000000028e0ad0_0;
    %assign/vec4 v00000000028e1750_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v00000000028e1930_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v00000000028e1bb0_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028e03f0_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028e1cf0_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028e0a30_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028e1e30_0, 0;
    %load/vec4 v00000000028e0cb0_0;
    %assign/vec4 v00000000028e11b0_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000028e0530_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000028e0670_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000028e1d90_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v00000000028e14d0_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 1, 30, 6;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %assign/vec4 v00000000028e0350_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028e07b0_0, 0;
    %load/vec4 v00000000028e0c10_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000000028e02b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000287bcc0;
T_8 ;
    %wait E_00000000028c9250;
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002945eb0_0;
    %nor/r;
    %store/vec4 v0000000002946a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000000002946310_0;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %load/vec4 v0000000002945cd0_0;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %load/vec4 v0000000002945230_0;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002947030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %store/vec4 v0000000002947030_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000000002945b90_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %store/vec4 v0000000002947030_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000000002945910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v0000000002946e50_0;
    %store/vec4 v0000000002947030_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0000000002945ff0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_8.13, 8;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002945ff0_0;
    %cmpi/ne 0, 0, 33;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
T_8.15 ;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0000000002945ff0_0;
    %cmpi/ne 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_8.17, 8;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002945ff0_0;
    %cmpi/e 0, 0, 33;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
T_8.19 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0000000002945ff0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_8.21, 8;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002945ff0_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
T_8.23 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0000000002945ff0_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.25, 8;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %jmp/1 T_8.26, 8;
T_8.25 ; End of true expr.
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.26, 8;
 ; End of false expr.
    %blend;
T_8.26;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002945ff0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
T_8.27 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0000000002946f90_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_8.29, 8;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002946f90_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
T_8.31 ;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0000000002946f90_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.33, 8;
    %load/vec4 v0000000002945410_0;
    %load/vec4 v00000000029468b0_0;
    %add;
    %jmp/1 T_8.34, 8;
T_8.33 ; End of true expr.
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/0 T_8.34, 8;
 ; End of false expr.
    %blend;
T_8.34;
    %store/vec4 v0000000002947030_0, 0, 32;
    %load/vec4 v0000000002946f90_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946a90_0, 0, 1;
T_8.35 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000287bcc0;
T_9 ;
    %wait E_00000000028c9410;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000000002945e10_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v0000000002946310_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v0000000002945cd0_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %load/vec4 v0000000002946bd0_0;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %load/vec4 v0000000002946270_0;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0000000002945c30_0;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0000000002945410_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000000002945410_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000000029468b0_0;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000000002945910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v00000000029469f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.17, 4;
    %load/vec4 v0000000002945b90_0;
    %load/vec4 v0000000002945c30_0;
    %add;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0000000002945b90_0;
    %load/vec4 v0000000002945c30_0;
    %sub;
    %store/vec4 v0000000002945af0_0, 0, 32;
T_9.18 ;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000002945b90_0;
    %ix/getv 4, v0000000002945c30_0;
    %shiftl 4;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000002945ff0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000002946f90_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0 T_9.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000002945b90_0;
    %load/vec4 v0000000002945c30_0;
    %xor;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v00000000029469f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000002945b90_0;
    %ix/getv 4, v0000000002945c30_0;
    %shiftr 4;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v0000000002945b90_0;
    %ix/getv 4, v0000000002945c30_0;
    %shiftr/s 4;
    %store/vec4 v0000000002945af0_0, 0, 32;
T_9.24 ;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000002945b90_0;
    %load/vec4 v0000000002945c30_0;
    %or;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000002945b90_0;
    %load/vec4 v0000000002945c30_0;
    %and;
    %store/vec4 v0000000002945af0_0, 0, 32;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000287bcc0;
T_10 ;
    %wait E_00000000028c7090;
    %load/vec4 v00000000029454b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002946e50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002946770_0;
    %nor/r;
    %load/vec4 v0000000002946450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000000002945eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v0000000002946e50_0;
    %addi 4, 0, 32;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v0000000002947030_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v0000000002946e50_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000287bcc0;
T_11 ;
    %wait E_00000000028c7090;
    %load/vec4 v00000000029454b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002946c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002946950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002945550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002945690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029461d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002946ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002945730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029463b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002946090_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000002946450_0;
    %nor/r;
    %load/vec4 v0000000002946770_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000000002945af0_0;
    %assign/vec4 v0000000002946c70_0, 0;
    %load/vec4 v0000000002945e10_0;
    %load/vec4 v0000000002945eb0_0;
    %nor/r;
    %and;
    %assign/vec4 v0000000002946950_0, 0;
    %load/vec4 v0000000002946270_0;
    %load/vec4 v0000000002946bd0_0;
    %or;
    %load/vec4 v0000000002946310_0;
    %or;
    %load/vec4 v0000000002945cd0_0;
    %or;
    %load/vec4 v00000000029466d0_0;
    %or;
    %assign/vec4 v0000000002945550_0, 0;
    %load/vec4 v0000000002945d70_0;
    %assign/vec4 v0000000002945690_0, 0;
    %load/vec4 v0000000002946a90_0;
    %assign/vec4 v00000000029461d0_0, 0;
    %load/vec4 v00000000029461d0_0;
    %assign/vec4 v0000000002946ef0_0, 0;
    %load/vec4 v00000000029466d0_0;
    %assign/vec4 v0000000002945730_0, 0;
    %load/vec4 v0000000002948f00_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v00000000029463b0_0, 0;
    %load/vec4 v0000000002945910_0;
    %assign/vec4 v0000000002946090_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000287bcc0;
T_12 ;
    %wait E_00000000028c7090;
    %load/vec4 v00000000029454b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029457d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002945870_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002946450_0;
    %nor/r;
    %load/vec4 v0000000002946770_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002945e10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000000002946db0_0;
    %assign/vec4 v00000000029457d0_0, 0;
    %load/vec4 v0000000002945910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000000002945870_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0000000002945c30_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %assign/vec4 v0000000002945870_0, 0;
    %load/vec4 v0000000002946db0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0000000002945c30_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %assign/vec4 v0000000002945870_0, 0;
    %load/vec4 v0000000002946db0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_12.14, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0000000002945c30_0;
    %assign/vec4 v0000000002945870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000002946d10_0, 0;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000283bdb0;
T_13 ;
    %wait E_00000000028c7090;
    %load/vec4 v000000000294f590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028e0cb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000028e1250_0;
    %nor/r;
    %load/vec4 v000000000294db50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000000002946e50_0;
    %assign/vec4 v00000000028e0cb0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000283bdb0;
T_14 ;
    %wait E_00000000028c7090;
    %load/vec4 v000000000294f590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000294e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000294f770_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000028e1250_0;
    %nor/r;
    %load/vec4 v0000000002946450_0;
    %load/vec4 v0000000002945730_0;
    %load/vec4 v000000000294e190_0;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000000000294da10_0;
    %assign/vec4 v000000000294e9b0_0, 0;
    %load/vec4 v000000000294e9b0_0;
    %assign/vec4 v000000000294f770_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000283bdb0;
T_15 ;
    %wait E_00000000028c8f50;
    %load/vec4 v000000000294e230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v000000000294e2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.11;
T_15.8 ;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v000000000294e2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %load/vec4 v0000000002948fa0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0000000002948fa0_0;
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000000000294e2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %jmp T_15.18;
T_15.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.18;
T_15.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.18;
T_15.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.18;
T_15.18 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000000000294e2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.19, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.20, 8;
T_15.19 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002948fa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_15.20, 8;
 ; End of false expr.
    %blend;
T_15.20;
    %store/vec4 v000000000294eaf0_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000283bdb0;
T_16 ;
    %wait E_00000000028c7090;
    %load/vec4 v000000000294f590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000294eff0_0, 0, 32;
T_16.2 ;
    %load/vec4 v000000000294eff0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000294eff0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000294df10, 0, 4;
    %load/vec4 v000000000294eff0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000294eff0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000000000294dfb0_0;
    %load/vec4 v00000000028e1250_0;
    %nor/r;
    %and;
    %load/vec4 v000000000294db50_0;
    %load/vec4 v000000000294d8d0_0;
    %or;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000000000294dab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.6, 8;
    %load/vec4 v000000000294eaf0_0;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %load/vec4 v000000000294ee10_0;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %load/vec4 v000000000294f630_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000294df10, 0, 4;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002824620;
T_17 ;
    %vpi_call 2 41 "$monitor", "time: %t , dmem_write_address =%d", $time, v0000000002945c30_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000000002824620;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000294e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000294e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000294e870_0, 0;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000028c9690;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000294e7d0_0, 0;
    %pushi/vec4 10, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000028c9690;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000294e870_0, 0;
    %end;
    .thread T_18;
    .scope S_0000000002824620;
T_19 ;
    %delay 100000, 0;
    %load/vec4 v000000000294e690_0;
    %inv;
    %assign/vec4 v000000000294e690_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000002824620;
T_20 ;
    %wait E_00000000028c7090;
    %load/vec4 v000000000294e7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000294f270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000294eb90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000000000294dd30_0;
    %assign/vec4 v000000000294f270_0, 0;
    %load/vec4 v000000000294f270_0;
    %load/vec4 v000000000294dd30_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000000000294eb90_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000294eb90_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000294eb90_0, 0;
T_20.3 ;
    %load/vec4 v000000000294eb90_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.4, 5;
    %vpi_call 2 77 "$display", "Executing timeout" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 78 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000002824620;
T_21 ;
    %wait E_00000000028c9690;
    %load/vec4 v000000000294e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 2 86 "$display", "All instructions are Fetched" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 87 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000002824620;
T_22 ;
    %wait E_00000000028c9690;
    %load/vec4 v000000000294e410_0;
    %load/vec4 v000000000294ecd0_0;
    %parti/s 15, 17, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call 2 207 "$display", "IMEM address %x out of range", v000000000294ecd0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 208 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_wb.v";
    "IF_ID.v";
    "./opcode.vh";
    "memory.v";
    "execute.v";
    "wb.v";
