Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Broah\lab3\stopwatch\time_counter.v" into library work
Parsing module <time_counter>.
Analyzing Verilog file "C:\Users\152\Broah\lab3\stopwatch\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\152\Broah\lab3\stopwatch\clockdivider.v" into library work
Parsing module <clockdivider>.
Analyzing Verilog file "C:\Users\152\Broah\lab3\stopwatch\stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatch>.
WARNING:HDLCompiler:1127 - "C:\Users\152\Broah\lab3\stopwatch\stopwatch.v" Line 94: Assignment to back ignored, since the identifier is never used

Elaborating module <clockdivider>.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\clockdivider.v" Line 56: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\clockdivider.v" Line 73: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\clockdivider.v" Line 81: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <time_counter>.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\time_counter.v" Line 44: Result of 6-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\time_counter.v" Line 68: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\time_counter.v" Line 81: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:189 - "C:\Users\152\Broah\lab3\stopwatch\stopwatch.v" Line 128: Size mismatch in connection of port <min>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\152\Broah\lab3\stopwatch\stopwatch.v" Line 139: Size mismatch in connection of port <min>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Broah\lab3\stopwatch\display.v" Line 55: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "C:\Users\152\Broah\lab3\stopwatch\stopwatch.v".
INFO:Xst:3210 - "C:\Users\152\Broah\lab3\stopwatch\stopwatch.v" line 131: Output port <ovf> of the instance <minutes> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <prevpause>.
    Found 1-bit register for signal <curpause>.
    Found 1-bit register for signal <pause>.
    Found 1-bit register for signal <n0030>.
    Found 1-bit adder for signal <led[0]_onehz_add_1_OUT<0>> created at line 66.
    WARNING:Xst:2404 -  FFs/Latches <led<7:1>> (without init value) have a constant value of 1 in block <stopwatch>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <stopwatch> synthesized.

Synthesizing Unit <clockdivider>.
    Related source file is "C:\Users\152\Broah\lab3\stopwatch\clockdivider.v".
    Found 18-bit register for signal <fhundcounter>.
    Found 1-bit register for signal <onehzcounter>.
    Found 26-bit register for signal <twohzcounter>.
    Found 1-bit register for signal <twohz>.
    Found 1-bit register for signal <onehz>.
    Found 1-bit register for signal <fivehundhz>.
    Found 18-bit adder for signal <fhundcounter[17]_GND_2_o_add_2_OUT> created at line 56.
    Found 1-bit adder for signal <onehzcounter_PWR_2_o_add_9_OUT<0>> created at line 73.
    Found 26-bit adder for signal <twohzcounter[25]_GND_2_o_add_11_OUT> created at line 81.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <clockdivider> synthesized.

Synthesizing Unit <time_counter>.
    Related source file is "C:\Users\152\Broah\lab3\stopwatch\time_counter.v".
    Found 1-bit register for signal <ovf>.
    Found 6-bit register for signal <val>.
    Found 1-bit register for signal <last_back>.
    Found 6-bit adder for signal <val[5]_GND_3_o_add_8_OUT> created at line 81.
    Found 6-bit subtractor for signal <GND_3_o_GND_3_o_sub_6_OUT<5:0>> created at line 68.
    Found 1-bit comparator not equal for signal <n0000> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <time_counter> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_4_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_4_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_4_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_4_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_4_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_5_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_5_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\152\Broah\lab3\stopwatch\display.v".
    Found 4-bit register for signal <an>.
    Found 4-bit register for signal <esel>.
    Found 8-bit register for signal <display_seg>.
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_6_o_add_3_OUT> created at line 55.
    Found 4x4-bit Read Only RAM for signal <counter[1]_PWR_7_o_wide_mux_5_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <counter[1]_GND_6_o_wide_mux_6_OUT> created at line 64.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 33
 1-bit adder                                           : 2
 10-bit adder                                          : 4
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 10
 6-bit addsub                                          : 2
 7-bit adder                                           : 4
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 20
 1-bit register                                        : 12
 18-bit register                                       : 1
 2-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 30
 1-bit comparator not equal                            : 2
 10-bit comparator lessequal                           : 4
 6-bit comparator lessequal                            : 12
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 114
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 14

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <display_seg_7> (without init value) has a constant value of 1 in block <disp>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clockdivider>.
The following registers are absorbed into counter <fhundcounter>: 1 register on signal <fhundcounter>.
The following registers are absorbed into counter <onehzcounter>: 1 register on signal <onehzcounter>.
The following registers are absorbed into counter <twohzcounter>: 1 register on signal <twohzcounter>.
Unit <clockdivider> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_counter[1]_PWR_7_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <stopwatch>.
The following registers are absorbed into accumulator <led>: 1 register on signal <led>.
Unit <stopwatch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 28
 4-bit adder                                           : 2
 6-bit adder                                           : 24
 6-bit addsub                                          : 2
# Counters                                             : 4
 1-bit up counter                                      : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
# Accumulators                                         : 1
 1-bit up accumulator                                  : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 30
 1-bit comparator not equal                            : 2
 10-bit comparator lessequal                           : 4
 6-bit comparator lessequal                            : 12
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 114
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display_seg_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <stopwatch> ...

Optimizing unit <clockdivider> ...

Optimizing unit <time_counter> ...

Optimizing unit <display> ...
WARNING:Xst:2677 - Node <minutes/ovf> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <seconds/last_back> of sequential type is unconnected in block <stopwatch>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 254
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 42
#      LUT2                        : 8
#      LUT3                        : 9
#      LUT4                        : 58
#      LUT5                        : 14
#      LUT6                        : 27
#      MUXCY                       : 42
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 83
#      FD                          : 54
#      FDE                         : 15
#      FDRE                        : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 5
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  18224     0%  
 Number of Slice LUTs:                  163  out of   9112     1%  
    Number used as Logic:               163  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    165
   Number with an unused Flip Flop:      82  out of    165    49%  
   Number with an unused LUT:             2  out of    165     1%  
   Number of fully used LUT-FF pairs:    81  out of    165    49%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck/fivehundhz                      | NONE(curpause)         | 3     |
clk                                | BUFGP                  | 80    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.095ns (Maximum Frequency: 244.179MHz)
   Minimum input arrival time before clock: 5.071ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck/fivehundhz'
  Clock period: 2.191ns (frequency: 456.450MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               2.191ns (Levels of Logic = 1)
  Source:            pause (FF)
  Destination:       pause (FF)
  Source Clock:      ck/fivehundhz rising
  Destination Clock: ck/fivehundhz rising

  Data Path: pause to pause
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.447   1.439  pause (pause)
     LUT3:I1->O            1   0.203   0.000  pause_rstpot (pause_rstpot)
     FD:D                      0.102          pause
    ----------------------------------------
    Total                      2.191ns (0.752ns logic, 1.439ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.095ns (frequency: 244.179MHz)
  Total number of paths / destination ports: 2002 / 122
-------------------------------------------------------------------------
Delay:               4.095ns (Levels of Logic = 3)
  Source:            ck/twohzcounter_8 (FF)
  Destination:       ck/twohzcounter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ck/twohzcounter_8 to ck/twohzcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  ck/twohzcounter_8 (ck/twohzcounter_8)
     LUT6:I0->O            5   0.203   0.962  ck/twohzcounter[25]_PWR_2_o_equal_9_o<25>4 (ck/twohzcounter[25]_PWR_2_o_equal_9_o<25>3)
     LUT6:I2->O           14   0.203   0.958  ck/Mcount_twohzcounter_val261 (ck/Mcount_twohzcounter_val)
     LUT4:I3->O            1   0.205   0.000  ck/twohzcounter_0_rstpot (ck/twohzcounter_0_rstpot)
     FD:D                      0.102          ck/twohzcounter_0
    ----------------------------------------
    Total                      4.095ns (1.160ns logic, 2.935ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck/fivehundhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            btnS (PAD)
  Destination:       curpause (FF)
  Destination Clock: ck/fivehundhz rising

  Data Path: btnS to curpause
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btnS_IBUF (btnS_IBUF)
     FD:D                      0.102          curpause
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 158 / 65
-------------------------------------------------------------------------
Offset:              5.071ns (Levels of Logic = 3)
  Source:            sw<2> (PAD)
  Destination:       minutes/val_5 (FF)
  Destination Clock: clk rising

  Data Path: sw<2> to minutes/val_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  sw_2_IBUF (sw_2_IBUF)
     LUT6:I0->O            7   0.203   0.878  minutes/clk_en_min_AND_3_o1 (minutes/clk_en_min_AND_3_o1)
     LUT6:I4->O            6   0.203   0.744  minutes/Reset_OR_DriverANDClockEnable (minutes/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          minutes/val_0
    ----------------------------------------
    Total                      5.071ns (2.058ns logic, 3.013ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk rising

  Data Path: led to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  led (led)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ck/fivehundhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck/fivehundhz  |    2.191|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck/fivehundhz  |    4.661|         |         |         |
clk            |    4.095|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.55 secs
 
--> 

Total memory usage is 254548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    4 (   0 filtered)

