<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 12.800.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Tue Feb 25 13:41:39 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>BaseDesign</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG484</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>1.618</cell>
 <cell>12.276</cell>
</row>
<row>
 <cell>PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>0.633</cell>
 <cell>3.496</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2]:D</cell>
 <cell>0.213</cell>
 <cell>0.028</cell>
 <cell>3.729</cell>
 <cell>3.701</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[1]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[0]:D</cell>
 <cell>0.220</cell>
 <cell>0.035</cell>
 <cell>3.736</cell>
 <cell>3.701</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/hwdataReg[29]:CLK</cell>
 <cell>CoreTimer_0_inst_0/CoreTimer_0_0/Load[29]:D</cell>
 <cell>0.221</cell>
 <cell>0.063</cell>
 <cell>3.760</cell>
 <cell>3.697</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreTimer_0_inst_0/CoreTimer_0_0/Count[25]:CLK</cell>
 <cell>CoreTimer_0_inst_0/CoreTimer_0_0/iPRDATA[25]:D</cell>
 <cell>0.250</cell>
 <cell>0.066</cell>
 <cell>3.777</cell>
 <cell>3.711</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[2]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[1]:D</cell>
 <cell>0.260</cell>
 <cell>0.075</cell>
 <cell>3.776</cell>
 <cell>3.701</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.729</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.028</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.215</cell>
 <cell>2.215</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>2.337</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>2.712</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.712</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>2.858</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.309</cell>
 <cell>3.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>3.213</cell>
 <cell>538</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>3.516</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>3.604</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2]:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/AsyncQueueSink_io_deq_bits_hartsel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>3.729</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.729</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.606</cell>
 <cell>2.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.459</cell>
 <cell>3.208</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.208</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>3.375</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>3.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>3.785</cell>
 <cell>474</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB9_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.523</cell>
 <cell>3.636</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/selectedHartReg[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>3.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.701</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GPIO_IN[1]</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>5.880</cell>
 <cell></cell>
 <cell>5.880</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>2.145</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GPIO_IN[0]</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>5.909</cell>
 <cell></cell>
 <cell>5.909</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>2.131</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</cell>
 <cell>6.434</cell>
 <cell></cell>
 <cell>6.434</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>1.569</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GPIO_IN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GPIO_IN[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_IN_ibuf[1]/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GPIO_IN[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_IN_ibuf[1]/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.348</cell>
 <cell>1.348</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_IN_ibuf[1]/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>GPIO_IN_ibuf[1]/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.348</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_IN_ibuf[1]/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.313</cell>
 <cell>1.661</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>net</cell>
 <cell>GPIO_IN_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.219</cell>
 <cell>5.880</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.783</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.679</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>N/C</cell>
 <cell>803</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.734</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.160</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>GPIO_OUT[3]</cell>
 <cell>5.484</cell>
 <cell></cell>
 <cell>12.105</cell>
 <cell></cell>
 <cell>12.105</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>GPIO_OUT[0]</cell>
 <cell>6.414</cell>
 <cell></cell>
 <cell>13.035</cell>
 <cell></cell>
 <cell>13.035</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>GPIO_OUT[1]</cell>
 <cell>6.440</cell>
 <cell></cell>
 <cell>13.061</cell>
 <cell></cell>
 <cell>13.061</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>GPIO_OUT[2]</cell>
 <cell>6.598</cell>
 <cell></cell>
 <cell>13.219</cell>
 <cell></cell>
 <cell>13.219</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</cell>
 <cell>TX</cell>
 <cell>8.202</cell>
 <cell></cell>
 <cell>14.811</cell>
 <cell></cell>
 <cell>14.811</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GPIO_OUT[3]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.105</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.134</cell>
 <cell>4.134</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>4.397</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.622</cell>
 <cell>5.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.019</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>5.322</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.579</cell>
 <cell>5.901</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>5.993</cell>
 <cell>803</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.628</cell>
 <cell>6.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>6.822</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[3]/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>GPIO_OUT_c[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.859</cell>
 <cell>8.681</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[3]/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.692</cell>
 <cell>9.373</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[3]/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>GPIO_OUT_obuf[3]/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.373</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[3]/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.732</cell>
 <cell>12.105</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GPIO_OUT[3]</cell>
 <cell>net</cell>
 <cell>GPIO_OUT[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.105</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.105</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GPIO_OUT[3]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:ALn</cell>
 <cell>0.939</cell>
 <cell>0.855</cell>
 <cell>4.451</cell>
 <cell>3.596</cell>
 <cell>-0.040</cell>
 <cell>-0.124</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:ALn</cell>
 <cell>0.939</cell>
 <cell>0.855</cell>
 <cell>4.451</cell>
 <cell>3.596</cell>
 <cell>-0.040</cell>
 <cell>-0.124</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin3:ALn</cell>
 <cell>0.939</cell>
 <cell>0.855</cell>
 <cell>4.451</cell>
 <cell>3.596</cell>
 <cell>-0.040</cell>
 <cell>-0.124</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:ALn</cell>
 <cell>0.939</cell>
 <cell>0.855</cell>
 <cell>4.451</cell>
 <cell>3.596</cell>
 <cell>-0.040</cell>
 <cell>-0.124</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin2:ALn</cell>
 <cell>0.939</cell>
 <cell>0.855</cell>
 <cell>4.451</cell>
 <cell>3.596</cell>
 <cell>-0.040</cell>
 <cell>-0.124</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.451</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.596</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.855</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.215</cell>
 <cell>2.215</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>2.337</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>2.712</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.712</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>2.858</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.309</cell>
 <cell>3.167</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>3.213</cell>
 <cell>314</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>3.512</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>3.601</cell>
 <cell>627</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:ALn</cell>
 <cell>net</cell>
 <cell>un1_FABRIC_RESET_N_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.850</cell>
 <cell>4.451</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.451</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.606</cell>
 <cell>2.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.459</cell>
 <cell>3.208</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.208</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>3.375</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.729</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>3.781</cell>
 <cell>803</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>4.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.523</cell>
 <cell>3.636</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>3.596</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.596</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_0:ALn</cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>-0.107</cell>
 <cell>3.401</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_1:ALn</cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>-0.107</cell>
 <cell>3.401</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_2:ALn</cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>-0.107</cell>
 <cell>3.401</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_3:ALn</cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>-0.107</cell>
 <cell>3.401</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RST</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_4:ALn</cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>-0.107</cell>
 <cell>3.401</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_0:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.368</cell>
 <cell>1.368</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RST_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.368</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>1.690</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_D:A</cell>
 <cell>net</cell>
 <cell>USER_RST_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.918</cell>
 <cell>3.608</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>3.812</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_0:ALn</cell>
 <cell>net</cell>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/un1_INTERNAL_RST_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.361</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.910</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.783</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB15:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.687</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB15:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>N/C</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_0:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB15_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.730</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/dff_0:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.107</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET TCK to PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_opcode[2]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53]:D</cell>
 <cell>0.156</cell>
 <cell>0.896</cell>
 <cell>5.103</cell>
 <cell>4.207</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[6]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[42]:D</cell>
 <cell>0.163</cell>
 <cell>0.899</cell>
 <cell>5.117</cell>
 <cell>4.218</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_address[8]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[44]:D</cell>
 <cell>0.163</cell>
 <cell>0.899</cell>
 <cell>5.117</cell>
 <cell>4.218</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[18]:D</cell>
 <cell>0.161</cell>
 <cell>0.899</cell>
 <cell>5.107</cell>
 <cell>4.208</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[29]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[29]:D</cell>
 <cell>0.162</cell>
 <cell>0.899</cell>
 <cell>5.110</cell>
 <cell>4.211</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_opcode[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.896</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>0.118</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>0.563</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>0.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>0.710</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>1.009</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>1.055</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>1.389</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>1.515</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>1.686</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.040</cell>
 <cell>1.726</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.454</cell>
 <cell>4.180</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.280</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>4.624</cell>
 <cell>212</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_opcode[2]:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.323</cell>
 <cell>4.947</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_opcode[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>5.035</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53]:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter_auto_anon_out_1_a_mem_0_opcode[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.068</cell>
 <cell>5.103</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.606</cell>
 <cell>2.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.459</cell>
 <cell>3.208</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.208</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>3.375</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>3.734</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>3.786</cell>
 <cell>538</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>4.143</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[53]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK</name>
<text>Info: The maximum frequency of this clock domain is limited by the period of pin PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160_INT/U0_RGB1:A</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/q:D</cell>
 <cell>0.162</cell>
 <cell>0.086</cell>
 <cell>5.121</cell>
 <cell>5.035</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/idcodeChain/regs_13_0:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/idcodeChain/regs_12:D</cell>
 <cell>0.161</cell>
 <cell>0.086</cell>
 <cell>5.137</cell>
 <cell>5.051</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_7:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_6:D</cell>
 <cell>0.161</cell>
 <cell>0.087</cell>
 <cell>5.119</cell>
 <cell>5.032</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D</cell>
 <cell>0.162</cell>
 <cell>0.088</cell>
 <cell>5.104</cell>
 <cell>5.016</cell>
 <cell>0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:D</cell>
 <cell>0.165</cell>
 <cell>0.089</cell>
 <cell>5.126</cell>
 <cell>5.037</cell>
 <cell>0.065</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/q:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.121</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.035</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.086</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>0.118</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>0.563</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>0.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>0.710</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>1.009</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>1.055</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>1.389</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>1.515</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>1.686</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.040</cell>
 <cell>1.726</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.454</cell>
 <cell>4.180</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.280</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>4.624</cell>
 <cell>98</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>4.959</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>5.047</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/q:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2_io_q</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>5.121</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.121</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.138</cell>
 <cell>0.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.545</cell>
 <cell>0.683</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.851</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>1.201</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>1.253</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>1.644</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>1.805</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.199</cell>
 <cell>2.004</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>2.052</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.863</cell>
 <cell>4.915</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>5.030</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>5.376</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>5.429</cell>
 <cell>98</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>5.821</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.851</cell>
 <cell>4.970</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/q:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>5.035</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.035</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</cell>
 <cell>10.630</cell>
 <cell></cell>
 <cell>10.630</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>0.702</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$:D</cell>
 <cell>10.686</cell>
 <cell></cell>
 <cell>10.686</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>0.686</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</cell>
 <cell>10.665</cell>
 <cell></cell>
 <cell>10.665</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>0.660</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>TDI</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</cell>
 <cell>10.751</cell>
 <cell></cell>
 <cell>10.751</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>0.621</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>TDI</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:D</cell>
 <cell>2.675</cell>
 <cell></cell>
 <cell>2.675</cell>
 <cell></cell>
 <cell>0.160</cell>
 <cell>0.561</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TDI</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.630</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TDI</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI</cell>
 <cell>net</cell>
 <cell>TDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt_UTDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.900</cell>
 <cell>0.900</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.117</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt_UTDI_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>1.262</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.479</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt_UTDI_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.149</cell>
 <cell>1.628</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.845</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDIInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>1.972</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>2.033</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>2.177</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>2.277</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>2.390</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>2.451</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.510</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>2.571</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>2.683</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>2.744</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.000</cell>
 <cell>3.744</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>3.844</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>3.961</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.022</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>4.150</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.211</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>4.336</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.397</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>4.512</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.573</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>4.686</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.747</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>4.868</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>4.929</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>5.053</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>5.114</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>5.781</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>5.842</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>5.967</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>6.028</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>6.162</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>6.262</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>6.375</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>6.436</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>6.549</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>6.610</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>6.659</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>6.720</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>6.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>6.901</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>7.022</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>7.083</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>7.210</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>7.271</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>7.387</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>7.448</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.122</cell>
 <cell>8.570</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>8.631</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>8.752</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>8.813</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.045</cell>
 <cell>8.858</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>8.919</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>8.974</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>9.035</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>9.112</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>9.212</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>9.335</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>9.396</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>9.536</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>9.636</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>9.761</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>9.822</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>9.938</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>9.999</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>10.118</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>10.179</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>10.295</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>10.356</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/_GEN_55:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_TGT_TDI_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.150</cell>
 <cell>10.506</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/_GEN_55:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>10.606</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/_GEN_55_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.024</cell>
 <cell>10.630</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.630</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.951</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.673</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>N/C</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.777</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.394</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.098</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.448</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>N/C</cell>
 <cell>212</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.750</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.160</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>TDO</cell>
 <cell>1.080</cell>
 <cell></cell>
 <cell>3.698</cell>
 <cell></cell>
 <cell>3.698</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</cell>
 <cell>TDO</cell>
 <cell>1.152</cell>
 <cell></cell>
 <cell>3.770</cell>
 <cell></cell>
 <cell>3.770</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.698</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>0.255</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.756</cell>
 <cell>1.011</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>1.013</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>1.312</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>1.886</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>1.978</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>2.618</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>2.823</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:B</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDOInt[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>2.966</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>3.027</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.671</cell>
 <cell>3.698</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.698</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TDO</cell>
 <cell>net</cell>
 <cell>TDO</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.698</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.698</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TDO</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:ALn</cell>
 <cell>0.332</cell>
 <cell>0.254</cell>
 <cell>5.277</cell>
 <cell>5.023</cell>
 <cell>-0.040</cell>
 <cell>-0.118</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q:ALn</cell>
 <cell>0.273</cell>
 <cell>0.282</cell>
 <cell>5.218</cell>
 <cell>4.936</cell>
 <cell>-0.040</cell>
 <cell>-0.031</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q:ALn</cell>
 <cell>0.276</cell>
 <cell>0.285</cell>
 <cell>5.221</cell>
 <cell>4.936</cell>
 <cell>-0.040</cell>
 <cell>-0.031</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q:ALn</cell>
 <cell>0.339</cell>
 <cell>0.317</cell>
 <cell>5.284</cell>
 <cell>4.967</cell>
 <cell>-0.040</cell>
 <cell>-0.062</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q:ALn</cell>
 <cell>0.339</cell>
 <cell>0.317</cell>
 <cell>5.284</cell>
 <cell>4.967</cell>
 <cell>-0.040</cell>
 <cell>-0.062</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.277</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.023</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.254</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>0.118</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>0.563</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>0.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>0.710</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>1.009</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>1.055</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>1.389</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>1.515</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>1.686</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.040</cell>
 <cell>1.726</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.454</cell>
 <cell>4.180</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.280</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>4.624</cell>
 <cell>212</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.321</cell>
 <cell>4.945</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>5.034</cell>
 <cell>43</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:ALn</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/q_arst_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.243</cell>
 <cell>5.277</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.277</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.138</cell>
 <cell>0.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.545</cell>
 <cell>0.683</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.851</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>1.201</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>1.253</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>1.644</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>1.805</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.199</cell>
 <cell>2.004</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>2.052</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.863</cell>
 <cell>4.915</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>5.030</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>5.376</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>5.429</cell>
 <cell>98</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.390</cell>
 <cell>5.819</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.756</cell>
 <cell>5.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.040</cell>
 <cell>5.023</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.023</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0 to TCK</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]:D</cell>
 <cell>4.618</cell>
 <cell>-0.188</cell>
 <cell>10.783</cell>
 <cell>10.971</cell>
 <cell>0.136</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[16]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[17]:D</cell>
 <cell>4.668</cell>
 <cell>-0.158</cell>
 <cell>10.843</cell>
 <cell>11.001</cell>
 <cell>0.136</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[7]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[8]:D</cell>
 <cell>4.707</cell>
 <cell>-0.118</cell>
 <cell>10.881</cell>
 <cell>10.999</cell>
 <cell>0.136</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[12]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[13]:D</cell>
 <cell>4.736</cell>
 <cell>-0.092</cell>
 <cell>10.908</cell>
 <cell>11.000</cell>
 <cell>0.136</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[6]:CLK</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[7]:D</cell>
 <cell>4.730</cell>
 <cell>-0.056</cell>
 <cell>10.929</cell>
 <cell>10.985</cell>
 <cell>0.122</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.783</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.188</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.878</cell>
 <cell>3.878</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>4.096</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.637</cell>
 <cell>4.733</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.733</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.253</cell>
 <cell>4.986</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.531</cell>
 <cell>5.517</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>5.595</cell>
 <cell>538</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_0_inst_0/PF_CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>6.165</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/mem_0_data[18]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>6.355</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner_auto_dmiXing_in_d_mem_0_data[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>6.738</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>6.897</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.149</cell>
 <cell>7.046</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>7.205</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.149</cell>
 <cell>7.354</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>7.513</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.247</cell>
 <cell>7.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>7.919</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.348</cell>
 <cell>8.267</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1B_TEST</cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>8.361</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST3:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1B_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>8.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>8.772</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST2:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST_net3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>8.926</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>9.085</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST1:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST_net2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>9.339</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>9.498</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST0:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST_net1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>9.652</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>9.811</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST:A</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST_net0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>9.953</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1C_TEST</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>10.112</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]:D</cell>
 <cell>net</cell>
 <cell>mdr_MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]_CFG1C_TEST_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.671</cell>
 <cell>10.783</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.783</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>0.249</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.966</cell>
 <cell>1.215</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.003</cell>
 <cell>1.218</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.287</cell>
 <cell>1.505</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK_inferred_clock_RNISJ9E/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>2.199</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.767</cell>
 <cell>2.966</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.294</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.386</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>3.774</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/un1_DUT_TCK_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.455</cell>
 <cell>9.229</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>9.431</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.615</cell>
 <cell>10.046</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>10.141</cell>
 <cell>212</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.694</cell>
 <cell>10.835</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[19]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>10.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
