{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.223808",
   "Default View_TopLeft":"-1300,-1492",
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -300 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -300 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -300 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -300 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -300 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2560 -y -760 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2560 -y -730 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 6 -x 2560 -y -790 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x -300 -y -130 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x -300 -y -90 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 6 -x 2560 -y -280 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 6 -x 2560 -y -330 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 6 -x 2560 -y -530 -defaultsOSRD
preplace port port-id_dac_clk_o -pg 1 -lvl 6 -x 2560 -y -150 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 6 -x 2560 -y -110 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 6 -x 2560 -y -60 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 6 -x 2560 -y -10 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -300 -y 120 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -300 -y 140 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 6 -x 2560 -y 10 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 6 -x 2560 -y -360 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 6 -x 2560 -y -430 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 6 -x 2560 -y -460 -defaultsOSRD
preplace portBus daisy_p_o -pg 1 -lvl 6 -x 2560 -y 250 -defaultsOSRD
preplace portBus daisy_n_o -pg 1 -lvl 6 -x 2560 -y 270 -defaultsOSRD
preplace portBus daisy_p_i -pg 1 -lvl 0 -x -300 -y 250 -defaultsOSRD
preplace portBus daisy_n_i -pg 1 -lvl 0 -x -300 -y 280 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 6 -x 2560 -y -640 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x 410 -y 54 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 4 -x 1748 -y 250 -defaultsOSRD
preplace inst DAC -pg 1 -lvl 5 -x 2323 -y -30 -defaultsOSRD
preplace inst uP_control -pg 1 -lvl 2 -x 410 -y -820 -defaultsOSRD
preplace inst uP -pg 1 -lvl 1 -x -70 -y -490 -defaultsOSRD
preplace inst BRAM -pg 1 -lvl 5 -x 2323 -y -320 -defaultsOSRD
preplace inst ADC -pg 1 -lvl 1 -x -70 -y -100 -defaultsOSRD
preplace inst Procesamiento -pg 1 -lvl 3 -x 1280 -y -218 -defaultsOSRD
preplace netloc N_prom_lineal_Dout 1 2 1 580 -780n
preplace netloc adc_clk_n_i_1 1 0 1 -280 -110n
preplace netloc adc_clk_p_i_1 1 0 1 N -130
preplace netloc adc_dat_a_i_1 1 0 1 -270 -90n
preplace netloc adc_dat_b_i_1 1 0 1 -260 -70n
preplace netloc axis_red_pitaya_adc_0_adc_clk 1 1 4 190 -140 570 -370 1570 -110 1950
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 5 160 -530 N -530 N -530 NJ -530 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 5 1 2510 -150n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 5 1 N 10
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 5 1 2530 -110n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 5 1 2540 -60n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 5 1 N -10
preplace netloc blk_mem_gen_1_douta 1 2 4 630 -508 N -508 1920 -510 2520
preplace netloc bram_switch_0_bram_portb_rddata 1 2 4 640 -498 N -498 1930 -500 2510
preplace netloc coherent_average_0_bram_porta_addr 1 3 2 1550 -80 1970
preplace netloc coherent_average_0_bram_porta_clk 1 3 2 1560 -100 1930
preplace netloc coherent_average_0_bram_porta_we 1 3 2 1540 -90 1940
preplace netloc coherent_average_0_bram_porta_wrdata 1 3 2 1530 -60 1980
preplace netloc coherent_average_0_bram_portb_addr 1 3 2 1500 20 2000
preplace netloc coherent_average_0_bram_portb_clk 1 3 2 1520 -20 1920
preplace netloc coherent_average_0_bram_portb_rst 1 3 2 1510 0 1990
preplace netloc coherent_average_0_bram_portb_we 1 3 2 1480 80 2020
preplace netloc coherent_average_0_bram_portb_wrdata 1 3 2 1490 60 2010
preplace netloc coherent_average_0_finished 1 1 5 190 -380 N -380 1480 -380 1910J -640 N
preplace netloc daisy_n_i_1 1 0 2 N 280 150
preplace netloc daisy_p_i_1 1 0 2 -250 54 N
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 170 -400 N -400 N -400 1900
preplace netloc rst_Dout 1 2 1 590 -840n
preplace netloc rst_ps7_0_125M_peripheral_aresetn 1 1 4 180 -390 620 -390 1580 -368 1920
preplace netloc signal_split_0_M_AXIS_PORT1_tdata 1 1 2 N -130 610
preplace netloc signal_split_0_M_AXIS_PORT1_tvalid 1 1 2 N -110 620
preplace netloc trig_Dout 1 2 1 N -820
preplace netloc uP_control_Dout4 1 2 1 560 -800n
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 2 600 30 1470
preplace netloc util_ds_buf_2_OBUF_DS_N 1 4 2 2040 60 2510
preplace netloc util_ds_buf_2_OBUF_DS_P 1 4 2 2030 -130 2520
preplace netloc xlslice_0_Dout 1 2 1 600 -860n
preplace netloc Net1 1 2 3 NJ -760 NJ -760 1960
preplace netloc processing_system7_0_DDR 1 1 5 N -570 N -570 1580 -740 N -740 2520
preplace netloc processing_system7_0_FIXED_IO 1 1 5 N -550 N -550 N -550 1900 -730 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 4 150 -518 N -518 N -518 1900
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 110 -880n
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 1 120 -860n
preplace netloc uP_control_gpio_rtl_0 1 2 4 640J -790 NJ -790 NJ -790 NJ
preplace netloc uP_M04_AXI 1 1 1 130 -840n
preplace netloc ps7_0_axi_periph_M03_AXI 1 1 1 140 -820n
levelinfo -pg 1 -300 -70 410 1280 1748 2323 2560
pagesize -pg 1 -db -bbox -sgen -470 -1730 2720 1800
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
