INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:17:35 CDT 2020
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command     ap_part_info done; 0.98 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 1.15 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.49 sec.
Command ap_source done; error code: 1; 3.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:19:50 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.92 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.32 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.64 sec.
Command ap_source done; error code: 1; 3.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:20:26 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.93 sec.
Command ap_source done; error code: 1; 5.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:30:24 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.65 sec.
Command ap_source done; error code: 1; 3.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:31:56 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.7 sec.
Command ap_source done; error code: 1; 3.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:32:42 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.66 sec.
Command ap_source done; error code: 1; 3.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:35:03 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.8 sec.
Command ap_source done; error code: 1; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:38:08 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.86 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.02 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.14 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.85 sec.
Command ap_source done; error code: 1; 5.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:39:09 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.32 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.81 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.48 sec.
Command ap_source done; error code: 1; 9.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:18:28 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.14 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.65 sec.
Command ap_source done; error code: 1; 7.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:21:49 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.12 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.78 sec.
Command ap_source done; error code: 1; 7.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:22:46 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.03 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.67 sec.
Command ap_source done; error code: 1; 7.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:26:13 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     ap_source done; 0.24 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.53 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.74 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 2.08 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.43 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.98 sec.
Command ap_source done; error code: 1; 8.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:27:11 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.74 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.36 sec.
Command ap_source done; error code: 1; 7.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:28:44 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.75 sec.
Command ap_source done; error code: 1; 7.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:31:53 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.65 sec.
Command ap_source done; error code: 1; 9.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:37:54 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.03 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.12 sec.
Command ap_source done; error code: 1; 4.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:45:19 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.66 sec.
Command ap_source done; error code: 1; 7.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:48:56 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.73 sec.
Command ap_source done; error code: 1; 9.19 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:50:41 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.03 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.23 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.38 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.12 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.43 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.84 sec.
Command ap_source done; error code: 1; 9.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:52:53 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.45 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.12 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.59 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.98 sec.
Command ap_source done; error code: 1; 9.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:54:26 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.84 sec.
Command ap_source done; error code: 1; 9.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:56:54 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.19 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.17 sec.
Command ap_source done; error code: 1; 9.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:58:45 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.25 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8 sec.
Command ap_source done; error code: 1; 9.45 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:28:13 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.78 sec.
Command ap_source done; error code: 1; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:29:25 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.78 sec.
Command ap_source done; error code: 1; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:30:16 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.54 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.92 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 2.2 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.22 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.26 sec.
Command ap_source done; error code: 1; 6.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:31:00 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.84 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 2.59 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 76.76 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 63.87 sec.
INFO-FLOW: Done: GCC PP time: 143.2 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 77.66 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 78.65 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; error code: 1; 9.73 sec.
Command     elaborate done; error code: 2; 309.38 sec.
Command   csynth_design done; error code: 2; 309.39 sec.
Command ap_source done; error code: 1; 335.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:40:49 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.72 sec.
Command ap_source done; error code: 1; 3.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:42:25 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.93 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.33 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.58 sec.
Command ap_source done; error code: 1; 3.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:43:12 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.33 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 27.1 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.75 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 20.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 17.23 sec.
INFO-FLOW: Done: GCC PP time: 39.9 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 10.71 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
