// Seed: 1864386840
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_13 = 0;
  assign id_3 = id_1 == -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd93
) (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5
    , id_9,
    output uwire id_6,
    input supply0 id_7
);
  wire [1 : -1] _id_10;
  wire [1 : -1] id_11;
  wire id_12;
  logic id_13 = (1);
  logic [1 : id_10] id_14;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_9
  );
  final $unsigned(9);
  ;
endmodule
