# 
# Copyright (c) 2020 Xilinx Inc.
# Written by Meera Bagdai.
# 
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
# 
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
# 
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
# THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.
# 
# Description: 
#   Create Project script to generate Vivado Project.
# 
# 
# 

# VIVADO IPI Project Launch Script
set proj_name u250_pcie_ep 
set top_file u250_pcie_ep_wrapper
set design_top u250_pcie_ep 
set device xcu250-figd2104-2L-e 
set proj_dir ./../runs/u250_pcie_ep
set local_ip {./../../../ep/pcore}

create_project $proj_name -dir $proj_dir -part $device
set_property BOARD_PART xilinx.com:au250:part0:1.0 [current_project]

# Project Settings
# Adding the Constraints file
set_property ip_repo_paths ${local_ip} [current_fileset]
update_ip_catalog

# BD for design
source u250_pcie_ep.tcl

regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design

make_wrapper -files [get_files ${proj_dir}/${proj_name}.srcs/sources_1/bd/${design_top}/${design_top}.bd] -top
add_files -force -norecurse ${proj_dir}/${proj_name}.srcs/sources_1/bd/${design_top}/hdl/${design_top}_wrapper.v
add_files -fileset constrs_1 -norecurse ../xdc/${design_top}.xdc
set_property top ${design_top}_wrapper [get_fileset sources_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1

#Run in non-OOC mode
generate_target all [get_files  ${proj_dir}/${proj_name}.srcs/sources_1/bd/${design_top}/${design_top}.bd]

set_property synth_checkpoint_mode None [get_files *.bd]
launch_runs impl_1 -to write_bitstream
wait_on_run impl_1
exit
