

================================================================
== Vivado HLS Report for 'infer'
================================================================
* Date:           Thu May 22 20:21:40 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27795126|  28225206| 0.278 sec | 0.282 sec |  27795126|  28225206|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+------------------+-----------+-----------+------+----------+
        |                 |   Latency (cycles)  |     Iteration    |  Initiation Interval  | Trip |          |
        |    Loop Name    |    min   |    max   |      Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------+----------+----------+------------------+-----------+-----------+------+----------+
        |- memset_gate_f  |       127|       127|                 1|          -|          -|   128|    no    |
        |- memset_gate_i  |       127|       127|                 1|          -|          -|   128|    no    |
        |- memset_stat_C  |       127|       127|                 1|          -|          -|   128|    no    |
        |- memset_C_t     |       127|       127|                 1|          -|          -|   128|    no    |
        |- memset_gate_o  |       127|       127|                 1|          -|          -|   128|    no    |
        |- memset_h_t     |       127|       127|                 1|          -|          -|   128|    no    |
        |- Loop 7         |  27778884|  28208964| 992103 ~ 1007463 |          -|          -|    28|    no    |
        | + Loop 7.1      |        56|        56|                 2|          -|          -|    28|    no    |
        | + Loop 7.2      |       256|       256|                 2|          -|          -|   128|    no    |
        | + Loop 7.3      |    239872|    239872|              1874|          -|          -|   128|    no    |
        |  ++ Loop 7.3.1  |      1872|      1872|                12|          -|          -|   156|    no    |
        | + Loop 7.4      |    239872|    239872|              1874|          -|          -|   128|    no    |
        |  ++ Loop 7.4.1  |      1872|      1872|                12|          -|          -|   156|    no    |
        | + Loop 7.5      |    239872|    239872|              1874|          -|          -|   128|    no    |
        |  ++ Loop 7.5.1  |      1872|      1872|                12|          -|          -|   156|    no    |
        | + Loop 7.6      |       640|      8320|      5 ~ 65      |          -|          -|   128|    no    |
        | + Loop 7.7      |    239872|    239872|              1874|          -|          -|   128|    no    |
        |  ++ Loop 7.7.1  |      1872|      1872|                12|          -|          -|   156|    no    |
        | + Loop 7.8      |       640|      8320|      5 ~ 65      |          -|          -|   128|    no    |
        |- Loop 8         |        10|        10|                 1|          -|          -|    10|    no    |
        |- Loop 9         |     15380|     15380|              1538|          -|          -|    10|    no    |
        | + Loop 9.1      |      1536|      1536|                12|          -|          -|   128|    no    |
        |- Loop 10        |        80|        80|                 8|          -|          -|    10|    no    |
        +-----------------+----------+----------+------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 6 
6 --> 6 7 
7 --> 7 8 
8 --> 9 96 
9 --> 10 11 
10 --> 9 
11 --> 12 13 
12 --> 11 
13 --> 14 
14 --> 27 15 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 15 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 45 33 
33 --> 34 32 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 33 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 63 51 
51 --> 52 50 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 51 
63 --> 64 
64 --> 65 68 
65 --> 66 
66 --> 67 
67 --> 64 
68 --> 69 
69 --> 82 70 
70 --> 71 69 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 70 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 95 
92 --> 93 
93 --> 94 
94 --> 91 
95 --> 8 
96 --> 96 97 
97 --> 98 110 
98 --> 99 97 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 98 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 110 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%gate_f = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:67]   --->   Operation 118 'alloca' 'gate_f' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%gate_i = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:68]   --->   Operation 119 'alloca' 'gate_i' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%stat_C = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:69]   --->   Operation 120 'alloca' 'stat_C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%C_t = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:70]   --->   Operation 121 'alloca' 'C_t' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%gate_o = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:71]   --->   Operation 122 'alloca' 'gate_o' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%h_t = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:72]   --->   Operation 123 'alloca' 'h_t' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%vec_i = alloca [156 x float], align 16" [lstm_hls/rnn.cpp:74]   --->   Operation 124 'alloca' 'vec_i' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%vec_tmp = alloca [128 x float], align 16" [lstm_hls/rnn.cpp:75]   --->   Operation 125 'alloca' 'vec_tmp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 126 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%phi_ln67 = phi i7 [ 0, %0 ], [ %add_ln67, %meminst ]" [lstm_hls/rnn.cpp:67]   --->   Operation 127 'phi' 'phi_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 %phi_ln67, 1" [lstm_hls/rnn.cpp:67]   --->   Operation 128 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %phi_ln67 to i64" [lstm_hls/rnn.cpp:67]   --->   Operation 129 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%gate_f_addr = getelementptr [128 x float]* %gate_f, i64 0, i64 %zext_ln67" [lstm_hls/rnn.cpp:67]   --->   Operation 130 'getelementptr' 'gate_f_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %gate_f_addr, align 4" [lstm_hls/rnn.cpp:67]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 132 [1/1] (1.48ns)   --->   "%icmp_ln67 = icmp eq i7 %phi_ln67, -1" [lstm_hls/rnn.cpp:67]   --->   Operation 132 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_f_str) nounwind"   --->   Operation 133 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 134 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %meminst7.preheader, label %meminst" [lstm_hls/rnn.cpp:67]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.76ns)   --->   "br label %meminst7" [lstm_hls/rnn.cpp:68]   --->   Operation 136 'br' <Predicate = (icmp_ln67)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%phi_ln68 = phi i7 [ %add_ln68, %meminst7 ], [ 0, %meminst7.preheader ]" [lstm_hls/rnn.cpp:68]   --->   Operation 137 'phi' 'phi_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln68 = add i7 %phi_ln68, 1" [lstm_hls/rnn.cpp:68]   --->   Operation 138 'add' 'add_ln68' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i7 %phi_ln68 to i64" [lstm_hls/rnn.cpp:68]   --->   Operation 139 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%gate_i_addr = getelementptr [128 x float]* %gate_i, i64 0, i64 %zext_ln68" [lstm_hls/rnn.cpp:68]   --->   Operation 140 'getelementptr' 'gate_i_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %gate_i_addr, align 4" [lstm_hls/rnn.cpp:68]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 142 [1/1] (1.48ns)   --->   "%icmp_ln68 = icmp eq i7 %phi_ln68, -1" [lstm_hls/rnn.cpp:68]   --->   Operation 142 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_i_str) nounwind"   --->   Operation 143 'specloopname' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 144 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %meminst10.preheader, label %meminst7" [lstm_hls/rnn.cpp:68]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.76ns)   --->   "br label %meminst10" [lstm_hls/rnn.cpp:69]   --->   Operation 146 'br' <Predicate = (icmp_ln68)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln69 = phi i7 [ %add_ln69, %meminst10 ], [ 0, %meminst10.preheader ]" [lstm_hls/rnn.cpp:69]   --->   Operation 147 'phi' 'phi_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.87ns)   --->   "%add_ln69 = add i7 %phi_ln69, 1" [lstm_hls/rnn.cpp:69]   --->   Operation 148 'add' 'add_ln69' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %phi_ln69 to i64" [lstm_hls/rnn.cpp:69]   --->   Operation 149 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%stat_C_addr = getelementptr [128 x float]* %stat_C, i64 0, i64 %zext_ln69" [lstm_hls/rnn.cpp:69]   --->   Operation 150 'getelementptr' 'stat_C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %stat_C_addr, align 4" [lstm_hls/rnn.cpp:69]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 152 [1/1] (1.48ns)   --->   "%icmp_ln69 = icmp eq i7 %phi_ln69, -1" [lstm_hls/rnn.cpp:69]   --->   Operation 152 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_stat_C_str) nounwind"   --->   Operation 153 'specloopname' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 154 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %meminst13.preheader, label %meminst10" [lstm_hls/rnn.cpp:69]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.76ns)   --->   "br label %meminst13" [lstm_hls/rnn.cpp:70]   --->   Operation 156 'br' <Predicate = (icmp_ln69)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%phi_ln70 = phi i7 [ %add_ln70, %meminst13 ], [ 0, %meminst13.preheader ]" [lstm_hls/rnn.cpp:70]   --->   Operation 157 'phi' 'phi_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (1.87ns)   --->   "%add_ln70 = add i7 %phi_ln70, 1" [lstm_hls/rnn.cpp:70]   --->   Operation 158 'add' 'add_ln70' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %phi_ln70 to i64" [lstm_hls/rnn.cpp:70]   --->   Operation 159 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%C_t_addr = getelementptr [128 x float]* %C_t, i64 0, i64 %zext_ln70" [lstm_hls/rnn.cpp:70]   --->   Operation 160 'getelementptr' 'C_t_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %C_t_addr, align 4" [lstm_hls/rnn.cpp:70]   --->   Operation 161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 162 [1/1] (1.48ns)   --->   "%icmp_ln70 = icmp eq i7 %phi_ln70, -1" [lstm_hls/rnn.cpp:70]   --->   Operation 162 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_C_t_str) nounwind"   --->   Operation 163 'specloopname' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 164 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %meminst16.preheader, label %meminst13" [lstm_hls/rnn.cpp:70]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.76ns)   --->   "br label %meminst16" [lstm_hls/rnn.cpp:71]   --->   Operation 166 'br' <Predicate = (icmp_ln70)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%phi_ln71 = phi i7 [ %add_ln71, %meminst16 ], [ 0, %meminst16.preheader ]" [lstm_hls/rnn.cpp:71]   --->   Operation 167 'phi' 'phi_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.87ns)   --->   "%add_ln71 = add i7 %phi_ln71, 1" [lstm_hls/rnn.cpp:71]   --->   Operation 168 'add' 'add_ln71' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %phi_ln71 to i64" [lstm_hls/rnn.cpp:71]   --->   Operation 169 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%gate_o_addr = getelementptr [128 x float]* %gate_o, i64 0, i64 %zext_ln71" [lstm_hls/rnn.cpp:71]   --->   Operation 170 'getelementptr' 'gate_o_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %gate_o_addr, align 4" [lstm_hls/rnn.cpp:71]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 172 [1/1] (1.48ns)   --->   "%icmp_ln71 = icmp eq i7 %phi_ln71, -1" [lstm_hls/rnn.cpp:71]   --->   Operation 172 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_gate_o_str) nounwind"   --->   Operation 173 'specloopname' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 174 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %meminst19.preheader, label %meminst16" [lstm_hls/rnn.cpp:71]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (1.76ns)   --->   "br label %meminst19" [lstm_hls/rnn.cpp:72]   --->   Operation 176 'br' <Predicate = (icmp_ln71)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%phi_ln72 = phi i7 [ %add_ln72, %meminst19 ], [ 0, %meminst19.preheader ]" [lstm_hls/rnn.cpp:72]   --->   Operation 177 'phi' 'phi_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.87ns)   --->   "%add_ln72 = add i7 %phi_ln72, 1" [lstm_hls/rnn.cpp:72]   --->   Operation 178 'add' 'add_ln72' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %phi_ln72 to i64" [lstm_hls/rnn.cpp:72]   --->   Operation 179 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%h_t_addr = getelementptr [128 x float]* %h_t, i64 0, i64 %zext_ln72" [lstm_hls/rnn.cpp:72]   --->   Operation 180 'getelementptr' 'h_t_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %h_t_addr, align 4" [lstm_hls/rnn.cpp:72]   --->   Operation 181 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 182 [1/1] (1.48ns)   --->   "%icmp_ln72 = icmp eq i7 %phi_ln72, -1" [lstm_hls/rnn.cpp:72]   --->   Operation 182 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_h_t_str) nounwind"   --->   Operation 183 'specloopname' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 184 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %.preheader7.preheader, label %meminst19" [lstm_hls/rnn.cpp:72]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.76ns)   --->   "br label %.preheader7" [lstm_hls/rnn.cpp:78]   --->   Operation 186 'br' <Predicate = (icmp_ln72)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.78>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i_3, %tanh.exit17 ], [ 0, %.preheader7.preheader ]"   --->   Operation 187 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp eq i5 %i_0, -4" [lstm_hls/rnn.cpp:78]   --->   Operation 188 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 189 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_0, 1" [lstm_hls/rnn.cpp:78]   --->   Operation 190 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader22.preheader, label %.preheader6.preheader" [lstm_hls/rnn.cpp:78]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [lstm_hls/rnn.cpp:106]   --->   Operation 192 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i10 %shl_ln to i11" [lstm_hls/rnn.cpp:106]   --->   Operation 193 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln106_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [lstm_hls/rnn.cpp:106]   --->   Operation 194 'bitconcatenate' 'shl_ln106_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i7 %shl_ln106_1 to i11" [lstm_hls/rnn.cpp:106]   --->   Operation 195 'zext' 'zext_ln106_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (1.73ns)   --->   "%sub_ln106 = sub i11 %zext_ln106_2, %zext_ln106_3" [lstm_hls/rnn.cpp:106]   --->   Operation 196 'sub' 'sub_ln106' <Predicate = (!icmp_ln78)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (1.76ns)   --->   "br label %.preheader6" [lstm_hls/rnn.cpp:105]   --->   Operation 197 'br' <Predicate = (!icmp_ln78)> <Delay = 1.76>
ST_8 : Operation 198 [1/1] (1.76ns)   --->   "br label %.preheader22"   --->   Operation 198 'br' <Predicate = (icmp_ln78)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 199 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i5 %j_0 to i11" [lstm_hls/rnn.cpp:105]   --->   Operation 200 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (1.36ns)   --->   "%icmp_ln105 = icmp eq i5 %j_0, -4" [lstm_hls/rnn.cpp:105]   --->   Operation 201 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 202 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [lstm_hls/rnn.cpp:105]   --->   Operation 203 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader5.preheader, label %1" [lstm_hls/rnn.cpp:105]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (1.63ns)   --->   "%add_ln106 = add i11 %sub_ln106, %zext_ln105" [lstm_hls/rnn.cpp:106]   --->   Operation 205 'add' 'add_ln106' <Predicate = (!icmp_ln105)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i11 %add_ln106 to i32" [lstm_hls/rnn.cpp:106]   --->   Operation 206 'sext' 'sext_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %sext_ln106 to i64" [lstm_hls/rnn.cpp:106]   --->   Operation 207 'zext' 'zext_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln106" [lstm_hls/rnn.cpp:106]   --->   Operation 208 'getelementptr' 'input_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_9 : Operation 209 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lstm_hls/rnn.cpp:106]   --->   Operation 209 'load' 'input_load' <Predicate = (!icmp_ln105)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 210 [1/1] (1.76ns)   --->   "br label %.preheader5" [lstm_hls/rnn.cpp:107]   --->   Operation 210 'br' <Predicate = (icmp_ln105)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 211 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lstm_hls/rnn.cpp:106]   --->   Operation 211 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i5 %j_0 to i64" [lstm_hls/rnn.cpp:106]   --->   Operation 212 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln106_1" [lstm_hls/rnn.cpp:106]   --->   Operation 213 'getelementptr' 'vec_i_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (3.25ns)   --->   "store float %input_load, float* %vec_i_addr, align 4" [lstm_hls/rnn.cpp:106]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader6" [lstm_hls/rnn.cpp:105]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%j1_0 = phi i8 [ %j_1, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 216 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (1.55ns)   --->   "%icmp_ln107 = icmp eq i8 %j1_0, -128" [lstm_hls/rnn.cpp:107]   --->   Operation 217 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 218 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j1_0, 1" [lstm_hls/rnn.cpp:107]   --->   Operation 219 'add' 'j_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %3, label %2" [lstm_hls/rnn.cpp:107]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %j1_0 to i64" [lstm_hls/rnn.cpp:108]   --->   Operation 221 'zext' 'zext_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%h_t_addr_1 = getelementptr inbounds [128 x float]* %h_t, i64 0, i64 %zext_ln108" [lstm_hls/rnn.cpp:108]   --->   Operation 222 'getelementptr' 'h_t_addr_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 223 [2/2] (3.25ns)   --->   "%h_t_load_1 = load float* %h_t_addr_1, align 4" [lstm_hls/rnn.cpp:108]   --->   Operation 223 'load' 'h_t_load_1' <Predicate = (!icmp_ln107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 224 [2/2] (1.86ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:113]   --->   Operation 224 'call' <Predicate = (icmp_ln107)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 6.50>
ST_12 : Operation 225 [1/2] (3.25ns)   --->   "%h_t_load_1 = load float* %h_t_addr_1, align 4" [lstm_hls/rnn.cpp:108]   --->   Operation 225 'load' 'h_t_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 226 [1/1] (1.91ns)   --->   "%add_ln108 = add i8 %j1_0, 28" [lstm_hls/rnn.cpp:108]   --->   Operation 226 'add' 'add_ln108' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i8 %add_ln108 to i64" [lstm_hls/rnn.cpp:108]   --->   Operation 227 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%vec_i_addr_1 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln108_1" [lstm_hls/rnn.cpp:108]   --->   Operation 228 'getelementptr' 'vec_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (3.25ns)   --->   "store float %h_t_load_1, float* %vec_i_addr_1, align 4" [lstm_hls/rnn.cpp:108]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader5" [lstm_hls/rnn.cpp:107]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:113]   --->   Operation 231 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 232 [1/1] (1.76ns)   --->   "br label %.loopexit897" [lstm_hls/rnn.cpp:113]   --->   Operation 232 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.94>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%r_0 = phi i8 [ 0, %3 ], [ %r_1, %.loopexit897.loopexit ]"   --->   Operation 233 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %3 ], [ %add_ln113_1, %.loopexit897.loopexit ]" [lstm_hls/rnn.cpp:113]   --->   Operation 234 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (1.94ns)   --->   "%add_ln113_1 = add i15 %phi_mul, 156" [lstm_hls/rnn.cpp:113]   --->   Operation 235 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp eq i8 %r_0, -128" [lstm_hls/rnn.cpp:113]   --->   Operation 236 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 237 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (1.91ns)   --->   "%r_1 = add i8 %r_0, 1" [lstm_hls/rnn.cpp:113]   --->   Operation 238 'add' 'r_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %5, label %.preheader4.preheader" [lstm_hls/rnn.cpp:113]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %r_0 to i64" [lstm_hls/rnn.cpp:113]   --->   Operation 240 'zext' 'zext_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln113" [lstm_hls/rnn.cpp:113]   --->   Operation 241 'getelementptr' 'vec_tmp_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (1.76ns)   --->   "br label %.preheader4" [lstm_hls/rnn.cpp:113]   --->   Operation 242 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_14 : Operation 243 [2/2] (1.90ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_f)" [lstm_hls/rnn.cpp:114]   --->   Operation 243 'call' <Predicate = (icmp_ln113)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 5.19>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%c_0 = phi i8 [ %c_1, %4 ], [ 0, %.preheader4.preheader ]"   --->   Operation 244 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.55ns)   --->   "%icmp_ln113_1 = icmp eq i8 %c_0, -100" [lstm_hls/rnn.cpp:113]   --->   Operation 245 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 246 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (1.91ns)   --->   "%c_1 = add i8 %c_0, 1" [lstm_hls/rnn.cpp:113]   --->   Operation 247 'add' 'c_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113_1, label %.loopexit897.loopexit, label %4" [lstm_hls/rnn.cpp:113]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i8 %c_0 to i64" [lstm_hls/rnn.cpp:113]   --->   Operation 249 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln113_1)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i8 %c_0 to i15" [lstm_hls/rnn.cpp:113]   --->   Operation 250 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln113_1)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (1.94ns)   --->   "%add_ln113 = add i15 %phi_mul, %zext_ln113_2" [lstm_hls/rnn.cpp:113]   --->   Operation 251 'add' 'add_ln113' <Predicate = (!icmp_ln113_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i15 %add_ln113 to i64" [lstm_hls/rnn.cpp:113]   --->   Operation 252 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln113_1)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%Weight0_f_addr = getelementptr [19968 x float]* @Weight0_f, i64 0, i64 %zext_ln113_3" [lstm_hls/rnn.cpp:113]   --->   Operation 253 'getelementptr' 'Weight0_f_addr' <Predicate = (!icmp_ln113_1)> <Delay = 0.00>
ST_15 : Operation 254 [2/2] (3.25ns)   --->   "%Weight0_f_load = load float* %Weight0_f_addr, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 254 'load' 'Weight0_f_load' <Predicate = (!icmp_ln113_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%vec_i_addr_2 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln113_1" [lstm_hls/rnn.cpp:113]   --->   Operation 255 'getelementptr' 'vec_i_addr_2' <Predicate = (!icmp_ln113_1)> <Delay = 0.00>
ST_15 : Operation 256 [2/2] (3.25ns)   --->   "%vec_i_load = load float* %vec_i_addr_2, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 256 'load' 'vec_i_load' <Predicate = (!icmp_ln113_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "br label %.loopexit897"   --->   Operation 257 'br' <Predicate = (icmp_ln113_1)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 3.25>
ST_16 : Operation 258 [1/2] (3.25ns)   --->   "%Weight0_f_load = load float* %Weight0_f_addr, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 258 'load' 'Weight0_f_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 259 [1/2] (3.25ns)   --->   "%vec_i_load = load float* %vec_i_addr_2, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 259 'load' 'vec_i_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 14> <Delay = 5.70>
ST_17 : Operation 260 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %Weight0_f_load, %vec_i_load" [lstm_hls/rnn.cpp:113]   --->   Operation 260 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 5.70>
ST_18 : Operation 261 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %Weight0_f_load, %vec_i_load" [lstm_hls/rnn.cpp:113]   --->   Operation 261 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 5.70>
ST_19 : Operation 262 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %Weight0_f_load, %vec_i_load" [lstm_hls/rnn.cpp:113]   --->   Operation 262 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/2] (3.25ns)   --->   "%vec_tmp_load = load float* %vec_tmp_addr, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 263 'load' 'vec_tmp_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 17> <Delay = 5.70>
ST_20 : Operation 264 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %Weight0_f_load, %vec_i_load" [lstm_hls/rnn.cpp:113]   --->   Operation 264 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/2] (3.25ns)   --->   "%vec_tmp_load = load float* %vec_tmp_addr, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 265 'load' 'vec_tmp_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 21 <SV = 18> <Delay = 7.25>
ST_21 : Operation 266 [5/5] (7.25ns)   --->   "%tmp_8 = fadd float %vec_tmp_load, %tmp_7" [lstm_hls/rnn.cpp:113]   --->   Operation 266 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 7.25>
ST_22 : Operation 267 [4/5] (7.25ns)   --->   "%tmp_8 = fadd float %vec_tmp_load, %tmp_7" [lstm_hls/rnn.cpp:113]   --->   Operation 267 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 7.25>
ST_23 : Operation 268 [3/5] (7.25ns)   --->   "%tmp_8 = fadd float %vec_tmp_load, %tmp_7" [lstm_hls/rnn.cpp:113]   --->   Operation 268 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 7.25>
ST_24 : Operation 269 [2/5] (7.25ns)   --->   "%tmp_8 = fadd float %vec_tmp_load, %tmp_7" [lstm_hls/rnn.cpp:113]   --->   Operation 269 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 7.25>
ST_25 : Operation 270 [1/5] (7.25ns)   --->   "%tmp_8 = fadd float %vec_tmp_load, %tmp_7" [lstm_hls/rnn.cpp:113]   --->   Operation 270 'fadd' 'tmp_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 3.25>
ST_26 : Operation 271 [1/1] (3.25ns)   --->   "store float %tmp_8, float* %vec_tmp_addr, align 4" [lstm_hls/rnn.cpp:113]   --->   Operation 271 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "br label %.preheader4" [lstm_hls/rnn.cpp:113]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 12> <Delay = 0.00>
ST_27 : Operation 273 [1/2] (0.00ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_f)" [lstm_hls/rnn.cpp:114]   --->   Operation 273 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 1.81>
ST_28 : Operation 274 [2/2] (1.81ns)   --->   "call fastcc void @sigmoid([128 x float]* %gate_f, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:115]   --->   Operation 274 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 14> <Delay = 0.00>
ST_29 : Operation 275 [1/2] (0.00ns)   --->   "call fastcc void @sigmoid([128 x float]* %gate_f, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:115]   --->   Operation 275 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 15> <Delay = 1.86>
ST_30 : Operation 276 [2/2] (1.86ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:120]   --->   Operation 276 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 16> <Delay = 1.76>
ST_31 : Operation 277 [1/2] (0.00ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:120]   --->   Operation 277 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 278 [1/1] (1.76ns)   --->   "br label %.loopexit896" [lstm_hls/rnn.cpp:120]   --->   Operation 278 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 17> <Delay = 1.94>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%r2_0 = phi i8 [ 0, %5 ], [ %r_2, %.loopexit896.loopexit ]"   --->   Operation 279 'phi' 'r2_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "%phi_mul889 = phi i15 [ 0, %5 ], [ %add_ln120_1, %.loopexit896.loopexit ]" [lstm_hls/rnn.cpp:120]   --->   Operation 280 'phi' 'phi_mul889' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 281 [1/1] (1.94ns)   --->   "%add_ln120_1 = add i15 %phi_mul889, 156" [lstm_hls/rnn.cpp:120]   --->   Operation 281 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 282 [1/1] (1.55ns)   --->   "%icmp_ln120 = icmp eq i8 %r2_0, -128" [lstm_hls/rnn.cpp:120]   --->   Operation 282 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 283 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 283 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 284 [1/1] (1.91ns)   --->   "%r_2 = add i8 %r2_0, 1" [lstm_hls/rnn.cpp:120]   --->   Operation 284 'add' 'r_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %7, label %.preheader3.preheader" [lstm_hls/rnn.cpp:120]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %r2_0 to i64" [lstm_hls/rnn.cpp:120]   --->   Operation 286 'zext' 'zext_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%vec_tmp_addr_1 = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln120" [lstm_hls/rnn.cpp:120]   --->   Operation 287 'getelementptr' 'vec_tmp_addr_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (1.76ns)   --->   "br label %.preheader3" [lstm_hls/rnn.cpp:120]   --->   Operation 288 'br' <Predicate = (!icmp_ln120)> <Delay = 1.76>
ST_32 : Operation 289 [2/2] (1.90ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_i)" [lstm_hls/rnn.cpp:121]   --->   Operation 289 'call' <Predicate = (icmp_ln120)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 18> <Delay = 5.19>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%c3_0 = phi i8 [ %c_2, %6 ], [ 0, %.preheader3.preheader ]"   --->   Operation 290 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (1.55ns)   --->   "%icmp_ln120_1 = icmp eq i8 %c3_0, -100" [lstm_hls/rnn.cpp:120]   --->   Operation 291 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 292 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 293 [1/1] (1.91ns)   --->   "%c_2 = add i8 %c3_0, 1" [lstm_hls/rnn.cpp:120]   --->   Operation 293 'add' 'c_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120_1, label %.loopexit896.loopexit, label %6" [lstm_hls/rnn.cpp:120]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i8 %c3_0 to i64" [lstm_hls/rnn.cpp:120]   --->   Operation 295 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i8 %c3_0 to i15" [lstm_hls/rnn.cpp:120]   --->   Operation 296 'zext' 'zext_ln120_2' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_33 : Operation 297 [1/1] (1.94ns)   --->   "%add_ln120 = add i15 %phi_mul889, %zext_ln120_2" [lstm_hls/rnn.cpp:120]   --->   Operation 297 'add' 'add_ln120' <Predicate = (!icmp_ln120_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i15 %add_ln120 to i64" [lstm_hls/rnn.cpp:120]   --->   Operation 298 'zext' 'zext_ln120_3' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%Weight0_i_addr = getelementptr [19968 x float]* @Weight0_i, i64 0, i64 %zext_ln120_3" [lstm_hls/rnn.cpp:120]   --->   Operation 299 'getelementptr' 'Weight0_i_addr' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_33 : Operation 300 [2/2] (3.25ns)   --->   "%Weight0_i_load = load float* %Weight0_i_addr, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 300 'load' 'Weight0_i_load' <Predicate = (!icmp_ln120_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_33 : Operation 301 [1/1] (0.00ns)   --->   "%vec_i_addr_3 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln120_1" [lstm_hls/rnn.cpp:120]   --->   Operation 301 'getelementptr' 'vec_i_addr_3' <Predicate = (!icmp_ln120_1)> <Delay = 0.00>
ST_33 : Operation 302 [2/2] (3.25ns)   --->   "%vec_i_load_1 = load float* %vec_i_addr_3, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 302 'load' 'vec_i_load_1' <Predicate = (!icmp_ln120_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 303 [1/1] (0.00ns)   --->   "br label %.loopexit896"   --->   Operation 303 'br' <Predicate = (icmp_ln120_1)> <Delay = 0.00>

State 34 <SV = 19> <Delay = 3.25>
ST_34 : Operation 304 [1/2] (3.25ns)   --->   "%Weight0_i_load = load float* %Weight0_i_addr, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 304 'load' 'Weight0_i_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_34 : Operation 305 [1/2] (3.25ns)   --->   "%vec_i_load_1 = load float* %vec_i_addr_3, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 305 'load' 'vec_i_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 20> <Delay = 5.70>
ST_35 : Operation 306 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1" [lstm_hls/rnn.cpp:120]   --->   Operation 306 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 21> <Delay = 5.70>
ST_36 : Operation 307 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1" [lstm_hls/rnn.cpp:120]   --->   Operation 307 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 22> <Delay = 5.70>
ST_37 : Operation 308 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1" [lstm_hls/rnn.cpp:120]   --->   Operation 308 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [2/2] (3.25ns)   --->   "%vec_tmp_load_1 = load float* %vec_tmp_addr_1, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 309 'load' 'vec_tmp_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 23> <Delay = 5.70>
ST_38 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %Weight0_i_load, %vec_i_load_1" [lstm_hls/rnn.cpp:120]   --->   Operation 310 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 311 [1/2] (3.25ns)   --->   "%vec_tmp_load_1 = load float* %vec_tmp_addr_1, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 311 'load' 'vec_tmp_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 39 <SV = 24> <Delay = 7.25>
ST_39 : Operation 312 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %vec_tmp_load_1, %tmp_9" [lstm_hls/rnn.cpp:120]   --->   Operation 312 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 25> <Delay = 7.25>
ST_40 : Operation 313 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %vec_tmp_load_1, %tmp_9" [lstm_hls/rnn.cpp:120]   --->   Operation 313 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 26> <Delay = 7.25>
ST_41 : Operation 314 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %vec_tmp_load_1, %tmp_9" [lstm_hls/rnn.cpp:120]   --->   Operation 314 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 7.25>
ST_42 : Operation 315 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %vec_tmp_load_1, %tmp_9" [lstm_hls/rnn.cpp:120]   --->   Operation 315 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 7.25>
ST_43 : Operation 316 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %vec_tmp_load_1, %tmp_9" [lstm_hls/rnn.cpp:120]   --->   Operation 316 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 3.25>
ST_44 : Operation 317 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %vec_tmp_addr_1, align 4" [lstm_hls/rnn.cpp:120]   --->   Operation 317 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 318 [1/1] (0.00ns)   --->   "br label %.preheader3" [lstm_hls/rnn.cpp:120]   --->   Operation 318 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 319 [1/2] (0.00ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_i)" [lstm_hls/rnn.cpp:121]   --->   Operation 319 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 1.81>
ST_46 : Operation 320 [2/2] (1.81ns)   --->   "call fastcc void @sigmoid([128 x float]* %gate_i, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:122]   --->   Operation 320 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 0.00>
ST_47 : Operation 321 [1/2] (0.00ns)   --->   "call fastcc void @sigmoid([128 x float]* %gate_i, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:122]   --->   Operation 321 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 21> <Delay = 1.86>
ST_48 : Operation 322 [2/2] (1.86ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:127]   --->   Operation 322 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 22> <Delay = 1.76>
ST_49 : Operation 323 [1/2] (0.00ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:127]   --->   Operation 323 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 324 [1/1] (1.76ns)   --->   "br label %.loopexit895" [lstm_hls/rnn.cpp:127]   --->   Operation 324 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 23> <Delay = 1.94>
ST_50 : Operation 325 [1/1] (0.00ns)   --->   "%r4_0 = phi i8 [ 0, %7 ], [ %r_3, %.loopexit895.loopexit ]"   --->   Operation 325 'phi' 'r4_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 326 [1/1] (0.00ns)   --->   "%phi_mul891 = phi i15 [ 0, %7 ], [ %add_ln127_1, %.loopexit895.loopexit ]" [lstm_hls/rnn.cpp:127]   --->   Operation 326 'phi' 'phi_mul891' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 327 [1/1] (1.94ns)   --->   "%add_ln127_1 = add i15 %phi_mul891, 156" [lstm_hls/rnn.cpp:127]   --->   Operation 327 'add' 'add_ln127_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 328 [1/1] (1.55ns)   --->   "%icmp_ln127 = icmp eq i8 %r4_0, -128" [lstm_hls/rnn.cpp:127]   --->   Operation 328 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 329 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 329 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 330 [1/1] (1.91ns)   --->   "%r_3 = add i8 %r4_0, 1" [lstm_hls/rnn.cpp:127]   --->   Operation 330 'add' 'r_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 331 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %9, label %.preheader2.preheader" [lstm_hls/rnn.cpp:127]   --->   Operation 331 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i8 %r4_0 to i64" [lstm_hls/rnn.cpp:127]   --->   Operation 332 'zext' 'zext_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_50 : Operation 333 [1/1] (0.00ns)   --->   "%vec_tmp_addr_2 = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln127" [lstm_hls/rnn.cpp:127]   --->   Operation 333 'getelementptr' 'vec_tmp_addr_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_50 : Operation 334 [1/1] (1.76ns)   --->   "br label %.preheader2" [lstm_hls/rnn.cpp:127]   --->   Operation 334 'br' <Predicate = (!icmp_ln127)> <Delay = 1.76>
ST_50 : Operation 335 [2/2] (1.90ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_c)" [lstm_hls/rnn.cpp:128]   --->   Operation 335 'call' <Predicate = (icmp_ln127)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 24> <Delay = 5.19>
ST_51 : Operation 336 [1/1] (0.00ns)   --->   "%c5_0 = phi i8 [ %c_3, %8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 336 'phi' 'c5_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 337 [1/1] (1.55ns)   --->   "%icmp_ln127_1 = icmp eq i8 %c5_0, -100" [lstm_hls/rnn.cpp:127]   --->   Operation 337 'icmp' 'icmp_ln127_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 338 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 338 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 339 [1/1] (1.91ns)   --->   "%c_3 = add i8 %c5_0, 1" [lstm_hls/rnn.cpp:127]   --->   Operation 339 'add' 'c_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127_1, label %.loopexit895.loopexit, label %8" [lstm_hls/rnn.cpp:127]   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i8 %c5_0 to i64" [lstm_hls/rnn.cpp:127]   --->   Operation 341 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_51 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i8 %c5_0 to i15" [lstm_hls/rnn.cpp:127]   --->   Operation 342 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_51 : Operation 343 [1/1] (1.94ns)   --->   "%add_ln127 = add i15 %phi_mul891, %zext_ln127_2" [lstm_hls/rnn.cpp:127]   --->   Operation 343 'add' 'add_ln127' <Predicate = (!icmp_ln127_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i15 %add_ln127 to i64" [lstm_hls/rnn.cpp:127]   --->   Operation 344 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_51 : Operation 345 [1/1] (0.00ns)   --->   "%Weight0_c_addr = getelementptr [19968 x float]* @Weight0_c, i64 0, i64 %zext_ln127_3" [lstm_hls/rnn.cpp:127]   --->   Operation 345 'getelementptr' 'Weight0_c_addr' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_51 : Operation 346 [2/2] (3.25ns)   --->   "%Weight0_c_load = load float* %Weight0_c_addr, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 346 'load' 'Weight0_c_load' <Predicate = (!icmp_ln127_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_51 : Operation 347 [1/1] (0.00ns)   --->   "%vec_i_addr_4 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln127_1" [lstm_hls/rnn.cpp:127]   --->   Operation 347 'getelementptr' 'vec_i_addr_4' <Predicate = (!icmp_ln127_1)> <Delay = 0.00>
ST_51 : Operation 348 [2/2] (3.25ns)   --->   "%vec_i_load_2 = load float* %vec_i_addr_4, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 348 'load' 'vec_i_load_2' <Predicate = (!icmp_ln127_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 349 [1/1] (0.00ns)   --->   "br label %.loopexit895"   --->   Operation 349 'br' <Predicate = (icmp_ln127_1)> <Delay = 0.00>

State 52 <SV = 25> <Delay = 3.25>
ST_52 : Operation 350 [1/2] (3.25ns)   --->   "%Weight0_c_load = load float* %Weight0_c_addr, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 350 'load' 'Weight0_c_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_52 : Operation 351 [1/2] (3.25ns)   --->   "%vec_i_load_2 = load float* %vec_i_addr_4, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 351 'load' 'vec_i_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 53 <SV = 26> <Delay = 5.70>
ST_53 : Operation 352 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2" [lstm_hls/rnn.cpp:127]   --->   Operation 352 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 27> <Delay = 5.70>
ST_54 : Operation 353 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2" [lstm_hls/rnn.cpp:127]   --->   Operation 353 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 28> <Delay = 5.70>
ST_55 : Operation 354 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2" [lstm_hls/rnn.cpp:127]   --->   Operation 354 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 355 [2/2] (3.25ns)   --->   "%vec_tmp_load_3 = load float* %vec_tmp_addr_2, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 355 'load' 'vec_tmp_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 56 <SV = 29> <Delay = 5.70>
ST_56 : Operation 356 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %Weight0_c_load, %vec_i_load_2" [lstm_hls/rnn.cpp:127]   --->   Operation 356 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 357 [1/2] (3.25ns)   --->   "%vec_tmp_load_3 = load float* %vec_tmp_addr_2, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 357 'load' 'vec_tmp_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 57 <SV = 30> <Delay = 7.25>
ST_57 : Operation 358 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %vec_tmp_load_3, %tmp_1" [lstm_hls/rnn.cpp:127]   --->   Operation 358 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 7.25>
ST_58 : Operation 359 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %vec_tmp_load_3, %tmp_1" [lstm_hls/rnn.cpp:127]   --->   Operation 359 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 7.25>
ST_59 : Operation 360 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %vec_tmp_load_3, %tmp_1" [lstm_hls/rnn.cpp:127]   --->   Operation 360 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 7.25>
ST_60 : Operation 361 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %vec_tmp_load_3, %tmp_1" [lstm_hls/rnn.cpp:127]   --->   Operation 361 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 7.25>
ST_61 : Operation 362 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %vec_tmp_load_3, %tmp_1" [lstm_hls/rnn.cpp:127]   --->   Operation 362 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 3.25>
ST_62 : Operation 363 [1/1] (3.25ns)   --->   "store float %tmp_2, float* %vec_tmp_addr_2, align 4" [lstm_hls/rnn.cpp:127]   --->   Operation 363 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_62 : Operation 364 [1/1] (0.00ns)   --->   "br label %.preheader2" [lstm_hls/rnn.cpp:127]   --->   Operation 364 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 24> <Delay = 1.76>
ST_63 : Operation 365 [1/2] (0.00ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_c)" [lstm_hls/rnn.cpp:128]   --->   Operation 365 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 366 [1/1] (1.76ns)   --->   "br label %10" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129]   --->   Operation 366 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 25> <Delay = 3.25>
ST_64 : Operation 367 [1/1] (0.00ns)   --->   "%i_0_i = phi i8 [ 0, %9 ], [ %i_2, %11 ]"   --->   Operation 367 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 368 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %i_0_i, -128" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129]   --->   Operation 368 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 369 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 369 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 370 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i_0_i, 1" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129]   --->   Operation 370 'add' 'i_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %tanh.exit, label %11" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %i_0_i to i64" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 372 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 373 [1/1] (0.00ns)   --->   "%vec_tmp_addr_3 = getelementptr [128 x float]* %vec_tmp, i64 0, i64 %zext_ln34" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 373 'getelementptr' 'vec_tmp_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 374 [2/2] (3.25ns)   --->   "%vec_tmp_load_2 = load float* %vec_tmp_addr_3, align 4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 374 'load' 'vec_tmp_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_64 : Operation 375 [2/2] (1.86ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:134]   --->   Operation 375 'call' <Predicate = (icmp_ln32)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 26> <Delay = 3.25>
ST_65 : Operation 376 [1/2] (3.25ns)   --->   "%vec_tmp_load_2 = load float* %vec_tmp_addr_3, align 4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 376 'load' 'vec_tmp_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 66 <SV = 27> <Delay = 8.75>
ST_66 : Operation 377 [2/2] (8.75ns)   --->   "%tmp_i_i_i = call fastcc float @"generic_tanh<float>"(float %vec_tmp_load_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 377 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 28> <Delay = 6.15>
ST_67 : Operation 378 [1/2] (2.89ns)   --->   "%tmp_i_i_i = call fastcc float @"generic_tanh<float>"(float %vec_tmp_load_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 378 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 379 [1/1] (0.00ns)   --->   "%stat_C_addr_1 = getelementptr [128 x float]* %stat_C, i64 0, i64 %zext_ln34" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 379 'getelementptr' 'stat_C_addr_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 380 [1/1] (3.25ns)   --->   "store float %tmp_i_i_i, float* %stat_C_addr_1, align 4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129]   --->   Operation 380 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_67 : Operation 381 [1/1] (0.00ns)   --->   "br label %10" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>

State 68 <SV = 26> <Delay = 1.76>
ST_68 : Operation 382 [1/2] (0.00ns)   --->   "call fastcc void @fill_n([128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:134]   --->   Operation 382 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 383 [1/1] (1.76ns)   --->   "br label %.loopexit" [lstm_hls/rnn.cpp:134]   --->   Operation 383 'br' <Predicate = true> <Delay = 1.76>

State 69 <SV = 27> <Delay = 1.94>
ST_69 : Operation 384 [1/1] (0.00ns)   --->   "%r6_0 = phi i8 [ 0, %tanh.exit ], [ %r_4, %.loopexit.loopexit ]"   --->   Operation 384 'phi' 'r6_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 385 [1/1] (0.00ns)   --->   "%phi_mul893 = phi i15 [ 0, %tanh.exit ], [ %add_ln134_1, %.loopexit.loopexit ]" [lstm_hls/rnn.cpp:134]   --->   Operation 385 'phi' 'phi_mul893' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 386 [1/1] (1.94ns)   --->   "%add_ln134_1 = add i15 %phi_mul893, 156" [lstm_hls/rnn.cpp:134]   --->   Operation 386 'add' 'add_ln134_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 387 [1/1] (1.55ns)   --->   "%icmp_ln134 = icmp eq i8 %r6_0, -128" [lstm_hls/rnn.cpp:134]   --->   Operation 387 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 388 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 388 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 389 [1/1] (1.91ns)   --->   "%r_4 = add i8 %r6_0, 1" [lstm_hls/rnn.cpp:134]   --->   Operation 389 'add' 'r_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 390 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %13, label %.preheader1.preheader" [lstm_hls/rnn.cpp:134]   --->   Operation 390 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %r6_0 to i64" [lstm_hls/rnn.cpp:134]   --->   Operation 391 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_69 : Operation 392 [1/1] (0.00ns)   --->   "%vec_tmp_addr_4 = getelementptr inbounds [128 x float]* %vec_tmp, i64 0, i64 %zext_ln134" [lstm_hls/rnn.cpp:134]   --->   Operation 392 'getelementptr' 'vec_tmp_addr_4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_69 : Operation 393 [1/1] (1.76ns)   --->   "br label %.preheader1" [lstm_hls/rnn.cpp:134]   --->   Operation 393 'br' <Predicate = (!icmp_ln134)> <Delay = 1.76>
ST_69 : Operation 394 [2/2] (1.90ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_o)" [lstm_hls/rnn.cpp:135]   --->   Operation 394 'call' <Predicate = (icmp_ln134)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 28> <Delay = 5.19>
ST_70 : Operation 395 [1/1] (0.00ns)   --->   "%c7_0 = phi i8 [ %c_4, %12 ], [ 0, %.preheader1.preheader ]"   --->   Operation 395 'phi' 'c7_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 396 [1/1] (1.55ns)   --->   "%icmp_ln134_1 = icmp eq i8 %c7_0, -100" [lstm_hls/rnn.cpp:134]   --->   Operation 396 'icmp' 'icmp_ln134_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 397 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 397 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 398 [1/1] (1.91ns)   --->   "%c_4 = add i8 %c7_0, 1" [lstm_hls/rnn.cpp:134]   --->   Operation 398 'add' 'c_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 399 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134_1, label %.loopexit.loopexit, label %12" [lstm_hls/rnn.cpp:134]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i8 %c7_0 to i64" [lstm_hls/rnn.cpp:134]   --->   Operation 400 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln134_1)> <Delay = 0.00>
ST_70 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i8 %c7_0 to i15" [lstm_hls/rnn.cpp:134]   --->   Operation 401 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln134_1)> <Delay = 0.00>
ST_70 : Operation 402 [1/1] (1.94ns)   --->   "%add_ln134 = add i15 %phi_mul893, %zext_ln134_2" [lstm_hls/rnn.cpp:134]   --->   Operation 402 'add' 'add_ln134' <Predicate = (!icmp_ln134_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i15 %add_ln134 to i64" [lstm_hls/rnn.cpp:134]   --->   Operation 403 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln134_1)> <Delay = 0.00>
ST_70 : Operation 404 [1/1] (0.00ns)   --->   "%Weight0_o_addr = getelementptr [19968 x float]* @Weight0_o, i64 0, i64 %zext_ln134_3" [lstm_hls/rnn.cpp:134]   --->   Operation 404 'getelementptr' 'Weight0_o_addr' <Predicate = (!icmp_ln134_1)> <Delay = 0.00>
ST_70 : Operation 405 [2/2] (3.25ns)   --->   "%Weight0_o_load = load float* %Weight0_o_addr, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 405 'load' 'Weight0_o_load' <Predicate = (!icmp_ln134_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_70 : Operation 406 [1/1] (0.00ns)   --->   "%vec_i_addr_5 = getelementptr inbounds [156 x float]* %vec_i, i64 0, i64 %zext_ln134_1" [lstm_hls/rnn.cpp:134]   --->   Operation 406 'getelementptr' 'vec_i_addr_5' <Predicate = (!icmp_ln134_1)> <Delay = 0.00>
ST_70 : Operation 407 [2/2] (3.25ns)   --->   "%vec_i_load_3 = load float* %vec_i_addr_5, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 407 'load' 'vec_i_load_3' <Predicate = (!icmp_ln134_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 408 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 408 'br' <Predicate = (icmp_ln134_1)> <Delay = 0.00>

State 71 <SV = 29> <Delay = 3.25>
ST_71 : Operation 409 [1/2] (3.25ns)   --->   "%Weight0_o_load = load float* %Weight0_o_addr, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 409 'load' 'Weight0_o_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_71 : Operation 410 [1/2] (3.25ns)   --->   "%vec_i_load_3 = load float* %vec_i_addr_5, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 410 'load' 'vec_i_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 72 <SV = 30> <Delay = 5.70>
ST_72 : Operation 411 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3" [lstm_hls/rnn.cpp:134]   --->   Operation 411 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 31> <Delay = 5.70>
ST_73 : Operation 412 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3" [lstm_hls/rnn.cpp:134]   --->   Operation 412 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 32> <Delay = 5.70>
ST_74 : Operation 413 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3" [lstm_hls/rnn.cpp:134]   --->   Operation 413 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 414 [2/2] (3.25ns)   --->   "%vec_tmp_load_4 = load float* %vec_tmp_addr_4, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 414 'load' 'vec_tmp_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 75 <SV = 33> <Delay = 5.70>
ST_75 : Operation 415 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %Weight0_o_load, %vec_i_load_3" [lstm_hls/rnn.cpp:134]   --->   Operation 415 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 416 [1/2] (3.25ns)   --->   "%vec_tmp_load_4 = load float* %vec_tmp_addr_4, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 416 'load' 'vec_tmp_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 76 <SV = 34> <Delay = 7.25>
ST_76 : Operation 417 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %vec_tmp_load_4, %tmp_3" [lstm_hls/rnn.cpp:134]   --->   Operation 417 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 35> <Delay = 7.25>
ST_77 : Operation 418 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %vec_tmp_load_4, %tmp_3" [lstm_hls/rnn.cpp:134]   --->   Operation 418 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 36> <Delay = 7.25>
ST_78 : Operation 419 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %vec_tmp_load_4, %tmp_3" [lstm_hls/rnn.cpp:134]   --->   Operation 419 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 37> <Delay = 7.25>
ST_79 : Operation 420 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %vec_tmp_load_4, %tmp_3" [lstm_hls/rnn.cpp:134]   --->   Operation 420 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 38> <Delay = 7.25>
ST_80 : Operation 421 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %vec_tmp_load_4, %tmp_3" [lstm_hls/rnn.cpp:134]   --->   Operation 421 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 39> <Delay = 3.25>
ST_81 : Operation 422 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %vec_tmp_addr_4, align 4" [lstm_hls/rnn.cpp:134]   --->   Operation 422 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_81 : Operation 423 [1/1] (0.00ns)   --->   "br label %.preheader1" [lstm_hls/rnn.cpp:134]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 28> <Delay = 0.00>
ST_82 : Operation 424 [1/2] (0.00ns)   --->   "call fastcc void @geva.1([128 x float]* %vec_tmp, [128 x float]* @Bias0_o)" [lstm_hls/rnn.cpp:135]   --->   Operation 424 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 29> <Delay = 1.81>
ST_83 : Operation 425 [2/2] (1.81ns)   --->   "call fastcc void @sigmoid([128 x float]* %gate_o, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:136]   --->   Operation 425 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 30> <Delay = 0.00>
ST_84 : Operation 426 [1/2] (0.00ns)   --->   "call fastcc void @sigmoid([128 x float]* %gate_o, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:136]   --->   Operation 426 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 31> <Delay = 1.81>
ST_85 : Operation 427 [2/2] (1.81ns)   --->   "call fastcc void @hprod([128 x float]* %vec_tmp, [128 x float]* %gate_f, [128 x float]* %C_t)" [lstm_hls/rnn.cpp:141]   --->   Operation 427 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 32> <Delay = 0.00>
ST_86 : Operation 428 [1/2] (0.00ns)   --->   "call fastcc void @hprod([128 x float]* %vec_tmp, [128 x float]* %gate_f, [128 x float]* %C_t)" [lstm_hls/rnn.cpp:141]   --->   Operation 428 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 33> <Delay = 1.81>
ST_87 : Operation 429 [2/2] (1.81ns)   --->   "call fastcc void @hprod([128 x float]* %C_t, [128 x float]* %gate_i, [128 x float]* %stat_C)" [lstm_hls/rnn.cpp:142]   --->   Operation 429 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 34> <Delay = 0.00>
ST_88 : Operation 430 [1/2] (0.00ns)   --->   "call fastcc void @hprod([128 x float]* %C_t, [128 x float]* %gate_i, [128 x float]* %stat_C)" [lstm_hls/rnn.cpp:142]   --->   Operation 430 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 35> <Delay = 1.90>
ST_89 : Operation 431 [2/2] (1.90ns)   --->   "call fastcc void @geva.1([128 x float]* %C_t, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:143]   --->   Operation 431 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 36> <Delay = 1.76>
ST_90 : Operation 432 [1/2] (0.00ns)   --->   "call fastcc void @geva.1([128 x float]* %C_t, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:143]   --->   Operation 432 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 433 [1/1] (1.76ns)   --->   "br label %14" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148]   --->   Operation 433 'br' <Predicate = true> <Delay = 1.76>

State 91 <SV = 37> <Delay = 3.25>
ST_91 : Operation 434 [1/1] (0.00ns)   --->   "%i_0_i9 = phi i8 [ 0, %13 ], [ %i_4, %15 ]"   --->   Operation 434 'phi' 'i_0_i9' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 435 [1/1] (1.55ns)   --->   "%icmp_ln32_1 = icmp eq i8 %i_0_i9, -128" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148]   --->   Operation 435 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 436 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 436 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 437 [1/1] (1.91ns)   --->   "%i_4 = add i8 %i_0_i9, 1" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148]   --->   Operation 437 'add' 'i_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32_1, label %tanh.exit17, label %15" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %i_0_i9 to i64" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 439 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_91 : Operation 440 [1/1] (0.00ns)   --->   "%C_t_addr_1 = getelementptr [128 x float]* %C_t, i64 0, i64 %zext_ln34_1" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 440 'getelementptr' 'C_t_addr_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_91 : Operation 441 [2/2] (3.25ns)   --->   "%C_t_load = load float* %C_t_addr_1, align 4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 441 'load' 'C_t_load' <Predicate = (!icmp_ln32_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_91 : Operation 442 [2/2] (1.81ns)   --->   "call fastcc void @hprod([128 x float]* %h_t, [128 x float]* %gate_o, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:149]   --->   Operation 442 'call' <Predicate = (icmp_ln32_1)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 38> <Delay = 3.25>
ST_92 : Operation 443 [1/2] (3.25ns)   --->   "%C_t_load = load float* %C_t_addr_1, align 4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 443 'load' 'C_t_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 93 <SV = 39> <Delay = 8.75>
ST_93 : Operation 444 [2/2] (8.75ns)   --->   "%tmp_i_i_i1 = call fastcc float @"generic_tanh<float>"(float %C_t_load) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 444 'call' 'tmp_i_i_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 40> <Delay = 6.15>
ST_94 : Operation 445 [1/2] (2.89ns)   --->   "%tmp_i_i_i1 = call fastcc float @"generic_tanh<float>"(float %C_t_load) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 445 'call' 'tmp_i_i_i1' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 446 [1/1] (0.00ns)   --->   "%vec_tmp_addr_5 = getelementptr [128 x float]* %vec_tmp, i64 0, i64 %zext_ln34_1" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 446 'getelementptr' 'vec_tmp_addr_5' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 447 [1/1] (3.25ns)   --->   "store float %tmp_i_i_i1, float* %vec_tmp_addr_5, align 4" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148]   --->   Operation 447 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_94 : Operation 448 [1/1] (0.00ns)   --->   "br label %14" [lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148]   --->   Operation 448 'br' <Predicate = true> <Delay = 0.00>

State 95 <SV = 38> <Delay = 0.00>
ST_95 : Operation 449 [1/2] (0.00ns)   --->   "call fastcc void @hprod([128 x float]* %h_t, [128 x float]* %gate_o, [128 x float]* %vec_tmp)" [lstm_hls/rnn.cpp:149]   --->   Operation 449 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 450 [1/1] (0.00ns)   --->   "br label %.preheader7" [lstm_hls/rnn.cpp:78]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>

State 96 <SV = 8> <Delay = 2.32>
ST_96 : Operation 451 [1/1] (0.00ns)   --->   "%p_0_rec_i_i = phi i4 [ %add_ln762, %16 ], [ 0, %.preheader22.preheader ]" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 451 'phi' 'p_0_rec_i_i' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 452 [1/1] (0.00ns)   --->   "%p_0_rec_i_i_cast = zext i4 %p_0_rec_i_i to i64" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 452 'zext' 'p_0_rec_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 453 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [10 x float]* %res, i64 0, i64 %p_0_rec_i_i_cast" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 453 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 454 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 454 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 455 [1/1] (1.30ns)   --->   "%icmp_ln762 = icmp eq i4 %p_0_rec_i_i, -6" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 455 'icmp' 'icmp_ln762' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 456 [1/1] (1.73ns)   --->   "%add_ln762 = add i4 %p_0_rec_i_i, 1" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 456 'add' 'add_ln762' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln762, label %"fill_n<float*, int, double>.exit.preheader", label %16" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 458 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %res_addr_1, align 4" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 458 'store' <Predicate = (!icmp_ln762)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_96 : Operation 459 [1/1] (0.00ns)   --->   "br label %.preheader22" [D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157]   --->   Operation 459 'br' <Predicate = (!icmp_ln762)> <Delay = 0.00>
ST_96 : Operation 460 [1/1] (1.76ns)   --->   "br label %"fill_n<float*, int, double>.exit"" [lstm_hls/rnn.cpp:157]   --->   Operation 460 'br' <Predicate = (icmp_ln762)> <Delay = 1.76>

State 97 <SV = 9> <Delay = 1.76>
ST_97 : Operation 461 [1/1] (0.00ns)   --->   "%r8_0 = phi i4 [ %r, %"fill_n<float*, int, double>.exit.loopexit" ], [ 0, %"fill_n<float*, int, double>.exit.preheader" ]"   --->   Operation 461 'phi' 'r8_0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 462 [1/1] (1.30ns)   --->   "%icmp_ln157 = icmp eq i4 %r8_0, -6" [lstm_hls/rnn.cpp:157]   --->   Operation 462 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 463 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 463 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 464 [1/1] (1.73ns)   --->   "%r = add i4 %r8_0, 1" [lstm_hls/rnn.cpp:157]   --->   Operation 464 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 465 [1/1] (0.00ns)   --->   "br i1 %icmp_ln157, label %.preheader21.preheader, label %.preheader.preheader" [lstm_hls/rnn.cpp:157]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %r8_0 to i64" [lstm_hls/rnn.cpp:157]   --->   Operation 466 'zext' 'zext_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_97 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r8_0, i7 0)" [lstm_hls/rnn.cpp:157]   --->   Operation 467 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_97 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i11 %tmp_5 to i12" [lstm_hls/rnn.cpp:157]   --->   Operation 468 'zext' 'zext_ln157_2' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_97 : Operation 469 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [10 x float]* %res, i64 0, i64 %zext_ln157" [lstm_hls/rnn.cpp:157]   --->   Operation 469 'getelementptr' 'res_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_97 : Operation 470 [1/1] (1.76ns)   --->   "br label %.preheader" [lstm_hls/rnn.cpp:157]   --->   Operation 470 'br' <Predicate = (!icmp_ln157)> <Delay = 1.76>
ST_97 : Operation 471 [1/1] (1.76ns)   --->   "br label %.preheader21"   --->   Operation 471 'br' <Predicate = (icmp_ln157)> <Delay = 1.76>

State 98 <SV = 10> <Delay = 4.89>
ST_98 : Operation 472 [1/1] (0.00ns)   --->   "%c9_0 = phi i8 [ %c, %17 ], [ 0, %.preheader.preheader ]"   --->   Operation 472 'phi' 'c9_0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 473 [1/1] (1.55ns)   --->   "%icmp_ln157_1 = icmp eq i8 %c9_0, -128" [lstm_hls/rnn.cpp:157]   --->   Operation 473 'icmp' 'icmp_ln157_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 474 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 474 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 475 [1/1] (1.91ns)   --->   "%c = add i8 %c9_0, 1" [lstm_hls/rnn.cpp:157]   --->   Operation 475 'add' 'c' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 476 [1/1] (0.00ns)   --->   "br i1 %icmp_ln157_1, label %"fill_n<float*, int, double>.exit.loopexit", label %17" [lstm_hls/rnn.cpp:157]   --->   Operation 476 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i8 %c9_0 to i64" [lstm_hls/rnn.cpp:157]   --->   Operation 477 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_98 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i8 %c9_0 to i12" [lstm_hls/rnn.cpp:157]   --->   Operation 478 'zext' 'zext_ln157_3' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_98 : Operation 479 [1/1] (1.63ns)   --->   "%add_ln157 = add i12 %zext_ln157_2, %zext_ln157_3" [lstm_hls/rnn.cpp:157]   --->   Operation 479 'add' 'add_ln157' <Predicate = (!icmp_ln157_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln157_4 = zext i12 %add_ln157 to i64" [lstm_hls/rnn.cpp:157]   --->   Operation 480 'zext' 'zext_ln157_4' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_98 : Operation 481 [1/1] (0.00ns)   --->   "%Weight_lc_addr = getelementptr [1280 x float]* @Weight_lc, i64 0, i64 %zext_ln157_4" [lstm_hls/rnn.cpp:157]   --->   Operation 481 'getelementptr' 'Weight_lc_addr' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_98 : Operation 482 [2/2] (3.25ns)   --->   "%Weight_lc_load = load float* %Weight_lc_addr, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 482 'load' 'Weight_lc_load' <Predicate = (!icmp_ln157_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_98 : Operation 483 [1/1] (0.00ns)   --->   "%h_t_addr_2 = getelementptr inbounds [128 x float]* %h_t, i64 0, i64 %zext_ln157_1" [lstm_hls/rnn.cpp:157]   --->   Operation 483 'getelementptr' 'h_t_addr_2' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_98 : Operation 484 [2/2] (3.25ns)   --->   "%h_t_load = load float* %h_t_addr_2, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 484 'load' 'h_t_load' <Predicate = (!icmp_ln157_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_98 : Operation 485 [1/1] (0.00ns)   --->   "br label %"fill_n<float*, int, double>.exit""   --->   Operation 485 'br' <Predicate = (icmp_ln157_1)> <Delay = 0.00>

State 99 <SV = 11> <Delay = 3.25>
ST_99 : Operation 486 [1/2] (3.25ns)   --->   "%Weight_lc_load = load float* %Weight_lc_addr, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 486 'load' 'Weight_lc_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_99 : Operation 487 [1/2] (3.25ns)   --->   "%h_t_load = load float* %h_t_addr_2, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 487 'load' 'h_t_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 100 <SV = 12> <Delay = 5.70>
ST_100 : Operation 488 [4/4] (5.70ns)   --->   "%tmp = fmul float %Weight_lc_load, %h_t_load" [lstm_hls/rnn.cpp:157]   --->   Operation 488 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 13> <Delay = 5.70>
ST_101 : Operation 489 [3/4] (5.70ns)   --->   "%tmp = fmul float %Weight_lc_load, %h_t_load" [lstm_hls/rnn.cpp:157]   --->   Operation 489 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 14> <Delay = 5.70>
ST_102 : Operation 490 [2/4] (5.70ns)   --->   "%tmp = fmul float %Weight_lc_load, %h_t_load" [lstm_hls/rnn.cpp:157]   --->   Operation 490 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 491 [2/2] (2.32ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 491 'load' 'res_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 103 <SV = 15> <Delay = 5.70>
ST_103 : Operation 492 [1/4] (5.70ns)   --->   "%tmp = fmul float %Weight_lc_load, %h_t_load" [lstm_hls/rnn.cpp:157]   --->   Operation 492 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 493 [1/2] (2.32ns)   --->   "%res_load = load float* %res_addr, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 493 'load' 'res_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 104 <SV = 16> <Delay = 7.25>
ST_104 : Operation 494 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %res_load, %tmp" [lstm_hls/rnn.cpp:157]   --->   Operation 494 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 17> <Delay = 7.25>
ST_105 : Operation 495 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %res_load, %tmp" [lstm_hls/rnn.cpp:157]   --->   Operation 495 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 18> <Delay = 7.25>
ST_106 : Operation 496 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %res_load, %tmp" [lstm_hls/rnn.cpp:157]   --->   Operation 496 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 19> <Delay = 7.25>
ST_107 : Operation 497 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %res_load, %tmp" [lstm_hls/rnn.cpp:157]   --->   Operation 497 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 20> <Delay = 7.25>
ST_108 : Operation 498 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %res_load, %tmp" [lstm_hls/rnn.cpp:157]   --->   Operation 498 'fadd' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 21> <Delay = 2.32>
ST_109 : Operation 499 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %res_addr, align 4" [lstm_hls/rnn.cpp:157]   --->   Operation 499 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_109 : Operation 500 [1/1] (0.00ns)   --->   "br label %.preheader" [lstm_hls/rnn.cpp:157]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 10> <Delay = 3.25>
ST_110 : Operation 501 [1/1] (0.00ns)   --->   "%i_0_i18 = phi i4 [ %i, %18 ], [ 0, %.preheader21.preheader ]"   --->   Operation 501 'phi' 'i_0_i18' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 502 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 502 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 503 [1/1] (1.30ns)   --->   "%icmp_ln43 = icmp eq i4 %i_0_i18, -6" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:158]   --->   Operation 503 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 504 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i18, 1" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:158]   --->   Operation 504 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %geva.exit, label %18" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:158]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %i_0_i18 to i64" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 506 'zext' 'zext_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_110 : Operation 507 [1/1] (0.00ns)   --->   "%Bias_lc_addr = getelementptr [10 x float]* @Bias_lc, i64 0, i64 %zext_ln45" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 507 'getelementptr' 'Bias_lc_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_110 : Operation 508 [2/2] (3.25ns)   --->   "%Bias_lc_load = load float* %Bias_lc_addr, align 4" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 508 'load' 'Bias_lc_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_110 : Operation 509 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [10 x float]* %res, i64 0, i64 %zext_ln45" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 509 'getelementptr' 'res_addr_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_110 : Operation 510 [2/2] (2.32ns)   --->   "%res_load_1 = load float* %res_addr_2, align 4" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 510 'load' 'res_load_1' <Predicate = (!icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_110 : Operation 511 [1/1] (0.00ns)   --->   "ret void" [lstm_hls/rnn.cpp:168]   --->   Operation 511 'ret' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 111 <SV = 11> <Delay = 3.25>
ST_111 : Operation 512 [1/2] (3.25ns)   --->   "%Bias_lc_load = load float* %Bias_lc_addr, align 4" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 512 'load' 'Bias_lc_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_111 : Operation 513 [1/2] (2.32ns)   --->   "%res_load_1 = load float* %res_addr_2, align 4" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 513 'load' 'res_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 112 <SV = 12> <Delay = 7.25>
ST_112 : Operation 514 [5/5] (7.25ns)   --->   "%tmp_i = fadd float %res_load_1, %Bias_lc_load" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 514 'fadd' 'tmp_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 13> <Delay = 7.25>
ST_113 : Operation 515 [4/5] (7.25ns)   --->   "%tmp_i = fadd float %res_load_1, %Bias_lc_load" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 515 'fadd' 'tmp_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 14> <Delay = 7.25>
ST_114 : Operation 516 [3/5] (7.25ns)   --->   "%tmp_i = fadd float %res_load_1, %Bias_lc_load" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 516 'fadd' 'tmp_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 15> <Delay = 7.25>
ST_115 : Operation 517 [2/5] (7.25ns)   --->   "%tmp_i = fadd float %res_load_1, %Bias_lc_load" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 517 'fadd' 'tmp_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 16> <Delay = 7.25>
ST_116 : Operation 518 [1/5] (7.25ns)   --->   "%tmp_i = fadd float %res_load_1, %Bias_lc_load" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 518 'fadd' 'tmp_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 17> <Delay = 2.32>
ST_117 : Operation 519 [1/1] (2.32ns)   --->   "store float %tmp_i, float* %res_addr_2, align 4" [lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158]   --->   Operation 519 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_117 : Operation 520 [1/1] (0.00ns)   --->   "br label %.preheader21" [lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:158]   --->   Operation 520 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln67', lstm_hls/rnn.cpp:67) with incoming values : ('add_ln67', lstm_hls/rnn.cpp:67) [39]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln67', lstm_hls/rnn.cpp:67) with incoming values : ('add_ln67', lstm_hls/rnn.cpp:67) [39]  (0 ns)
	'getelementptr' operation ('gate_f_addr', lstm_hls/rnn.cpp:67) [42]  (0 ns)
	'store' operation ('store_ln67', lstm_hls/rnn.cpp:67) of constant 0 on array 'gate_f', lstm_hls/rnn.cpp:67 [43]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln68', lstm_hls/rnn.cpp:68) with incoming values : ('add_ln68', lstm_hls/rnn.cpp:68) [51]  (0 ns)
	'getelementptr' operation ('gate_i_addr', lstm_hls/rnn.cpp:68) [54]  (0 ns)
	'store' operation ('store_ln68', lstm_hls/rnn.cpp:68) of constant 0 on array 'gate_i', lstm_hls/rnn.cpp:68 [55]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln69', lstm_hls/rnn.cpp:69) with incoming values : ('add_ln69', lstm_hls/rnn.cpp:69) [63]  (0 ns)
	'getelementptr' operation ('stat_C_addr', lstm_hls/rnn.cpp:69) [66]  (0 ns)
	'store' operation ('store_ln69', lstm_hls/rnn.cpp:69) of constant 0 on array 'stat_C', lstm_hls/rnn.cpp:69 [67]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln70', lstm_hls/rnn.cpp:70) with incoming values : ('add_ln70', lstm_hls/rnn.cpp:70) [75]  (0 ns)
	'getelementptr' operation ('C_t_addr', lstm_hls/rnn.cpp:70) [78]  (0 ns)
	'store' operation ('store_ln70', lstm_hls/rnn.cpp:70) of constant 0 on array 'C_t', lstm_hls/rnn.cpp:70 [79]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln71', lstm_hls/rnn.cpp:71) with incoming values : ('add_ln71', lstm_hls/rnn.cpp:71) [87]  (0 ns)
	'getelementptr' operation ('gate_o_addr', lstm_hls/rnn.cpp:71) [90]  (0 ns)
	'store' operation ('store_ln71', lstm_hls/rnn.cpp:71) of constant 0 on array 'gate_o', lstm_hls/rnn.cpp:71 [91]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln72', lstm_hls/rnn.cpp:72) with incoming values : ('add_ln72', lstm_hls/rnn.cpp:72) [99]  (0 ns)
	'getelementptr' operation ('h_t_addr', lstm_hls/rnn.cpp:72) [102]  (0 ns)
	'store' operation ('store_ln72', lstm_hls/rnn.cpp:72) of constant 0 on array 'h_t', lstm_hls/rnn.cpp:72 [103]  (3.25 ns)

 <State 8>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:78) [111]  (0 ns)
	'add' operation ('i', lstm_hls/rnn.cpp:78) [114]  (1.78 ns)

 <State 9>: 4.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_hls/rnn.cpp:105) [124]  (0 ns)
	'add' operation ('add_ln106', lstm_hls/rnn.cpp:106) [131]  (1.64 ns)
	'getelementptr' operation ('input_addr', lstm_hls/rnn.cpp:106) [134]  (0 ns)
	'load' operation ('input_load', lstm_hls/rnn.cpp:106) on array 'input_r' [135]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', lstm_hls/rnn.cpp:106) on array 'input_r' [135]  (3.25 ns)
	'store' operation ('store_ln106', lstm_hls/rnn.cpp:106) of variable 'input_load', lstm_hls/rnn.cpp:106 on array 'vec_i', lstm_hls/rnn.cpp:74 [138]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lstm_hls/rnn.cpp:107) [143]  (0 ns)
	'getelementptr' operation ('h_t_addr_1', lstm_hls/rnn.cpp:108) [150]  (0 ns)
	'load' operation ('h_t_load_1', lstm_hls/rnn.cpp:108) on array 'h_t', lstm_hls/rnn.cpp:72 [151]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('h_t_load_1', lstm_hls/rnn.cpp:108) on array 'h_t', lstm_hls/rnn.cpp:72 [151]  (3.25 ns)
	'store' operation ('store_ln108', lstm_hls/rnn.cpp:108) of variable 'h_t_load_1', lstm_hls/rnn.cpp:108 on array 'vec_i', lstm_hls/rnn.cpp:74 [155]  (3.25 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', lstm_hls/rnn.cpp:113) [161]  (1.77 ns)

 <State 14>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul', lstm_hls/rnn.cpp:113) with incoming values : ('add_ln113_1', lstm_hls/rnn.cpp:113) [162]  (0 ns)
	'add' operation ('add_ln113_1', lstm_hls/rnn.cpp:113) [163]  (1.94 ns)

 <State 15>: 5.2ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', lstm_hls/rnn.cpp:113) [173]  (0 ns)
	'add' operation ('add_ln113', lstm_hls/rnn.cpp:113) [181]  (1.94 ns)
	'getelementptr' operation ('Weight0_f_addr', lstm_hls/rnn.cpp:113) [183]  (0 ns)
	'load' operation ('Weight0_f_load', lstm_hls/rnn.cpp:113) on array 'Weight0_f' [184]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('Weight0_f_load', lstm_hls/rnn.cpp:113) on array 'Weight0_f' [184]  (3.25 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', lstm_hls/rnn.cpp:113) [187]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', lstm_hls/rnn.cpp:113) [187]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', lstm_hls/rnn.cpp:113) [187]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', lstm_hls/rnn.cpp:113) [187]  (5.7 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', lstm_hls/rnn.cpp:113) [189]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', lstm_hls/rnn.cpp:113) [189]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', lstm_hls/rnn.cpp:113) [189]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', lstm_hls/rnn.cpp:113) [189]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', lstm_hls/rnn.cpp:113) [189]  (7.26 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln113', lstm_hls/rnn.cpp:113) of variable 'tmp_8', lstm_hls/rnn.cpp:113 on array 'vec_tmp', lstm_hls/rnn.cpp:75 [190]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln115', lstm_hls/rnn.cpp:115) to 'sigmoid' [196]  (1.81 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln120', lstm_hls/rnn.cpp:120) to 'fill_n' [197]  (1.86 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', lstm_hls/rnn.cpp:120) [200]  (1.77 ns)

 <State 32>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul889', lstm_hls/rnn.cpp:120) with incoming values : ('add_ln120_1', lstm_hls/rnn.cpp:120) [201]  (0 ns)
	'add' operation ('add_ln120_1', lstm_hls/rnn.cpp:120) [202]  (1.94 ns)

 <State 33>: 5.2ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', lstm_hls/rnn.cpp:120) [212]  (0 ns)
	'add' operation ('add_ln120', lstm_hls/rnn.cpp:120) [220]  (1.94 ns)
	'getelementptr' operation ('Weight0_i_addr', lstm_hls/rnn.cpp:120) [222]  (0 ns)
	'load' operation ('Weight0_i_load', lstm_hls/rnn.cpp:120) on array 'Weight0_i' [223]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('Weight0_i_load', lstm_hls/rnn.cpp:120) on array 'Weight0_i' [223]  (3.25 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', lstm_hls/rnn.cpp:120) [226]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', lstm_hls/rnn.cpp:120) [226]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', lstm_hls/rnn.cpp:120) [226]  (5.7 ns)

 <State 38>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', lstm_hls/rnn.cpp:120) [226]  (5.7 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', lstm_hls/rnn.cpp:120) [228]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', lstm_hls/rnn.cpp:120) [228]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', lstm_hls/rnn.cpp:120) [228]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', lstm_hls/rnn.cpp:120) [228]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', lstm_hls/rnn.cpp:120) [228]  (7.26 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln120', lstm_hls/rnn.cpp:120) of variable 'tmp_s', lstm_hls/rnn.cpp:120 on array 'vec_tmp', lstm_hls/rnn.cpp:75 [229]  (3.25 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln122', lstm_hls/rnn.cpp:122) to 'sigmoid' [235]  (1.81 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln127', lstm_hls/rnn.cpp:127) to 'fill_n' [236]  (1.86 ns)

 <State 49>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', lstm_hls/rnn.cpp:127) [239]  (1.77 ns)

 <State 50>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul891', lstm_hls/rnn.cpp:127) with incoming values : ('add_ln127_1', lstm_hls/rnn.cpp:127) [240]  (0 ns)
	'add' operation ('add_ln127_1', lstm_hls/rnn.cpp:127) [241]  (1.94 ns)

 <State 51>: 5.2ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', lstm_hls/rnn.cpp:127) [251]  (0 ns)
	'add' operation ('add_ln127', lstm_hls/rnn.cpp:127) [259]  (1.94 ns)
	'getelementptr' operation ('Weight0_c_addr', lstm_hls/rnn.cpp:127) [261]  (0 ns)
	'load' operation ('Weight0_c_load', lstm_hls/rnn.cpp:127) on array 'Weight0_c' [262]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('Weight0_c_load', lstm_hls/rnn.cpp:127) on array 'Weight0_c' [262]  (3.25 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', lstm_hls/rnn.cpp:127) [265]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', lstm_hls/rnn.cpp:127) [265]  (5.7 ns)

 <State 55>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', lstm_hls/rnn.cpp:127) [265]  (5.7 ns)

 <State 56>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', lstm_hls/rnn.cpp:127) [265]  (5.7 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', lstm_hls/rnn.cpp:127) [267]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', lstm_hls/rnn.cpp:127) [267]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', lstm_hls/rnn.cpp:127) [267]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', lstm_hls/rnn.cpp:127) [267]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', lstm_hls/rnn.cpp:127) [267]  (7.26 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln127', lstm_hls/rnn.cpp:127) of variable 'tmp_2', lstm_hls/rnn.cpp:127 on array 'vec_tmp', lstm_hls/rnn.cpp:75 [268]  (3.25 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129) [276]  (1.77 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:129) [276]  (0 ns)
	'getelementptr' operation ('vec_tmp_addr_3', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129) [283]  (0 ns)
	'load' operation ('__x', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129) on array 'vec_tmp', lstm_hls/rnn.cpp:75 [284]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'load' operation ('__x', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129) on array 'vec_tmp', lstm_hls/rnn.cpp:75 [284]  (3.25 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129) to 'generic_tanh<float>' [285]  (8.75 ns)

 <State 67>: 6.15ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129) to 'generic_tanh<float>' [285]  (2.9 ns)
	'store' operation ('store_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129) of variable 'tmp_i_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:129 on array 'stat_C', lstm_hls/rnn.cpp:69 [287]  (3.25 ns)

 <State 68>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', lstm_hls/rnn.cpp:134) [293]  (1.77 ns)

 <State 69>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul893', lstm_hls/rnn.cpp:134) with incoming values : ('add_ln134_1', lstm_hls/rnn.cpp:134) [294]  (0 ns)
	'add' operation ('add_ln134_1', lstm_hls/rnn.cpp:134) [295]  (1.94 ns)

 <State 70>: 5.2ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', lstm_hls/rnn.cpp:134) [305]  (0 ns)
	'add' operation ('add_ln134', lstm_hls/rnn.cpp:134) [313]  (1.94 ns)
	'getelementptr' operation ('Weight0_o_addr', lstm_hls/rnn.cpp:134) [315]  (0 ns)
	'load' operation ('Weight0_o_load', lstm_hls/rnn.cpp:134) on array 'Weight0_o' [316]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'load' operation ('Weight0_o_load', lstm_hls/rnn.cpp:134) on array 'Weight0_o' [316]  (3.25 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lstm_hls/rnn.cpp:134) [319]  (5.7 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lstm_hls/rnn.cpp:134) [319]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lstm_hls/rnn.cpp:134) [319]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lstm_hls/rnn.cpp:134) [319]  (5.7 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', lstm_hls/rnn.cpp:134) [321]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', lstm_hls/rnn.cpp:134) [321]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', lstm_hls/rnn.cpp:134) [321]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', lstm_hls/rnn.cpp:134) [321]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', lstm_hls/rnn.cpp:134) [321]  (7.26 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln134', lstm_hls/rnn.cpp:134) of variable 'tmp_4', lstm_hls/rnn.cpp:134 on array 'vec_tmp', lstm_hls/rnn.cpp:75 [322]  (3.25 ns)

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln136', lstm_hls/rnn.cpp:136) to 'sigmoid' [328]  (1.81 ns)

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln141', lstm_hls/rnn.cpp:141) to 'hprod' [329]  (1.81 ns)

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln142', lstm_hls/rnn.cpp:142) to 'hprod' [330]  (1.81 ns)

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 1.91ns
The critical path consists of the following:
	'call' operation ('call_ln143', lstm_hls/rnn.cpp:143) to 'geva.1' [331]  (1.91 ns)

 <State 90>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148) [334]  (1.77 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:32->lstm_hls/rnn.cpp:148) [334]  (0 ns)
	'getelementptr' operation ('C_t_addr_1', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148) [341]  (0 ns)
	'load' operation ('__x', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148) on array 'C_t', lstm_hls/rnn.cpp:70 [342]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'load' operation ('__x', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148) on array 'C_t', lstm_hls/rnn.cpp:70 [342]  (3.25 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i1', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148) to 'generic_tanh<float>' [343]  (8.75 ns)

 <State 94>: 6.15ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i1', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148) to 'generic_tanh<float>' [343]  (2.9 ns)
	'store' operation ('store_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148) of variable 'tmp_i_i_i1', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:466->lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:148 on array 'vec_tmp', lstm_hls/rnn.cpp:75 [345]  (3.25 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 2.32ns
The critical path consists of the following:
	'phi' operation ('p_0_rec_i_i', D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157) with incoming values : ('add_ln762', D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157) [353]  (0 ns)
	'getelementptr' operation ('res_addr_1', D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157) [355]  (0 ns)
	'store' operation ('store_ln763', D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:763->D:/Vivado/Vivado/2019.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798->lstm_hls/rnn.cpp:157) of constant 0 on array 'res' [361]  (2.32 ns)

 <State 97>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', lstm_hls/rnn.cpp:157) [378]  (1.77 ns)

 <State 98>: 4.89ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', lstm_hls/rnn.cpp:157) [378]  (0 ns)
	'add' operation ('add_ln157', lstm_hls/rnn.cpp:157) [386]  (1.64 ns)
	'getelementptr' operation ('Weight_lc_addr', lstm_hls/rnn.cpp:157) [388]  (0 ns)
	'load' operation ('Weight_lc_load', lstm_hls/rnn.cpp:157) on array 'Weight_lc' [389]  (3.25 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'load' operation ('Weight_lc_load', lstm_hls/rnn.cpp:157) on array 'Weight_lc' [389]  (3.25 ns)

 <State 100>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:157) [392]  (5.7 ns)

 <State 101>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:157) [392]  (5.7 ns)

 <State 102>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:157) [392]  (5.7 ns)

 <State 103>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:157) [392]  (5.7 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', lstm_hls/rnn.cpp:157) [394]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', lstm_hls/rnn.cpp:157) [394]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', lstm_hls/rnn.cpp:157) [394]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', lstm_hls/rnn.cpp:157) [394]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', lstm_hls/rnn.cpp:157) [394]  (7.26 ns)

 <State 109>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln157', lstm_hls/rnn.cpp:157) of variable 'tmp_6', lstm_hls/rnn.cpp:157 on array 'res' [395]  (2.32 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:43->lstm_hls/rnn.cpp:158) [402]  (0 ns)
	'getelementptr' operation ('Bias_lc_addr', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) [409]  (0 ns)
	'load' operation ('Bias_lc_load', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) on array 'Bias_lc' [410]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'load' operation ('Bias_lc_load', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) on array 'Bias_lc' [410]  (3.25 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) [413]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) [413]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) [413]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) [413]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) [413]  (7.26 ns)

 <State 117>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln45', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158) of variable 'tmp_i', lstm_hls/rnn.cpp:45->lstm_hls/rnn.cpp:158 on array 'res' [414]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
