

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_43_6'
================================================================
* Date:           Wed Nov 30 10:23:32 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_6  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|       59|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_75_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln43_fu_69_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_countingSort_counter6_1  |   9|          2|    4|          8|
    |countingSort_counter6_fu_30               |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  36|          8|   10|         20|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |countingSort_counter6_cast_reg_101  |  4|   0|   64|         60|
    |countingSort_counter6_fu_30         |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 11|   0|   71|         60|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|output_r_address0  |  out|    4|   ap_memory|                        output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                        output_r|         array|
|output_r_q0        |   in|   32|   ap_memory|                        output_r|         array|
|vla13_address0     |  out|    3|   ap_memory|                           vla13|         array|
|vla13_ce0          |  out|    1|   ap_memory|                           vla13|         array|
|vla13_we0          |  out|    1|   ap_memory|                           vla13|         array|
|vla13_d0           |  out|   32|   ap_memory|                           vla13|         array|
+-------------------+-----+-----+------------+--------------------------------+--------------+

