#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul  5 15:47:24 2024
# Process ID: 259595
# Current directory: /home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/vivado.jou
# Running On: andresitocc99, OS: Linux, CPU Frequency: 3023.830 MHz, CPU Physical cores: 16, Host memory: 33547 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andresitocc99/Documentos/Hyperspectral/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0/design_1_hyperspectral_hw_wra_0_0.dcp' for cell 'design_1_i/hyperspectral_hw_wra_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2634.145 ; gain = 0.000 ; free physical = 20941 ; free virtual = 54557
INFO: [Netlist 29-17] Analyzing 711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 47 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.559 ; gain = 0.000 ; free physical = 20758 ; free virtual = 54374
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 316 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 224 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 79 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2976.559 ; gain = 349.414 ; free physical = 20758 ; free virtual = 54374
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.559 ; gain = 0.000 ; free physical = 20761 ; free virtual = 54379

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa25fca8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.359 ; gain = 204.801 ; free physical = 20595 ; free virtual = 54213

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3483.188 ; gain = 0.000 ; free physical = 20404 ; free virtual = 54051
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1dc1eb3c3

Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 3483.188 ; gain = 43.781 ; free physical = 20404 ; free virtual = 54051

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_9__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/hyperspectral_hw_wra_0/inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250/icmp_ln38_reg_625[0]_i_1 into driver instance design_1_i/hyperspectral_hw_wra_0/inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250/ama_addmuladd_12ns_11ns_8ns_8ns_19_4_1_U30/hyperspectral_hw_wrapped_ama_addmuladd_12ns_11ns_8ns_8ns_19_4_1_DSP48_1_U/i_3_fu_92[1]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/hyperspectral_hw_wra_0/inst/regslice_both_in_stream_V_data_V_U/refPixel_1_3_fu_94[16]_i_4 into driver instance design_1_i/hyperspectral_hw_wra_0/inst/regslice_both_in_stream_V_data_V_U/refPixel_1_3_fu_94[16]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 61 inverter(s) to 1755 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: dabdf0cb

Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 3483.188 ; gain = 43.781 ; free physical = 20427 ; free virtual = 54074
INFO: [Opt 31-389] Phase Retarget created 106 cells and removed 496 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 50a376eb

Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 3483.188 ; gain = 43.781 ; free physical = 20427 ; free virtual = 54074
INFO: [Opt 31-389] Phase Constant propagation created 109 cells and removed 441 cells
INFO: [Opt 31-1021] In phase Constant propagation, 116 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 128c5a53f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 3483.188 ; gain = 43.781 ; free physical = 20428 ; free virtual = 54075
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 314 cells
INFO: [Opt 31-1021] In phase Sweep, 1473 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 128c5a53f

Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 3515.203 ; gain = 75.797 ; free physical = 20427 ; free virtual = 54074
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 128c5a53f

Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 3515.203 ; gain = 75.797 ; free physical = 20427 ; free virtual = 54074
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 128c5a53f

Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 3515.203 ; gain = 75.797 ; free physical = 20427 ; free virtual = 54074
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             106  |             496  |                                            122  |
|  Constant propagation         |             109  |             441  |                                            116  |
|  Sweep                        |               0  |             314  |                                           1473  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            120  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3515.203 ; gain = 0.000 ; free physical = 20429 ; free virtual = 54076
Ending Logic Optimization Task | Checksum: b8244bc7

Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 3515.203 ; gain = 75.797 ; free physical = 20429 ; free virtual = 54076

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 178 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 356
Ending PowerOpt Patch Enables Task | Checksum: f006c50d

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4337.570 ; gain = 0.000 ; free physical = 19911 ; free virtual = 53562
Ending Power Optimization Task | Checksum: f006c50d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4337.570 ; gain = 822.367 ; free physical = 19955 ; free virtual = 53606

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f006c50d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4337.570 ; gain = 0.000 ; free physical = 19955 ; free virtual = 53606

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4337.570 ; gain = 0.000 ; free physical = 19955 ; free virtual = 53606
Ending Netlist Obfuscation Task | Checksum: 1ce43741e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4337.570 ; gain = 0.000 ; free physical = 19955 ; free virtual = 53606
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:45 . Memory (MB): peak = 4337.570 ; gain = 1361.012 ; free physical = 19955 ; free virtual = 53606
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4812.742 ; gain = 475.172 ; free physical = 19140 ; free virtual = 52933
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19063 ; free virtual = 52856
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d27283e1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19063 ; free virtual = 52856
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19063 ; free virtual = 52856

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10847c6e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19115 ; free virtual = 52912

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e77c2cbd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19146 ; free virtual = 52945

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e77c2cbd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19146 ; free virtual = 52945
Phase 1 Placer Initialization | Checksum: 1e77c2cbd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19146 ; free virtual = 52946

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 12598e076

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19333 ; free virtual = 53135

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12598e076

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19343 ; free virtual = 53145

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1ad296acf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4812.742 ; gain = 0.000 ; free physical = 19348 ; free virtual = 53151

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1ad296acf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4851.102 ; gain = 38.359 ; free physical = 19253 ; free virtual = 53108

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1d3f54784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 4851.102 ; gain = 38.359 ; free physical = 19252 ; free virtual = 53108

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 2316accd4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 4881.117 ; gain = 68.375 ; free physical = 19248 ; free virtual = 53103

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 2316accd4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 4881.117 ; gain = 68.375 ; free physical = 19248 ; free virtual = 53103
Phase 2.1.1 Partition Driven Placement | Checksum: 2316accd4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 4881.117 ; gain = 68.375 ; free physical = 19248 ; free virtual = 53103
Phase 2.1 Floorplanning | Checksum: 21893b9d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 4881.117 ; gain = 68.375 ; free physical = 19248 ; free virtual = 53103

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21893b9d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4881.117 ; gain = 68.375 ; free physical = 19248 ; free virtual = 53103

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21893b9d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 4881.117 ; gain = 68.375 ; free physical = 19248 ; free virtual = 53103

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1017 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 434 nets or LUTs. Breaked 0 LUT, combined 434 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 32 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 30 nets.  Re-placed 238 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 238 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19264 ; free virtual = 53123
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19264 ; free virtual = 53123

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            434  |                   434  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             26  |                    30  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            460  |                   464  |           0  |           5  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1ced7ce11

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19269 ; free virtual = 53128
Phase 2.4 Global Placement Core | Checksum: 205984aa5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19220 ; free virtual = 53079
Phase 2 Global Placement | Checksum: 205984aa5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19225 ; free virtual = 53084

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e3b0a370

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19225 ; free virtual = 53084

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196b92f81

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19231 ; free virtual = 53090

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 102fb76b2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19203 ; free virtual = 53063

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 13e8c4154

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19203 ; free virtual = 53063

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: eca3bebf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19210 ; free virtual = 53069
Phase 3.3.3 Slice Area Swap | Checksum: eca3bebf

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19208 ; free virtual = 53068
Phase 3.3 Small Shape DP | Checksum: a893a64f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19206 ; free virtual = 53065

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18e380e77

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19212 ; free virtual = 53071

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 8887309e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19212 ; free virtual = 53071
Phase 3 Detail Placement | Checksum: 8887309e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19212 ; free virtual = 53071

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f51290c2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.938 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13ce4afc1

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19201 ; free virtual = 53060
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: afc96ff8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19203 ; free virtual = 53062
Phase 4.1.1.1 BUFG Insertion | Checksum: f51290c2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:39 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19203 ; free virtual = 53062

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.938. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 9ba8b764

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19209 ; free virtual = 53069

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19209 ; free virtual = 53069
Phase 4.1 Post Commit Optimization | Checksum: 9ba8b764

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19209 ; free virtual = 53069
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19178 ; free virtual = 53038

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9e90b931

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19178 ; free virtual = 53038

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9e90b931

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19182 ; free virtual = 53042
Phase 4.3 Placer Reporting | Checksum: 9e90b931

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19182 ; free virtual = 53042

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19182 ; free virtual = 53042

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19182 ; free virtual = 53042
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 564709c8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19182 ; free virtual = 53042
Ending Placer Task | Checksum: 1bff60f8

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19182 ; free virtual = 53042
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 4889.121 ; gain = 76.379 ; free physical = 19245 ; free virtual = 53105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19161 ; free virtual = 53065
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19214 ; free virtual = 53088
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19214 ; free virtual = 53088
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19116 ; free virtual = 53037
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6964265 ConstDB: 0 ShapeSum: 12811cc6 RouteDB: 2e801cd
Nodegraph reading from file.  Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18992 ; free virtual = 52885
Post Restoration Checksum: NetGraph: 9aea1d16 NumContArr: f4231a21 Constraints: cfd9e258 Timing: 0
Phase 1 Build RT Design | Checksum: 25ee7198f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19022 ; free virtual = 52915

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25ee7198f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19023 ; free virtual = 52917

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25ee7198f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19023 ; free virtual = 52917

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c6c8a0b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18987 ; free virtual = 52882

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d1952669

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18994 ; free virtual = 52889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.980  | TNS=0.000  | WHS=-0.053 | THS=-22.483|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1be944512

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19001 ; free virtual = 52896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.980  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1db71e852

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19008 ; free virtual = 52906

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000476785 %
  Global Horizontal Routing Utilization  = 0.000656685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23603
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20451
  Number of Partially Routed Nets     = 3152
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ecd79316

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18987 ; free virtual = 52885

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ecd79316

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18987 ; free virtual = 52885
Phase 3 Initial Routing | Checksum: 1d04920b3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18980 ; free virtual = 52878

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4444
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.660  | TNS=0.000  | WHS=-0.016 | THS=-0.026 |

Phase 4.1 Global Iteration 0 | Checksum: 22de9cfaa

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19035 ; free virtual = 52934

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2892ee1d0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52935
Phase 4 Rip-up And Reroute | Checksum: 2892ee1d0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2604e2b73

Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.660  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1c79437b0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52934

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c79437b0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52934
Phase 5 Delay and Skew Optimization | Checksum: 1c79437b0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22b840118

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19037 ; free virtual = 52935
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.660  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ebe57345

Time (s): cpu = 00:01:20 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19037 ; free virtual = 52935
Phase 6 Post Hold Fix | Checksum: 1ebe57345

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19037 ; free virtual = 52935

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.20848 %
  Global Horizontal Routing Utilization  = 5.2149 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f9d7a6c3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19036 ; free virtual = 52935

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f9d7a6c3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19033 ; free virtual = 52931

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f9d7a6c3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19032 ; free virtual = 52930

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f9d7a6c3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19032 ; free virtual = 52930

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.660  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1f9d7a6c3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19032 ; free virtual = 52930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19090 ; free virtual = 52989

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 19090 ; free virtual = 52989
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4889.121 ; gain = 0.000 ; free physical = 18991 ; free virtual = 52940
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/andresitocc99/Documentos/Vivado/hyperspectral/hyperspectral.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4921.145 ; gain = 32.023 ; free physical = 18843 ; free virtual = 52772
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul  5 15:51:35 2024...
