
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_2432:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf00ffff; valaddr_reg:x3; val_offset:7296*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7296*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2433:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf01ffff; valaddr_reg:x3; val_offset:7299*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7299*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2434:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf03ffff; valaddr_reg:x3; val_offset:7302*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7302*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2435:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf07ffff; valaddr_reg:x3; val_offset:7305*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7305*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2436:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf0fffff; valaddr_reg:x3; val_offset:7308*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7308*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2437:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf1fffff; valaddr_reg:x3; val_offset:7311*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7311*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2438:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf3fffff; valaddr_reg:x3; val_offset:7314*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7314*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2439:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf400000; valaddr_reg:x3; val_offset:7317*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7317*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2440:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf600000; valaddr_reg:x3; val_offset:7320*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7320*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2441:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf700000; valaddr_reg:x3; val_offset:7323*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7323*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2442:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf780000; valaddr_reg:x3; val_offset:7326*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7326*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2443:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7c0000; valaddr_reg:x3; val_offset:7329*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7329*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2444:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7e0000; valaddr_reg:x3; val_offset:7332*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7332*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2445:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7f0000; valaddr_reg:x3; val_offset:7335*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7335*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2446:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7f8000; valaddr_reg:x3; val_offset:7338*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7338*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2447:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fc000; valaddr_reg:x3; val_offset:7341*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7341*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2448:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fe000; valaddr_reg:x3; val_offset:7344*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7344*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2449:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ff000; valaddr_reg:x3; val_offset:7347*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7347*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2450:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ff800; valaddr_reg:x3; val_offset:7350*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7350*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2451:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ffc00; valaddr_reg:x3; val_offset:7353*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7353*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2452:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ffe00; valaddr_reg:x3; val_offset:7356*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7356*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2453:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fff00; valaddr_reg:x3; val_offset:7359*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7359*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2454:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fff80; valaddr_reg:x3; val_offset:7362*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7362*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2455:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fffc0; valaddr_reg:x3; val_offset:7365*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7365*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2456:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fffe0; valaddr_reg:x3; val_offset:7368*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7368*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2457:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ffff0; valaddr_reg:x3; val_offset:7371*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7371*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2458:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ffff8; valaddr_reg:x3; val_offset:7374*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7374*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2459:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ffffc; valaddr_reg:x3; val_offset:7377*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7377*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2460:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7ffffe; valaddr_reg:x3; val_offset:7380*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7380*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2461:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3f52a8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3f52a8; op2val:0x0;
op3val:0xf7fffff; valaddr_reg:x3; val_offset:7383*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7383*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2462:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab800000; valaddr_reg:x3; val_offset:7386*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7386*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2463:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab800001; valaddr_reg:x3; val_offset:7389*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7389*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2464:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab800003; valaddr_reg:x3; val_offset:7392*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7392*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2465:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab800007; valaddr_reg:x3; val_offset:7395*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7395*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2466:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab80000f; valaddr_reg:x3; val_offset:7398*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7398*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2467:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab80001f; valaddr_reg:x3; val_offset:7401*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7401*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2468:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab80003f; valaddr_reg:x3; val_offset:7404*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7404*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2469:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab80007f; valaddr_reg:x3; val_offset:7407*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7407*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2470:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab8000ff; valaddr_reg:x3; val_offset:7410*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7410*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2471:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab8001ff; valaddr_reg:x3; val_offset:7413*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7413*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2472:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab8003ff; valaddr_reg:x3; val_offset:7416*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7416*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2473:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab8007ff; valaddr_reg:x3; val_offset:7419*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7419*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2474:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab800fff; valaddr_reg:x3; val_offset:7422*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7422*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2475:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab801fff; valaddr_reg:x3; val_offset:7425*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7425*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2476:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab803fff; valaddr_reg:x3; val_offset:7428*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7428*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2477:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab807fff; valaddr_reg:x3; val_offset:7431*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7431*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2478:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab80ffff; valaddr_reg:x3; val_offset:7434*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7434*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2479:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab81ffff; valaddr_reg:x3; val_offset:7437*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7437*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2480:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab83ffff; valaddr_reg:x3; val_offset:7440*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7440*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2481:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab87ffff; valaddr_reg:x3; val_offset:7443*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7443*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2482:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab8fffff; valaddr_reg:x3; val_offset:7446*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7446*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2483:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xab9fffff; valaddr_reg:x3; val_offset:7449*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7449*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2484:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabbfffff; valaddr_reg:x3; val_offset:7452*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7452*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2485:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabc00000; valaddr_reg:x3; val_offset:7455*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7455*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2486:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabe00000; valaddr_reg:x3; val_offset:7458*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7458*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2487:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabf00000; valaddr_reg:x3; val_offset:7461*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7461*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2488:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabf80000; valaddr_reg:x3; val_offset:7464*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7464*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2489:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfc0000; valaddr_reg:x3; val_offset:7467*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7467*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2490:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfe0000; valaddr_reg:x3; val_offset:7470*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7470*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2491:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabff0000; valaddr_reg:x3; val_offset:7473*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7473*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2492:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabff8000; valaddr_reg:x3; val_offset:7476*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7476*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2493:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffc000; valaddr_reg:x3; val_offset:7479*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7479*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2494:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffe000; valaddr_reg:x3; val_offset:7482*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7482*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2495:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfff000; valaddr_reg:x3; val_offset:7485*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7485*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2496:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfff800; valaddr_reg:x3; val_offset:7488*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7488*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2497:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfffc00; valaddr_reg:x3; val_offset:7491*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7491*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2498:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfffe00; valaddr_reg:x3; val_offset:7494*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7494*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2499:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffff00; valaddr_reg:x3; val_offset:7497*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7497*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2500:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffff80; valaddr_reg:x3; val_offset:7500*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7500*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2501:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffffc0; valaddr_reg:x3; val_offset:7503*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7503*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2502:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffffe0; valaddr_reg:x3; val_offset:7506*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7506*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2503:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfffff0; valaddr_reg:x3; val_offset:7509*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7509*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2504:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfffff8; valaddr_reg:x3; val_offset:7512*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7512*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2505:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfffffc; valaddr_reg:x3; val_offset:7515*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7515*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2506:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabfffffe; valaddr_reg:x3; val_offset:7518*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7518*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2507:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x57 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xabffffff; valaddr_reg:x3; val_offset:7521*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7521*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2508:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbf800001; valaddr_reg:x3; val_offset:7524*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7524*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2509:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbf800003; valaddr_reg:x3; val_offset:7527*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7527*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2510:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbf800007; valaddr_reg:x3; val_offset:7530*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7530*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2511:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbf999999; valaddr_reg:x3; val_offset:7533*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7533*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2512:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:7536*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7536*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2513:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:7539*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7539*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2514:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:7542*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7542*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2515:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:7545*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7545*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2516:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:7548*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7548*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2517:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:7551*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7551*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2518:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:7554*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7554*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2519:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:7557*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7557*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2520:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:7560*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7560*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2521:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:7563*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7563*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2522:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:7566*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7566*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2523:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x44423c and fs2 == 1 and fe2 == 0x03 and fm2 == 0x26f698 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d44423c; op2val:0x81a6f698;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:7569*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7569*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2524:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:7572*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7572*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2525:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:7575*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7575*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2526:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:7578*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7578*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2527:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:7581*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7581*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2528:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:7584*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7584*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2529:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:7587*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7587*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2530:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:7590*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7590*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2531:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:7593*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7593*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2532:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:7596*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7596*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2533:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:7599*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7599*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2534:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:7602*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7602*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2535:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:7605*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7605*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2536:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:7608*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7608*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2537:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:7611*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7611*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2538:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:7614*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7614*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2539:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:7617*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7617*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2540:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf000000; valaddr_reg:x3; val_offset:7620*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7620*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2541:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf000001; valaddr_reg:x3; val_offset:7623*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7623*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2542:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf000003; valaddr_reg:x3; val_offset:7626*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7626*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2543:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf000007; valaddr_reg:x3; val_offset:7629*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7629*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2544:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf00000f; valaddr_reg:x3; val_offset:7632*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7632*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2545:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf00001f; valaddr_reg:x3; val_offset:7635*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7635*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2546:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf00003f; valaddr_reg:x3; val_offset:7638*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7638*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2547:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf00007f; valaddr_reg:x3; val_offset:7641*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7641*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2548:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf0000ff; valaddr_reg:x3; val_offset:7644*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7644*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2549:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf0001ff; valaddr_reg:x3; val_offset:7647*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7647*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2550:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf0003ff; valaddr_reg:x3; val_offset:7650*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7650*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2551:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf0007ff; valaddr_reg:x3; val_offset:7653*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7653*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2552:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf000fff; valaddr_reg:x3; val_offset:7656*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7656*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2553:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf001fff; valaddr_reg:x3; val_offset:7659*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7659*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2554:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf003fff; valaddr_reg:x3; val_offset:7662*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7662*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2555:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf007fff; valaddr_reg:x3; val_offset:7665*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7665*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2556:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf00ffff; valaddr_reg:x3; val_offset:7668*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7668*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2557:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf01ffff; valaddr_reg:x3; val_offset:7671*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7671*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2558:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf03ffff; valaddr_reg:x3; val_offset:7674*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7674*0 + 3*19*FLEN/8, x4, x1, x2)

inst_2559:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4a3e7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4a3e7e; op2val:0x0;
op3val:0xf07ffff; valaddr_reg:x3; val_offset:7677*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 7677*0 + 3*19*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251723775,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251789311,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251920383,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252182527,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252706815,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(253755391,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852543,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852544,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(257949696,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(258998272,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259522560,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259784704,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259915776,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259981312,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260014080,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260030464,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260038656,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260042752,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260044800,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260045824,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046336,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046592,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046720,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046784,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046816,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046832,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046840,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046844,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046846,32,FLEN)
NAN_BOXED(2101301928,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046847,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292544,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292545,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292547,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292551,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292559,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292575,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292607,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292671,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877292799,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877293055,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877293567,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877294591,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877296639,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877300735,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877308927,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877325311,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877358079,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877423615,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877554687,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2877816831,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2878341119,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2879389695,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2881486847,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2881486848,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2883584000,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2884632576,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885156864,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885419008,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885550080,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885615616,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885648384,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885664768,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885672960,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885677056,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885679104,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885680128,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885680640,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885680896,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681024,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681088,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681120,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681136,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681144,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681148,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681150,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(2885681151,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2101625404,32,FLEN)
NAN_BOXED(2175202968,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658240,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658241,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658243,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658247,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658255,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658271,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658303,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658367,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658495,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658751,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251659263,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251660287,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251662335,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251666431,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251674623,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251691007,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251723775,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251789311,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251920383,32,FLEN)
NAN_BOXED(2102017662,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252182527,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
