# -*- mode: snippet; require-final-newline: nil -*-
# name: SystemVerilog Header
# key: header
# binding: direct-keybinding
# --
//-----------------------------------------------------------------------------
// Title      : $1
// Project    : ALICE ITS WP10
//-----------------------------------------------------------------------------
// File       : `(buffer-name)`
// Author     : Matthias Bonora (matthias.bonora@cern.ch)
// Company    : CERN / University of Salzburg
// Created    : `(format-time-string "%Y-%m-%d")`
// Last update: `(format-time-string "%Y-%m-%d")`
// Platform   : 
// Target     : Kintex 7 / Simulation
// Standard   : System Verilog
//-----------------------------------------------------------------------------
// Description: $2
//-----------------------------------------------------------------------------
// Copyright (c)   `(format-time-string "%Y")`
//-----------------------------------------------------------------------------
// Revisions  :
// Date        Version  Author        Description
// `(format-time-string "%Y-%m-%d")`  1.0      mbonora        Created
//-----------------------------------------------------------------------------
