clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../../Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,incdir="../../../../../Pmod-I2S2-Arty-A7-35.srcs/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
