#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 22 12:31:43 2022
# Process ID: 7908
# Current directory: C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16260 C:\projects\BIT-MIPS\bitmips_experiments\lab3\single_cycle\single_cycle.xpr
# Log file: C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle/vivado.log
# Journal file: C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/projects/BIT-MIPS/bitmips_experiments/lab3/single_cycle/single_cycle.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/../Downloads/myCPU/PC_ALU.v] -no_script -reset -force -quiet
remove_files  C:/../Downloads/myCPU/PC_ALU.v
close_project
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
update_compile_order -fileset sources_1
file mkdir C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
set_property -name {xsim.elaborate.debug_level} -value {all} -objects [get_filesets sim_1]
close_sim
launch_simulation
source testbench.tcl
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.debug_level} -value {typical} -objects [get_filesets sim_1]
close_sim
launch_simulation
source testbench.tcl
run 10 us
run 10 us
relaunch_sim
close_sim
close_project
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
launch_simulation
source testbench.tcl
update_compile_order -fileset sources_1
run 10 us
close_sim
close_project
open_project C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.xpr
launch_simulation
source testbench.tcl
update_compile_order -fileset sources_1
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/pc_value}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/inst}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/Ctrl}} 
add_bp {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} 40
remove_bps -file {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} -line 40
add_bp {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} 41
remove_bps -file {C:/projects/BIT-MIPS/bitmips_experiments/MyCPU/MyCPU.srcs/sources_1/new/imem.v} -line 41
run 10 us
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/iMem/imem}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/regs}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/reg_we}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/wb_addr}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/wb_data}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/ex_imm}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/regs[1]}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/regs[2]}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/RegFile/regs[3]}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/cpu_top/ALU/ans}} 
close_sim
