<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov  4 00:04:58 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mc68000_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_n_0" SIGIS="rst" SIGNAME="External_Ports_reset_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mc68000_0" PORT="reset_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/decoder_0" HWVERSION="1.0" INSTANCE="decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="decoder" VLNV="xilinx.com:module_ref:decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_a_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_a_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o" SIGIS="undef" SIGNAME="decoder_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_1" PORT="b"/>
            <CONNECTION INSTANCE="gateand_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gateand_0" HWVERSION="1.0" INSTANCE="gateand_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gateand" VLNV="xilinx.com:module_ref:gateand:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gateand_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="mc68000_0_as_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="as_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="mc68000_0_rw_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="rw_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="gateand_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_0" PORT="rw_n"/>
            <CONNECTION INSTANCE="ram8kx8_1" PORT="rw_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gateand_1" HWVERSION="1.0" INSTANCE="gateand_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gateand" VLNV="xilinx.com:module_ref:gateand:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gateand_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="mc68000_0_lds_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="lds_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="decoder_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="gateand_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_0" PORT="cs_n"/>
            <CONNECTION INSTANCE="gateor_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gateand_2" HWVERSION="1.0" INSTANCE="gateand_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gateand" VLNV="xilinx.com:module_ref:gateand:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gateand_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="mc68000_0_uds_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="uds_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="decoder_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="gateand_2_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_1" PORT="cs_n"/>
            <CONNECTION INSTANCE="gateor_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gatenegare_0" HWVERSION="1.0" INSTANCE="gatenegare_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gatenegare" VLNV="xilinx.com:module_ref:gatenegare:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gatenegare_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="mc68000_0_rw_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="rw_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="b" SIGIS="undef" SIGNAME="gatenegare_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_0" PORT="oe_n"/>
            <CONNECTION INSTANCE="ram8kx8_1" PORT="oe_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gateor_0" HWVERSION="1.0" INSTANCE="gateor_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gateor" VLNV="xilinx.com:module_ref:gateor:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gateor_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="gateand_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="gateand_2_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_2" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="gateor_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="dtack_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/impartitor_a_0" HWVERSION="1.0" INSTANCE="impartitor_a_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="impartitor_a" VLNV="xilinx.com:module_ref:impartitor_a:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_impartitor_a_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="mc68000_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_a_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_a_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_1" PORT="a"/>
            <CONNECTION INSTANCE="ram8kx8_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/impartitor_d_0" HWVERSION="1.0" INSTANCE="impartitor_d_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="impartitor_d" VLNV="xilinx.com:module_ref:impartitor_d:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_impartitor_d_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="mc68000_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mc68000_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="d1" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_d_0_d1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="d2" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_d_0_d2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram8kx8_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mc68000_0" HWVERSION="1.0" INSTANCE="mc68000_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mc68000" VLNV="xilinx.com:module_ref:mc68000:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mc68000_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="mc68000_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_a_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="mc68000_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_d_0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="as_n" SIGIS="undef" SIGNAME="mc68000_0_as_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rw_n" SIGIS="undef" SIGNAME="mc68000_0_rw_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_0" PORT="b"/>
            <CONNECTION INSTANCE="gatenegare_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uds_n" SIGIS="undef" SIGNAME="mc68000_0_uds_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lds_n" SIGIS="undef" SIGNAME="mc68000_0_lds_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dtack_n" SIGIS="undef" SIGNAME="gateor_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateor_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="br_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="bg_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgack_n" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ip_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="fc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="e" SIGIS="undef"/>
        <PORT DIR="O" NAME="vma_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="vpa_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="berr_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" SIGIS="rst" SIGNAME="External_Ports_reset_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="halt_n" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ram8kx8_0" HWVERSION="1.0" INSTANCE="ram8kx8_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ram8kx8" VLNV="xilinx.com:module_ref:ram8kx8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ram8kx8_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rw_n" SIGIS="undef" SIGNAME="gateand_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oe_n" SIGIS="undef" SIGNAME="gatenegare_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gatenegare_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cs_n" SIGIS="undef" SIGNAME="gateand_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_a_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_a_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_d_0_d1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_d_0" PORT="d1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ram8kx8_1" HWVERSION="1.0" INSTANCE="ram8kx8_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ram8kx8" VLNV="xilinx.com:module_ref:ram8kx8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ram8kx8_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rw_n" SIGIS="undef" SIGNAME="gateand_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oe_n" SIGIS="undef" SIGNAME="gatenegare_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gatenegare_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cs_n" SIGIS="undef" SIGNAME="gateand_2_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gateand_2" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_a_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_a_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="impartitor_d_0_d2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="impartitor_d_0" PORT="d2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
