Protel Design System Design Rule Check
PCB File : C:\Users\ACER\Desktop\Project_I\DA1_Project\DA1_Project\DA1.PcbDoc
Date     : 8/16/2023
Time     : 10:33:27 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad COM1-5(2800mil,2735.101mil) on Multi-Layer on Net GND
   Pad COM1-3(2800mil,2519.353mil) on Multi-Layer on Net NetCOM1_3
   Pad COM1-2(2800mil,2411.479mil) on Multi-Layer on Net NetCOM1_2

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=40mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.815mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Pad R11-2(4374.998mil,2295mil) on Top Layer [Top Solder] Mask Sliver [9.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.51mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Via (3280.002mil,3820mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.51mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Via (3335mil,3725mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Pad R26-1(3765.002mil,2380mil) on Top Layer And Via (3745mil,2435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.5mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (2220mil,3285mil) on Top Overlay And Pad C1-2(2170mil,3285mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (3090mil,2215mil) on Top Overlay And Pad C10-2(3040mil,2215mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (3095mil,2015mil) on Top Overlay And Pad C15-2(3145mil,2015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3350mil,3310mil) on Top Overlay And Pad C9-1(3350mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Arc (3350mil,3310mil) on Top Overlay And Pad C9-2(3350mil,3260mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.733mil < 10mil) Between Arc (3350mil,3310mil) on Top Overlay And Pad R6-1(3475mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.733mil < 10mil) Between Arc (3350mil,3310mil) on Top Overlay And Pad R6-2(3475mil,3355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3530mil,2365mil) on Top Overlay And Pad C7-1(3530mil,2315mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (3530mil,2365mil) on Top Overlay And Pad C7-2(3530mil,2415mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (3540mil,2625mil) on Top Overlay And Pad C8-1(3540mil,2575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (3540mil,2625mil) on Top Overlay And Pad C8-2(3540mil,2675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3824mil,4040mil) on Top Overlay And Pad VR2-1(3855mil,3985mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4120.828mil,2760mil) on Top Overlay And Pad SW1-1(4220mil,2760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4120.828mil,2760mil) on Top Overlay And Pad SW1-2(4020mil,2760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Arc (4495mil,2500mil) on Top Overlay And Pad C11-1(4495mil,2450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.111mil < 10mil) Between Arc (4495mil,2500mil) on Top Overlay And Pad C11-2(4495mil,2550mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.501mil < 10mil) Between Arc (4495mil,2500mil) on Top Overlay And Pad R21-1(4474.998mil,2630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.501mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4591mil,2810mil) on Top Overlay And Pad VR1-1(4560mil,2865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.034mil < 10mil) Between Pad C10-2(3040mil,2215mil) on Multi-Layer And Text "C15" (3006mil,2144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.034mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.48mil < 10mil) Between Pad C11-1(4495mil,2450mil) on Multi-Layer And Text "Y1" (4439mil,2386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.815mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Track (4260mil,2261mil)(4400mil,2261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Track (4316mil,2114.998mil)(4316mil,2254.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Track (4316mil,2254.998mil)(4383mil,2254.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Track (4325mil,2168mil)(4325mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Track (4375mil,2168mil)(4375mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(4350mil,2230mil) on Top Layer And Track (4383mil,2114.998mil)(4383mil,2254.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4350mil,2140mil) on Top Layer And Text "C13" (4325mil,2133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(4350mil,2140mil) on Top Layer And Track (4316mil,2114.998mil)(4316mil,2254.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C12-2(4350mil,2140mil) on Top Layer And Track (4316mil,2114.998mil)(4383mil,2114.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(4350mil,2140mil) on Top Layer And Track (4325mil,2168mil)(4325mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(4350mil,2140mil) on Top Layer And Track (4375mil,2168mil)(4375mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(4350mil,2140mil) on Top Layer And Track (4383mil,2114.998mil)(4383mil,2254.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(4350mil,2075mil) on Top Layer And Track (4317mil,1960.002mil)(4317mil,2100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C13-2(4350mil,2075mil) on Top Layer And Track (4317mil,2100.002mil)(4384mil,2100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-2(4350mil,2075mil) on Top Layer And Track (4325mil,2013mil)(4325mil,2047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-2(4350mil,2075mil) on Top Layer And Track (4375mil,2013mil)(4375mil,2047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-2(4350mil,2075mil) on Top Layer And Track (4384mil,1960.002mil)(4384mil,2100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.138mil < 10mil) Between Pad C2-1(2955mil,4030mil) on Multi-Layer And Text "+" (2960mil,3997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(4075mil,3570mil) on Top Layer And Track (4041mil,3454.998mil)(4041mil,3594.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C3-1(4075mil,3570mil) on Top Layer And Track (4041mil,3594.998mil)(4108mil,3594.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(4075mil,3570mil) on Top Layer And Track (4050mil,3508mil)(4050mil,3542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(4075mil,3570mil) on Top Layer And Track (4100mil,3508mil)(4100mil,3542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(4075mil,3570mil) on Top Layer And Track (4108mil,3454.998mil)(4108mil,3594.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(4075mil,3480mil) on Top Layer And Track (4041mil,3454.998mil)(4041mil,3594.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C3-2(4075mil,3480mil) on Top Layer And Track (4041mil,3454.998mil)(4108mil,3454.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(4075mil,3480mil) on Top Layer And Track (4050mil,3508mil)(4050mil,3542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(4075mil,3480mil) on Top Layer And Track (4100mil,3508mil)(4100mil,3542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(4075mil,3480mil) on Top Layer And Track (4108mil,3454.998mil)(4108mil,3594.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-1(3695mil,2105mil) on Top Layer And Track (3661mil,1989.998mil)(3661mil,2129.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C5-1(3695mil,2105mil) on Top Layer And Track (3661mil,2129.998mil)(3728mil,2129.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(3695mil,2105mil) on Top Layer And Track (3670mil,2043mil)(3670mil,2077mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(3695mil,2105mil) on Top Layer And Track (3720mil,2043mil)(3720mil,2077mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-1(3695mil,2105mil) on Top Layer And Track (3728mil,1989.998mil)(3728mil,2129.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(3595mil,2015.002mil) on Top Layer And Track (3561mil,1990mil)(3561mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C6-2(3595mil,2015.002mil) on Top Layer And Track (3561mil,1990mil)(3628mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-2(3595mil,2015.002mil) on Top Layer And Track (3570mil,2043.002mil)(3570mil,2077.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-2(3595mil,2015.002mil) on Top Layer And Track (3620mil,2043.002mil)(3620mil,2077.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(3595mil,2015.002mil) on Top Layer And Track (3628mil,1990mil)(3628mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2220mil,3440mil) on Top Layer And Text "C1" (2190.338mil,3444.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(3320mil,4060mil) on Top Layer And Track (3282.244mil,4005mil)(3360mil,4005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad DIO1-2(3320mil,4060mil) on Top Layer And Track (3282.244mil,4115mil)(3360mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(3320mil,4060mil) on Top Layer And Track (3360mil,4005mil)(3370mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DIO1-2(3320mil,4060mil) on Top Layer And Track (3360mil,4115mil)(3370mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad DIO1-2(3320mil,4060mil) on Top Layer And Track (3370mil,4015mil)(3370mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-1(2205mil,1925mil) on Multi-Layer And Track (2277.559mil,1889.432mil)(2277.559mil,3149.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-1(2205mil,1925mil) on Multi-Layer And Track (2277.559mil,1889.432mil)(2927.165mil,1889.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-1(2205mil,4245mil) on Multi-Layer And Text "JDC1" (2152mil,4184mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad IC1-1(4240mil,3965mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-10(4240mil,3065mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-12(4540mil,3165mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-13(4540mil,3265mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-14(4540mil,3365mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-15(4540mil,3465mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-16(4540mil,3565mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-17(4540mil,3665mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-18(4540mil,3765mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-19(4540mil,3865mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-2(4240mil,3865mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-20(4540mil,3965mil) on Multi-Layer And Track (4590mil,3015mil)(4590mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-3(4240mil,3765mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-4(4240mil,3665mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-5(4240mil,3565mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-6(4240mil,3465mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-7(4240mil,3365mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.986mil < 10mil) Between Pad IC1-9(4240mil,3165mil) on Multi-Layer And Track (4190mil,3015mil)(4190mil,4015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC2-1(3345mil,2385mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-10(3045mil,2985mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-11(3045mil,2885mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-12(3045mil,2785mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-13(3045mil,2685mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-14(3045mil,2585mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-15(3045mil,2485mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-16(3045mil,2385mil) on Multi-Layer And Text "C10" (3001mil,2344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-16(3045mil,2385mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-2(3345mil,2485mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-3(3345mil,2585mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-4(3345mil,2685mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-5(3345mil,2785mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-7(3345mil,2985mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-8(3345mil,3085mil) on Multi-Layer And Track (3395mil,2335mil)(3395mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-9(3045mil,3085mil) on Multi-Layer And Track (2995mil,2336mil)(2995mil,3135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC3-1(4764.036mil,3908.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-10(4764.036mil,3008.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-11(4764.036mil,2908.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-12(4764.036mil,2808.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-13(4764.036mil,2708.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-14(4764.036mil,2608.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-15(4764.036mil,2508.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-16(4764.036mil,2408.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-17(4764.036mil,2308.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-18(4764.036mil,2208.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-19(4764.036mil,2108.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-2(4764.036mil,3808.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-20(4764.036mil,2008.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-21(5364.036mil,2008.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-22(5364.036mil,2108.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-23(5364.036mil,2208.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-24(5364.036mil,2308.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-25(5364.036mil,2408.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-26(5364.036mil,2508.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-27(5364.036mil,2608.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-28(5364.036mil,2708.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-29(5364.036mil,2808.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-3(4764.036mil,3708.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-30(5364.036mil,2908.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-31(5364.036mil,3008.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-32(5364.036mil,3108.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-33(5364.036mil,3208.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-34(5364.036mil,3308.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-35(5364.036mil,3408.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-36(5364.036mil,3508.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-37(5364.036mil,3608.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-38(5364.036mil,3708.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-39(5364.036mil,3808.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-4(4764.036mil,3608.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-40(5364.036mil,3908.958mil) on Multi-Layer And Track (5414.036mil,1958.958mil)(5414.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-5(4764.036mil,3508.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-6(4764.036mil,3408.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-7(4764.036mil,3308.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-8(4764.036mil,3208.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC3-9(4764.036mil,3108.958mil) on Multi-Layer And Track (4714.036mil,1958.958mil)(4714.036mil,3958.958mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-1(3665mil,4040mil) on Multi-Layer And Track (3415mil,3990mil)(3715mil,3990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-1(3665mil,4040mil) on Multi-Layer And Track (3415mil,4090mil)(3715mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-1(3665mil,4040mil) on Multi-Layer And Track (3620mil,3991mil)(3620mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-2(3564mil,4040mil) on Multi-Layer And Track (3415mil,3990mil)(3715mil,3990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-2(3564mil,4040mil) on Multi-Layer And Track (3415mil,4090mil)(3715mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-3(3466mil,4040mil) on Multi-Layer And Track (3415mil,3990mil)(3715mil,3990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad J1-3(3466mil,4040mil) on Multi-Layer And Track (3415mil,4090mil)(3715mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-2(4315mil,2400mil) on Multi-Layer And Text "R11" (4267mil,2361mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-1(2695mil,3985mil) on Multi-Layer And Track (2690mil,3805mil)(2690mil,4135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-3(2595mil,3785mil) on Multi-Layer And Track (2145mil,3805mil)(2690mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(2495mil,3563.11mil) on Top Layer And Track (2351.299mil,3588.701mil)(2455.63mil,3588.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-1(2495mil,3563.11mil) on Top Layer And Track (2534.37mil,3588.701mil)(2638.701mil,3588.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(2495mil,3326.89mil) on Top Layer And Track (2351.299mil,3301.299mil)(2455.63mil,3301.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L1-2(2495mil,3326.89mil) on Top Layer And Track (2534.37mil,3301.299mil)(2638.701mil,3301.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(4190mil,2295mil) on Top Layer And Track (4155mil,2295mil)(4155mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(4190mil,2295mil) on Top Layer And Track (4155mil,2295mil)(4160mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(4190mil,2295mil) on Top Layer And Track (4220mil,2295mil)(4225mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(4190mil,2295mil) on Top Layer And Track (4225mil,2295mil)(4225mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4190mil,2385mil) on Top Layer And Track (4155mil,2295mil)(4155mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4190mil,2385mil) on Top Layer And Track (4155mil,2385mil)(4160mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(4190mil,2385mil) on Top Layer And Track (4220mil,2385mil)(4225mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(4190mil,2385mil) on Top Layer And Track (4225mil,2295mil)(4225mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(4200mil,2595mil) on Top Layer And Track (4165mil,2505mil)(4165mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(4200mil,2595mil) on Top Layer And Track (4165mil,2595mil)(4170mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(4200mil,2595mil) on Top Layer And Track (4230mil,2595mil)(4235mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(4200mil,2595mil) on Top Layer And Track (4235mil,2505mil)(4235mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.007mil < 10mil) Between Pad LED2-2(4200mil,2505mil) on Top Layer And Text "LED1" (4163mil,2444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(4200mil,2505mil) on Top Layer And Track (4165mil,2505mil)(4165mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(4200mil,2505mil) on Top Layer And Track (4165mil,2505mil)(4170mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(4200mil,2505mil) on Top Layer And Track (4230mil,2505mil)(4235mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(4200mil,2505mil) on Top Layer And Track (4235mil,2505mil)(4235mil,2595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(3540mil,3540mil) on Top Layer And Track (3506mil,3424.998mil)(3506mil,3564.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R10-1(3540mil,3540mil) on Top Layer And Track (3506mil,3564.998mil)(3573mil,3564.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(3540mil,3540mil) on Top Layer And Track (3515mil,3478mil)(3515mil,3512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R10-1(3540mil,3540mil) on Top Layer And Track (3565mil,3478mil)(3565mil,3512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(3540mil,3540mil) on Top Layer And Track (3573mil,3424.998mil)(3573mil,3564.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(3425.002mil,3785mil) on Top Layer And Track (3310mil,3752mil)(3450mil,3752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(3425.002mil,3785mil) on Top Layer And Track (3310mil,3819mil)(3450mil,3819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3425.002mil,3785mil) on Top Layer And Track (3363.002mil,3760mil)(3397.002mil,3760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(3425.002mil,3785mil) on Top Layer And Track (3363.002mil,3810mil)(3397.002mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(3425.002mil,3785mil) on Top Layer And Track (3450mil,3752mil)(3450mil,3819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4374.998mil,2295mil) on Top Layer And Text "C12" (4324mil,2286.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(4374.998mil,2295mil) on Top Layer And Track (4260mil,2261mil)(4400mil,2261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(4374.998mil,2295mil) on Top Layer And Track (4260mil,2328mil)(4400mil,2328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(4374.998mil,2295mil) on Top Layer And Track (4312.998mil,2270mil)(4346.998mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-2(4374.998mil,2295mil) on Top Layer And Track (4312.998mil,2320mil)(4346.998mil,2320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R11-2(4374.998mil,2295mil) on Top Layer And Track (4400mil,2261mil)(4400mil,2328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Track (3310mil,3752mil)(3310mil,3819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Track (3310mil,3752mil)(3450mil,3752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Track (3310mil,3819mil)(3450mil,3819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Track (3363.002mil,3760mil)(3397.002mil,3760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(3335.002mil,3785mil) on Top Layer And Track (3363.002mil,3810mil)(3397.002mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(4404.998mil,2625mil) on Top Layer And Text "C11" (4406mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(4404.998mil,2625mil) on Top Layer And Track (4290mil,2591mil)(4430mil,2591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(4404.998mil,2625mil) on Top Layer And Track (4290mil,2658mil)(4430mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(4404.998mil,2625mil) on Top Layer And Track (4342.998mil,2600mil)(4376.998mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(4404.998mil,2625mil) on Top Layer And Track (4342.998mil,2650mil)(4376.998mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(4404.998mil,2625mil) on Top Layer And Track (4430mil,2591mil)(4430mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(4115mil,2935mil) on Top Layer And Track (3999.998mil,2902mil)(4139.998mil,2902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(4115mil,2935mil) on Top Layer And Track (3999.998mil,2969mil)(4139.998mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(4115mil,2935mil) on Top Layer And Track (4053mil,2910mil)(4087mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(4115mil,2935mil) on Top Layer And Track (4053mil,2960mil)(4087mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(4115mil,2935mil) on Top Layer And Track (4139.998mil,2902mil)(4139.998mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(4025mil,2935mil) on Top Layer And Text "SW1" (3988mil,2919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(4025mil,2935mil) on Top Layer And Track (3999.998mil,2902mil)(3999.998mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(4025mil,2935mil) on Top Layer And Track (3999.998mil,2902mil)(4139.998mil,2902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(4025mil,2935mil) on Top Layer And Track (3999.998mil,2969mil)(4139.998mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(4025mil,2935mil) on Top Layer And Track (4053mil,2910mil)(4087mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(4025mil,2935mil) on Top Layer And Track (4053mil,2960mil)(4087mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(3955mil,3000mil) on Top Layer And Track (3839.998mil,2967mil)(3979.998mil,2967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(3955mil,3000mil) on Top Layer And Track (3839.998mil,3034mil)(3979.998mil,3034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3955mil,3000mil) on Top Layer And Track (3893mil,2975mil)(3927mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(3955mil,3000mil) on Top Layer And Track (3893mil,3025mil)(3927mil,3025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R14-1(3955mil,3000mil) on Top Layer And Track (3979.998mil,2967mil)(3979.998mil,3034mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(3865mil,2920mil) on Top Layer And Text "R16" (3847.002mil,2907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(3865mil,2920mil) on Top Layer And Track (3840.002mil,2886mil)(3840.002mil,2953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(3865mil,2920mil) on Top Layer And Track (3840.002mil,2886mil)(3980.002mil,2886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(3865mil,2920mil) on Top Layer And Track (3840.002mil,2953mil)(3980.002mil,2953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(3865mil,2920mil) on Top Layer And Track (3893mil,2895mil)(3927mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(3865mil,2920mil) on Top Layer And Track (3893mil,2945mil)(3927mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.315mil < 10mil) Between Pad R15-2(3955mil,2920mil) on Top Layer And Text "SW1" (3988mil,2919mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(3955mil,2920mil) on Top Layer And Track (3840.002mil,2886mil)(3980.002mil,2886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(3955mil,2920mil) on Top Layer And Track (3840.002mil,2953mil)(3980.002mil,2953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(3955mil,2920mil) on Top Layer And Track (3893mil,2895mil)(3927mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(3955mil,2920mil) on Top Layer And Track (3893mil,2945mil)(3927mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(3955mil,2920mil) on Top Layer And Track (3980.002mil,2886mil)(3980.002mil,2953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(3865.002mil,2840mil) on Top Layer And Track (3840mil,2807mil)(3840mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(3865.002mil,2840mil) on Top Layer And Track (3840mil,2807mil)(3980mil,2807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(3865.002mil,2840mil) on Top Layer And Track (3840mil,2874mil)(3980mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(3865.002mil,2840mil) on Top Layer And Track (3893.002mil,2815mil)(3927.002mil,2815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(3865.002mil,2840mil) on Top Layer And Track (3893.002mil,2865mil)(3927.002mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(3839.998mil,2400mil) on Top Layer And Text "R24" (3838mil,2352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R17-1(3839.998mil,2400mil) on Top Layer And Track (3815mil,2366mil)(3815mil,2433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-1(3839.998mil,2400mil) on Top Layer And Track (3815mil,2366mil)(3955mil,2366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(3839.998mil,2400mil) on Top Layer And Track (3815mil,2433mil)(3955mil,2433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(3839.998mil,2400mil) on Top Layer And Track (3867.998mil,2375mil)(3901.998mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-1(3839.998mil,2400mil) on Top Layer And Track (3867.998mil,2425mil)(3901.998mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(3760.002mil,2845mil) on Top Layer And Track (3645mil,2812mil)(3785mil,2812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-1(3760.002mil,2845mil) on Top Layer And Track (3645mil,2879mil)(3785mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(3760.002mil,2845mil) on Top Layer And Track (3698.002mil,2820mil)(3732.002mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-1(3760.002mil,2845mil) on Top Layer And Track (3698.002mil,2870mil)(3732.002mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R18-1(3760.002mil,2845mil) on Top Layer And Track (3785mil,2812mil)(3785mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad R18-2(3670.002mil,2845mil) on Top Layer And Text "U4" (3662mil,2782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R18-2(3670.002mil,2845mil) on Top Layer And Track (3645mil,2812mil)(3645mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(3670.002mil,2845mil) on Top Layer And Track (3645mil,2812mil)(3785mil,2812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R18-2(3670.002mil,2845mil) on Top Layer And Track (3645mil,2879mil)(3785mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(3670.002mil,2845mil) on Top Layer And Track (3698.002mil,2820mil)(3732.002mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R18-2(3670.002mil,2845mil) on Top Layer And Track (3698.002mil,2870mil)(3732.002mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(3600.002mil,2845mil) on Top Layer And Track (3485mil,2812mil)(3625mil,2812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(3600.002mil,2845mil) on Top Layer And Track (3485mil,2879mil)(3625mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(3600.002mil,2845mil) on Top Layer And Track (3538.002mil,2820mil)(3572.002mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(3600.002mil,2845mil) on Top Layer And Track (3538.002mil,2870mil)(3572.002mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(3600.002mil,2845mil) on Top Layer And Track (3625mil,2812mil)(3625mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R19-2(3510.002mil,2845mil) on Top Layer And Track (3485mil,2812mil)(3485mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(3510.002mil,2845mil) on Top Layer And Track (3485mil,2812mil)(3625mil,2812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-2(3510.002mil,2845mil) on Top Layer And Track (3485mil,2879mil)(3625mil,2879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(3510.002mil,2845mil) on Top Layer And Track (3538.002mil,2820mil)(3572.002mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-2(3510.002mil,2845mil) on Top Layer And Track (3538.002mil,2870mil)(3572.002mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(3605.002mil,2930mil) on Top Layer And Track (3490mil,2897mil)(3630mil,2897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-1(3605.002mil,2930mil) on Top Layer And Track (3490mil,2964mil)(3630mil,2964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(3605.002mil,2930mil) on Top Layer And Track (3543.002mil,2905mil)(3577.002mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-1(3605.002mil,2930mil) on Top Layer And Track (3543.002mil,2955mil)(3577.002mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R20-1(3605.002mil,2930mil) on Top Layer And Track (3630mil,2897mil)(3630mil,2964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3515.002mil,2930mil) on Top Layer And Text "R19" (3492mil,2911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R20-2(3515.002mil,2930mil) on Top Layer And Track (3490mil,2897mil)(3490mil,2964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(3515.002mil,2930mil) on Top Layer And Track (3490mil,2897mil)(3630mil,2897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R20-2(3515.002mil,2930mil) on Top Layer And Track (3490mil,2964mil)(3630mil,2964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(3515.002mil,2930mil) on Top Layer And Track (3543.002mil,2905mil)(3577.002mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R20-2(3515.002mil,2930mil) on Top Layer And Track (3543.002mil,2955mil)(3577.002mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(3334.998mil,3875mil) on Top Layer And Text "R1" (3317.002mil,3852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(3334.998mil,3875mil) on Top Layer And Track (3310mil,3841mil)(3310mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(3334.998mil,3875mil) on Top Layer And Track (3310mil,3841mil)(3450mil,3841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(3334.998mil,3875mil) on Top Layer And Track (3310mil,3908mil)(3450mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3334.998mil,3875mil) on Top Layer And Track (3362.998mil,3850mil)(3396.998mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(3334.998mil,3875mil) on Top Layer And Track (3362.998mil,3900mil)(3396.998mil,3900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(4474.998mil,2630mil) on Top Layer And Text "C11" (4406mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(4474.998mil,2630mil) on Top Layer And Track (4450mil,2596mil)(4450mil,2663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(4474.998mil,2630mil) on Top Layer And Track (4450mil,2596mil)(4590mil,2596mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(4474.998mil,2630mil) on Top Layer And Track (4450mil,2663mil)(4590mil,2663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4474.998mil,2630mil) on Top Layer And Track (4502.998mil,2605mil)(4536.998mil,2605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(4474.998mil,2630mil) on Top Layer And Track (4502.998mil,2655mil)(4536.998mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-2(4564.998mil,2630mil) on Top Layer And Track (4450mil,2596mil)(4590mil,2596mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(4564.998mil,2630mil) on Top Layer And Track (4450mil,2663mil)(4590mil,2663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4564.998mil,2630mil) on Top Layer And Track (4502.998mil,2605mil)(4536.998mil,2605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-2(4564.998mil,2630mil) on Top Layer And Track (4502.998mil,2655mil)(4536.998mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R21-2(4564.998mil,2630mil) on Top Layer And Track (4590mil,2596mil)(4590mil,2663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(3424.998mil,3875mil) on Top Layer And Track (3310mil,3841mil)(3450mil,3841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(3424.998mil,3875mil) on Top Layer And Track (3310mil,3908mil)(3450mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3424.998mil,3875mil) on Top Layer And Track (3362.998mil,3850mil)(3396.998mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(3424.998mil,3875mil) on Top Layer And Track (3362.998mil,3900mil)(3396.998mil,3900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(3424.998mil,3875mil) on Top Layer And Track (3450mil,3841mil)(3450mil,3908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(3940mil,2514.998mil) on Top Layer And Track (3907mil,2490mil)(3907mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R22-1(3940mil,2514.998mil) on Top Layer And Track (3907mil,2490mil)(3974mil,2490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(3940mil,2514.998mil) on Top Layer And Track (3915mil,2542.998mil)(3915mil,2576.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-1(3940mil,2514.998mil) on Top Layer And Track (3965mil,2542.998mil)(3965mil,2576.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-1(3940mil,2514.998mil) on Top Layer And Track (3974mil,2490mil)(3974mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(3940mil,2604.998mil) on Top Layer And Track (3907mil,2490mil)(3907mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(3940mil,2604.998mil) on Top Layer And Track (3907mil,2630mil)(3974mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(3940mil,2604.998mil) on Top Layer And Track (3915mil,2542.998mil)(3915mil,2576.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(3940mil,2604.998mil) on Top Layer And Track (3965mil,2542.998mil)(3965mil,2576.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(3940mil,2604.998mil) on Top Layer And Track (3974mil,2490mil)(3974mil,2630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(3674.998mil,2930mil) on Top Layer And Text "R18" (3653mil,2911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R23-1(3674.998mil,2930mil) on Top Layer And Track (3650mil,2896mil)(3650mil,2963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-1(3674.998mil,2930mil) on Top Layer And Track (3650mil,2896mil)(3790mil,2896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-1(3674.998mil,2930mil) on Top Layer And Track (3650mil,2963mil)(3790mil,2963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(3674.998mil,2930mil) on Top Layer And Track (3702.998mil,2905mil)(3736.998mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-1(3674.998mil,2930mil) on Top Layer And Track (3702.998mil,2955mil)(3736.998mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R23-2(3764.998mil,2930mil) on Top Layer And Track (3650mil,2896mil)(3790mil,2896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(3764.998mil,2930mil) on Top Layer And Track (3650mil,2963mil)(3790mil,2963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(3764.998mil,2930mil) on Top Layer And Track (3702.998mil,2905mil)(3736.998mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R23-2(3764.998mil,2930mil) on Top Layer And Track (3702.998mil,2955mil)(3736.998mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R23-2(3764.998mil,2930mil) on Top Layer And Track (3790mil,2896mil)(3790mil,2963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-1(3945.002mil,2285mil) on Top Layer And Track (3830mil,2252mil)(3970mil,2252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-1(3945.002mil,2285mil) on Top Layer And Track (3830mil,2319mil)(3970mil,2319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(3945.002mil,2285mil) on Top Layer And Track (3883.002mil,2260mil)(3917.002mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-1(3945.002mil,2285mil) on Top Layer And Track (3883.002mil,2310mil)(3917.002mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R24-1(3945.002mil,2285mil) on Top Layer And Track (3970mil,2252mil)(3970mil,2319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(3855.002mil,2285mil) on Top Layer And Text "JP3" (3797mil,2234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R24-2(3855.002mil,2285mil) on Top Layer And Track (3830mil,2252mil)(3830mil,2319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(3855.002mil,2285mil) on Top Layer And Track (3830mil,2252mil)(3970mil,2252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R24-2(3855.002mil,2285mil) on Top Layer And Track (3830mil,2319mil)(3970mil,2319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(3855.002mil,2285mil) on Top Layer And Track (3883.002mil,2260mil)(3917.002mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R24-2(3855.002mil,2285mil) on Top Layer And Track (3883.002mil,2310mil)(3917.002mil,2310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.185mil < 10mil) Between Pad R25-1(3774.872mil,2292.342mil) on Top Layer And Text "JP3" (3797mil,2234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-1(3774.872mil,2292.342mil) on Top Layer And Track (3659.87mil,2259.342mil)(3799.87mil,2259.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-1(3774.872mil,2292.342mil) on Top Layer And Track (3659.87mil,2326.342mil)(3799.87mil,2326.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(3774.872mil,2292.342mil) on Top Layer And Track (3712.872mil,2267.342mil)(3746.872mil,2267.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-1(3774.872mil,2292.342mil) on Top Layer And Track (3712.872mil,2317.342mil)(3746.872mil,2317.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R25-1(3774.872mil,2292.342mil) on Top Layer And Track (3799.87mil,2259.342mil)(3799.87mil,2326.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R25-2(3684.872mil,2292.342mil) on Top Layer And Track (3659.87mil,2259.342mil)(3659.87mil,2326.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(3684.872mil,2292.342mil) on Top Layer And Track (3659.87mil,2259.342mil)(3799.87mil,2259.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R25-2(3684.872mil,2292.342mil) on Top Layer And Track (3659.87mil,2326.342mil)(3799.87mil,2326.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(3684.872mil,2292.342mil) on Top Layer And Track (3712.872mil,2267.342mil)(3746.872mil,2267.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R25-2(3684.872mil,2292.342mil) on Top Layer And Track (3712.872mil,2317.342mil)(3746.872mil,2317.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-1(3765.002mil,2380mil) on Top Layer And Track (3650mil,2347mil)(3790mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-1(3765.002mil,2380mil) on Top Layer And Track (3650mil,2414mil)(3790mil,2414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-1(3765.002mil,2380mil) on Top Layer And Track (3703.002mil,2355mil)(3737.002mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-1(3765.002mil,2380mil) on Top Layer And Track (3703.002mil,2405mil)(3737.002mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R26-1(3765.002mil,2380mil) on Top Layer And Track (3790mil,2347mil)(3790mil,2414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(3675.002mil,2380mil) on Top Layer And Text "R25" (3666.87mil,2359.342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R26-2(3675.002mil,2380mil) on Top Layer And Track (3650mil,2347mil)(3650mil,2414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(3675.002mil,2380mil) on Top Layer And Track (3650mil,2347mil)(3790mil,2347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R26-2(3675.002mil,2380mil) on Top Layer And Track (3650mil,2414mil)(3790mil,2414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(3675.002mil,2380mil) on Top Layer And Track (3703.002mil,2355mil)(3737.002mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R26-2(3675.002mil,2380mil) on Top Layer And Track (3703.002mil,2405mil)(3737.002mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(3540mil,3624.998mil) on Top Layer And Text "R10" (3513mil,3596.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(3540mil,3624.998mil) on Top Layer And Track (3507mil,3600mil)(3507mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(3540mil,3624.998mil) on Top Layer And Track (3507mil,3600mil)(3574mil,3600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(3540mil,3624.998mil) on Top Layer And Track (3515mil,3652.998mil)(3515mil,3686.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(3540mil,3624.998mil) on Top Layer And Track (3565mil,3652.998mil)(3565mil,3686.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(3540mil,3624.998mil) on Top Layer And Track (3574mil,3600mil)(3574mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(3540mil,3714.998mil) on Top Layer And Track (3507mil,3600mil)(3507mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(3540mil,3714.998mil) on Top Layer And Track (3507mil,3740mil)(3574mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3540mil,3714.998mil) on Top Layer And Track (3515mil,3652.998mil)(3515mil,3686.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(3540mil,3714.998mil) on Top Layer And Track (3565mil,3652.998mil)(3565mil,3686.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(3540mil,3714.998mil) on Top Layer And Track (3574mil,3600mil)(3574mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(3334.998mil,3645mil) on Top Layer And Text "R9" (3317.002mil,3611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(3334.998mil,3645mil) on Top Layer And Track (3310mil,3611mil)(3310mil,3678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3334.998mil,3645mil) on Top Layer And Track (3310mil,3611mil)(3450mil,3611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(3334.998mil,3645mil) on Top Layer And Track (3310mil,3678mil)(3450mil,3678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3334.998mil,3645mil) on Top Layer And Track (3362.998mil,3620mil)(3396.998mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(3334.998mil,3645mil) on Top Layer And Track (3362.998mil,3670mil)(3396.998mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3424.998mil,3645mil) on Top Layer And Track (3310mil,3611mil)(3450mil,3611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(3424.998mil,3645mil) on Top Layer And Track (3310mil,3678mil)(3450mil,3678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3424.998mil,3645mil) on Top Layer And Track (3362.998mil,3620mil)(3396.998mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(3424.998mil,3645mil) on Top Layer And Track (3362.998mil,3670mil)(3396.998mil,3670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(3424.998mil,3645mil) on Top Layer And Track (3450mil,3611mil)(3450mil,3678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(3564.998mil,3845mil) on Top Layer And Track (3540mil,3811mil)(3540mil,3878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(3564.998mil,3845mil) on Top Layer And Track (3540mil,3811mil)(3680mil,3811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(3564.998mil,3845mil) on Top Layer And Track (3540mil,3878mil)(3680mil,3878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3564.998mil,3845mil) on Top Layer And Track (3592.998mil,3820mil)(3626.998mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3564.998mil,3845mil) on Top Layer And Track (3592.998mil,3870mil)(3626.998mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(3654.998mil,3845mil) on Top Layer And Text "U2" (3606mil,3825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(3654.998mil,3845mil) on Top Layer And Track (3540mil,3811mil)(3680mil,3811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(3654.998mil,3845mil) on Top Layer And Track (3540mil,3878mil)(3680mil,3878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3654.998mil,3845mil) on Top Layer And Track (3592.998mil,3820mil)(3626.998mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3654.998mil,3845mil) on Top Layer And Track (3592.998mil,3870mil)(3626.998mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(3654.998mil,3845mil) on Top Layer And Track (3680mil,3811mil)(3680mil,3878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(3475mil,3265mil) on Top Layer And Track (3442mil,3240.002mil)(3442mil,3380.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R6-1(3475mil,3265mil) on Top Layer And Track (3442mil,3240.002mil)(3509mil,3240.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3475mil,3265mil) on Top Layer And Track (3450mil,3293mil)(3450mil,3327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(3475mil,3265mil) on Top Layer And Track (3500mil,3293mil)(3500mil,3327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(3475mil,3265mil) on Top Layer And Track (3509mil,3240.002mil)(3509mil,3380.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(3475mil,3355mil) on Top Layer And Track (3442mil,3240.002mil)(3442mil,3380.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R6-2(3475mil,3355mil) on Top Layer And Track (3442mil,3380.002mil)(3509mil,3380.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3475mil,3355mil) on Top Layer And Track (3450mil,3293mil)(3450mil,3327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(3475mil,3355mil) on Top Layer And Track (3500mil,3293mil)(3500mil,3327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(3475mil,3355mil) on Top Layer And Track (3509mil,3240.002mil)(3509mil,3380.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(4075mil,3669.998mil) on Top Layer And Text "C3" (4048mil,3627.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(4075mil,3669.998mil) on Top Layer And Track (4042mil,3645mil)(4042mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(4075mil,3669.998mil) on Top Layer And Track (4042mil,3645mil)(4109mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(4075mil,3669.998mil) on Top Layer And Track (4050mil,3697.998mil)(4050mil,3731.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(4075mil,3669.998mil) on Top Layer And Track (4100mil,3697.998mil)(4100mil,3731.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(4075mil,3669.998mil) on Top Layer And Track (4109mil,3645mil)(4109mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(4075mil,3759.998mil) on Top Layer And Track (4042mil,3645mil)(4042mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(4075mil,3759.998mil) on Top Layer And Track (4042mil,3785mil)(4109mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(4075mil,3759.998mil) on Top Layer And Track (4050mil,3697.998mil)(4050mil,3731.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(4075mil,3759.998mil) on Top Layer And Track (4100mil,3697.998mil)(4100mil,3731.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(4075mil,3759.998mil) on Top Layer And Track (4109mil,3645mil)(4109mil,3785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R8-1(3344.998mil,3450mil) on Top Layer And Track (3320mil,3416mil)(3320mil,3483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(3344.998mil,3450mil) on Top Layer And Track (3320mil,3416mil)(3460mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(3344.998mil,3450mil) on Top Layer And Track (3320mil,3483mil)(3460mil,3483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3344.998mil,3450mil) on Top Layer And Track (3372.998mil,3425mil)(3406.998mil,3425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-1(3344.998mil,3450mil) on Top Layer And Track (3372.998mil,3475mil)(3406.998mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3434.998mil,3450mil) on Top Layer And Text "R6" (3450mil,3413.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(3434.998mil,3450mil) on Top Layer And Track (3320mil,3416mil)(3460mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(3434.998mil,3450mil) on Top Layer And Track (3320mil,3483mil)(3460mil,3483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3434.998mil,3450mil) on Top Layer And Track (3372.998mil,3425mil)(3406.998mil,3425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(3434.998mil,3450mil) on Top Layer And Track (3372.998mil,3475mil)(3406.998mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(3434.998mil,3450mil) on Top Layer And Track (3460mil,3416mil)(3460mil,3483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(3425.002mil,3545mil) on Top Layer And Track (3310mil,3512mil)(3450mil,3512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(3425.002mil,3545mil) on Top Layer And Track (3310mil,3579mil)(3450mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3425.002mil,3545mil) on Top Layer And Track (3363.002mil,3520mil)(3397.002mil,3520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-1(3425.002mil,3545mil) on Top Layer And Track (3363.002mil,3570mil)(3397.002mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R9-1(3425.002mil,3545mil) on Top Layer And Track (3450mil,3512mil)(3450mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3335.002mil,3545mil) on Top Layer And Text "R8" (3328mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3335.002mil,3545mil) on Top Layer And Track (3310mil,3512mil)(3310mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3335.002mil,3545mil) on Top Layer And Track (3310mil,3512mil)(3450mil,3512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3335.002mil,3545mil) on Top Layer And Track (3310mil,3579mil)(3450mil,3579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3335.002mil,3545mil) on Top Layer And Track (3363.002mil,3520mil)(3397.002mil,3520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3335.002mil,3545mil) on Top Layer And Track (3363.002mil,3570mil)(3397.002mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad RN1-1(5510mil,3900mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad RN1-1(5510mil,3900mil) on Multi-Layer And Track (5455mil,3860mil)(5575mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-3(5510mil,3700mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-4(5510mil,3600mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-5(5510mil,3500mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-6(5510mil,3400mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-7(5510mil,3300mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-8(5510mil,3200mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.486mil < 10mil) Between Pad RN1-9(5510mil,3100mil) on Multi-Layer And Track (5455mil,3045mil)(5455mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(4220mil,2760mil) on Multi-Layer And Track (4245mil,2635mil)(4245mil,2885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(4020mil,2760mil) on Multi-Layer And Track (3995mil,2635mil)(3995mil,2885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U2-1(3650mil,3725mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-10(3950mil,3325mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-11(3950mil,3425mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-12(3950mil,3525mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-13(3950mil,3625mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-14(3950mil,3725mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-2(3650mil,3625mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-3(3650mil,3525mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-4(3650mil,3425mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-5(3650mil,3325mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-6(3650mil,3225mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-7(3650mil,3125mil) on Multi-Layer And Track (3600mil,3075mil)(3600mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-8(3950mil,3125mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-9(3950mil,3225mil) on Multi-Layer And Track (4000mil,3075mil)(4000mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(3695mil,2507.756mil) on Top Layer And Text "R26" (3658mil,2447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(3845mil,2507.756mil) on Top Layer And Text "R17" (3822mil,2466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :449

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2905mil,4030mil) on Top Overlay And Text "U1" (2806mil,3933.165mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.896mil < 10mil) Between Arc (3090mil,2215mil) on Top Overlay And Text "1" (3189mil,2162mil) on Top Overlay Silk Text to Silk Clearance [0.896mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3090mil,2215mil) on Top Overlay And Text "C15" (3006mil,2144mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.269mil < 10mil) Between Arc (3540mil,2625mil) on Top Overlay And Text "C7" (3451.673mil,2509.004mil) on Top Overlay Silk Text to Silk Clearance [3.269mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3679.252mil,2445.945mil) on Top Overlay And Text "R26" (3658mil,2447mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4495mil,2500mil) on Top Overlay And Text "Y1" (4439mil,2386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (4048mil,3627.998mil) on Top Overlay And Track (4042mil,3645mil)(4042mil,3785mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (4048mil,3627.998mil) on Top Overlay And Track (4042mil,3645mil)(4109mil,3645mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (4036mil,2639mil) on Top Overlay And Track (3995mil,2635mil)(4245mil,2635mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J2" (4271mil,2594mil) on Top Overlay And Track (4290mil,2591mil)(4290mil,2658mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J2" (4271mil,2594mil) on Top Overlay And Track (4290mil,2591mil)(4430mil,2591mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP2" (5575mil,3898mil) on Top Overlay And Track (5575mil,3045mil)(5575mil,3950mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP3" (3797mil,2234mil) on Top Overlay And Track (3659.87mil,2259.342mil)(3799.87mil,2259.342mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP3" (3797mil,2234mil) on Top Overlay And Track (3799.87mil,2259.342mil)(3799.87mil,2326.342mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP3" (3797mil,2234mil) on Top Overlay And Track (3830mil,2252mil)(3830mil,2319mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP3" (3797mil,2234mil) on Top Overlay And Track (3830mil,2252mil)(3970mil,2252mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (3317.002mil,3852mil) on Top Overlay And Track (3310mil,3841mil)(3310mil,3908mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.5mil < 10mil) Between Text "R1" (3317.002mil,3852mil) on Top Overlay And Track (3310mil,3841mil)(3450mil,3841mil) on Top Overlay Silk Text to Silk Clearance [3.5mil]
   Violation between Silk To Silk Clearance Constraint: (9.792mil < 10mil) Between Text "R1" (3317.002mil,3852mil) on Top Overlay And Track (3362.998mil,3850mil)(3396.998mil,3850mil) on Top Overlay Silk Text to Silk Clearance [9.792mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (3846.998mil,3067mil) on Top Overlay And Track (3600mil,3075mil)(4000mil,3075mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.502mil < 10mil) Between Text "R15" (3848mil,2986mil) on Top Overlay And Track (3839.998mil,2967mil)(3839.998mil,3034mil) on Top Overlay Silk Text to Silk Clearance [0.502mil]
   Violation between Silk To Silk Clearance Constraint: (4mil < 10mil) Between Text "R15" (3848mil,2986mil) on Top Overlay And Track (3893mil,2975mil)(3927mil,2975mil) on Top Overlay Silk Text to Silk Clearance [4mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (3653mil,2911mil) on Top Overlay And Track (3650mil,2896mil)(3650mil,2963mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.5mil < 10mil) Between Text "R18" (3653mil,2911mil) on Top Overlay And Track (3650mil,2896mil)(3790mil,2896mil) on Top Overlay Silk Text to Silk Clearance [7.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (3653mil,2911mil) on Top Overlay And Track (3702.998mil,2905mil)(3736.998mil,2905mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (3492mil,2911mil) on Top Overlay And Track (3490mil,2897mil)(3490mil,2964mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "R19" (3492mil,2911mil) on Top Overlay And Track (3490mil,2897mil)(3630mil,2897mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (3492mil,2911mil) on Top Overlay And Track (3543.002mil,2905mil)(3577.002mil,2905mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.507mil < 10mil) Between Text "R3" (3514mil,3772mil) on Top Overlay And Track (3540mil,3811mil)(3540mil,3878mil) on Top Overlay Silk Text to Silk Clearance [9.507mil]
   Violation between Silk To Silk Clearance Constraint: (9.507mil < 10mil) Between Text "R3" (3514mil,3772mil) on Top Overlay And Track (3540mil,3811mil)(3680mil,3811mil) on Top Overlay Silk Text to Silk Clearance [9.507mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3450mil,3413.002mil) on Top Overlay And Track (3320mil,3416mil)(3460mil,3416mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3450mil,3413.002mil) on Top Overlay And Track (3460mil,3416mil)(3460mil,3483mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (3328mil,3515mil) on Top Overlay And Track (3310mil,3512mil)(3450mil,3512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (3328mil,3515mil) on Top Overlay And Track (3363.002mil,3520mil)(3397.002mil,3520mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (3317.002mil,3611mil) on Top Overlay And Track (3310mil,3611mil)(3310mil,3678mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9" (3317.002mil,3611mil) on Top Overlay And Track (3310mil,3611mil)(3450mil,3611mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.342mil < 10mil) Between Text "R9" (3317.002mil,3611mil) on Top Overlay And Track (3362.998mil,3620mil)(3396.998mil,3620mil) on Top Overlay Silk Text to Silk Clearance [2.342mil]
   Violation between Silk To Silk Clearance Constraint: (9.24mil < 10mil) Between Text "SW1" (3988mil,2919mil) on Top Overlay And Track (3840.002mil,2953mil)(3980.002mil,2953mil) on Top Overlay Silk Text to Silk Clearance [9.24mil]
   Violation between Silk To Silk Clearance Constraint: (0.498mil < 10mil) Between Text "SW1" (3988mil,2919mil) on Top Overlay And Track (3980.002mil,2886mil)(3980.002mil,2953mil) on Top Overlay Silk Text to Silk Clearance [0.498mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (3988mil,2919mil) on Top Overlay And Track (3999.998mil,2902mil)(3999.998mil,2969mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.5mil < 10mil) Between Text "SW1" (3988mil,2919mil) on Top Overlay And Track (3999.998mil,2902mil)(4139.998mil,2902mil) on Top Overlay Silk Text to Silk Clearance [9.5mil]
   Violation between Silk To Silk Clearance Constraint: (9.378mil < 10mil) Between Text "SW1" (3988mil,2919mil) on Top Overlay And Track (4053mil,2910mil)(4087mil,2910mil) on Top Overlay Silk Text to Silk Clearance [9.378mil]
   Violation between Silk To Silk Clearance Constraint: (6.5mil < 10mil) Between Text "U2" (3606mil,3825mil) on Top Overlay And Track (3540mil,3811mil)(3680mil,3811mil) on Top Overlay Silk Text to Silk Clearance [6.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3606mil,3825mil) on Top Overlay And Track (3592.998mil,3820mil)(3626.998mil,3820mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.507mil < 10mil) Between Text "U4" (3662mil,2782mil) on Top Overlay And Track (3645mil,2812mil)(3785mil,2812mil) on Top Overlay Silk Text to Silk Clearance [0.507mil]
   Violation between Silk To Silk Clearance Constraint: (9.288mil < 10mil) Between Text "U4" (3662mil,2782mil) on Top Overlay And Track (3698.002mil,2820mil)(3732.002mil,2820mil) on Top Overlay Silk Text to Silk Clearance [9.288mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1" (4284mil,3000mil) on Top Overlay And Track (4190mil,3015mil)(4590mil,3015mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :47

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02