(pcb F:\PCB\KiCad_PCB\CCD\only_ccd\only_ccd\only_ccd.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  139113 -124449  103890 -124449  103890 -81799  139113 -81799
            139113 -124449)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component ricardo:con_4
      (place J2 113538 -111125 front 270 (PN Conn_01x04_Female))
      (place J1 113538 -121793 front 270 (PN Conn_01x04_Female))
    )
    (component "lc_lib:SOT-23(SOT-23-3)"
      (place U3 116713 -97155 front 270 (PN 2SA1015_SMD))
    )
    (component "Package_SO:SSOP-8_2.95x2.8mm_P0.65mm"
      (place U2 119253 -88519 front 0 (PN TC7WH14FU))
    )
    (component lc_lib:0603_R
      (place R7 114300 -95631 back 0 (PN "0603_150Ω__1500_1%"))
      (place R6 117602 -108331 front 90 (PN "0603_2.2KΩ__2201_1%"))
      (place R5 114681 -98552 back 180 (PN "0603_150Ω__1500_1%"))
    )
    (component ricardo:DIP1016W62P254L4160H372Q22N
      (place IC1 129794 -103124 front 0 (PN TCD1304DG_8Z,AW_))
    )
    (component lc_lib:0603_C
      (place C16 114554 -91821 front 180 (PN "0603_100nF__104_10%_50V"))
    )
  )
  (library
    (image ricardo:con_4
      (outline (path signal 50  -11180 -1450  -11180 1450))
      (outline (path signal 50  508 -1450  -11180 -1450))
      (outline (path signal 50  508 1450  508 -1450))
      (outline (path signal 50  -11180 1450  508 1450))
      (outline (path signal 254  -10160 -1400  -10160 1400))
      (outline (path signal 254  508 -1473.2  508 1326.8))
      (outline (path signal 254  -10160 1400  508 1400))
      (outline (path signal 254  -10160 -1473.2  558.8 -1473.2))
      (outline (path signal 254  -7620 -1400  -7620 1400))
      (outline (path signal 400  -10730 0  -10805.3 -156.366  -10974.5 -194.986  -11110.2 -86.777
            -11110.2 86.777  -10974.5 194.986  -10805.3 156.366  -10730 0))
      (pin Rect[A]Pad_1600x1800_um 1 -8890 0)
      (pin Oval[A]Pad_1600x1800_um 2 -6350 0)
      (pin Oval[A]Pad_1600x1800_um 3 -3810 0)
      (pin Oval[A]Pad_1600x1800_um 4 -1270 0)
    )
    (image "lc_lib:SOT-23(SOT-23-3)"
      (outline (path signal 100  650 -1460  650 1460))
      (outline (path signal 100  -650 -1460  -650 1460))
      (outline (path signal 100  -650 -1460  650 -1460))
      (outline (path signal 100  -650 1460  650 1460))
      (outline (path signal 100  -650 1460  650 1460))
      (outline (path signal 100  -650 -1460  650 -1460))
      (outline (path signal 100  -650 -1460  -650 1460))
      (outline (path signal 100  650 -1460  650 1460))
      (outline (path signal 100  -650 1460  650 1460))
      (outline (path signal 100  -650 -1460  650 -1460))
      (outline (path signal 100  -650 -1460  -650 1460))
      (outline (path signal 100  650 -1460  650 1460))
      (outline (path signal 254  -650 800  -650 1460))
      (outline (path signal 254  -650 800  -650 1460))
      (outline (path signal 254  -650 800  -650 1460))
      (outline (path signal 254  -650 1460  165 1460))
      (outline (path signal 254  -650 -1460  165 -1460))
      (outline (path signal 254  -650 -1460  -650 -800))
      (outline (path signal 200  900 -300  900 300))
      (outline (path signal 50  -1925 1510  1925 1510))
      (outline (path signal 50  1925 1510  1925 -1510))
      (outline (path signal 50  1925 -1510  -1925 -1510))
      (outline (path signal 50  -1925 -1510  -1925 1510))
      (pin Rect[T]Pad_700x1250_um (rotate 270) 3 -1250 0)
      (pin Rect[T]Pad_700x1250_um (rotate 270) 2 1250 950)
      (pin Rect[T]Pad_700x1250_um (rotate 270) 1 1250 -950)
    )
    (image "Package_SO:SSOP-8_2.95x2.8mm_P0.65mm"
      (outline (path signal 50  -2750 1650  2750 1650))
      (outline (path signal 50  -2750 -1650  -2750 1650))
      (outline (path signal 50  2750 -1650  -2750 -1650))
      (outline (path signal 50  2750 1650  2750 -1650))
      (outline (path signal 120  1500 -1500  -1500 -1500))
      (outline (path signal 120  1500 1500  -2500 1500))
      (outline (path signal 100  -475 1400  -1475 700))
      (outline (path signal 100  -475 1400  1475 1400))
      (outline (path signal 100  -1475 -1400  -1475 700))
      (outline (path signal 100  1475 -1400  -1475 -1400))
      (outline (path signal 100  1475 1400  1475 -1400))
      (pin Rect[T]Pad_300x1600_um (rotate 270) 8 1700 975)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 7 1700 325)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 6 1700 -325)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 5 1700 -975)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 4 -1700 -975)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 3 -1700 -325)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 2 -1700 325)
      (pin Rect[T]Pad_300x1600_um (rotate 270) 1 -1700 975)
    )
    (image lc_lib:0603_R
      (outline (path signal 200  400 -790  1535 -790))
      (outline (path signal 200  -1535 -790  -400 -790))
      (outline (path signal 200  400 790  1535 790))
      (outline (path signal 200  -1535 -790  -1535 790))
      (outline (path signal 200  1535 -790  1535 790))
      (outline (path signal 200  -1535 790  -400 790))
      (outline (path signal 50  -1585 840  1585 840))
      (outline (path signal 50  1585 840  1585 -840))
      (outline (path signal 50  1585 -840  -1585 -840))
      (outline (path signal 50  -1585 -840  -1585 840))
      (pin Rect[T]Pad_930x980_um 2 770 0)
      (pin Rect[T]Pad_930x980_um 1 -770 0)
    )
    (image ricardo:DIP1016W62P254L4160H372Q22N
      (outline (path signal 200  -4975 -21050  4975 -21050))
      (outline (path signal 200  -5690 21050  4975 21050))
      (outline (path signal 100  -4975 19780  -3705 21050))
      (outline (path signal 100  -4975 -21050  -4975 21050))
      (outline (path signal 100  4975 -21050  -4975 -21050))
      (outline (path signal 100  4975 21050  4975 -21050))
      (outline (path signal 100  -4975 21050  4975 21050))
      (outline (path signal 50  -6190 -21300  -6190 21300))
      (outline (path signal 50  6190 -21300  -6190 -21300))
      (outline (path signal 50  6190 21300  6190 -21300))
      (outline (path signal 50  -6190 21300  6190 21300))
      (pin Rect[A]Pad_1220x1220_um 1 -5080 12700)
      (pin Round[A]Pad_1220_um 2 -5080 10160)
      (pin Round[A]Pad_1220_um 3 -5080 7620)
      (pin Round[A]Pad_1220_um 4 -5080 5080)
      (pin Round[A]Pad_1220_um 5 -5080 2540)
      (pin Round[A]Pad_1220_um 6 -5080 0)
      (pin Round[A]Pad_1220_um 7 -5080 -2540)
      (pin Round[A]Pad_1220_um 8 -5080 -5080)
      (pin Round[A]Pad_1220_um 9 -5080 -7620)
      (pin Round[A]Pad_1220_um 10 -5080 -10160)
      (pin Round[A]Pad_1220_um 11 -5080 -12700)
      (pin Round[A]Pad_1220_um 12 5080 -12700)
      (pin Round[A]Pad_1220_um 13 5080 -10160)
      (pin Round[A]Pad_1220_um 14 5080 -7620)
      (pin Round[A]Pad_1220_um 15 5080 -5080)
      (pin Round[A]Pad_1220_um 16 5080 -2540)
      (pin Round[A]Pad_1220_um 17 5080 0)
      (pin Round[A]Pad_1220_um 18 5080 2540)
      (pin Round[A]Pad_1220_um 19 5080 5080)
      (pin Round[A]Pad_1220_um 20 5080 7620)
      (pin Round[A]Pad_1220_um 21 5080 10160)
      (pin Round[A]Pad_1220_um 22 5080 12700)
    )
    (image lc_lib:0603_C
      (outline (path signal 200  -1135 -790  -400 -790))
      (outline (path signal 200  400 -790  1135 -790))
      (outline (path signal 200  400 790  1135 790))
      (outline (path signal 200  -1535 -390  -1535 390))
      (outline (path signal 200  1535 -390  1535 390))
      (outline (path signal 200  -1135 790  -400 790))
      (outline (path signal 50  -1585 840  1585 840))
      (outline (path signal 50  1585 840  1585 -840))
      (outline (path signal 50  1585 -840  -1585 -840))
      (outline (path signal 50  -1585 -840  -1585 840))
      (pin Rect[T]Pad_930x980_um 2 770 0)
      (pin Rect[T]Pad_930x980_um 1 -770 0)
    )
    (padstack Round[A]Pad_1220_um
      (shape (circle F.Cu 1220))
      (shape (circle B.Cu 1220))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1800_um
      (shape (path F.Cu 1600  0 -100  0 100))
      (shape (path B.Cu 1600  0 -100  0 100))
      (attach off)
    )
    (padstack Rect[T]Pad_300x1600_um
      (shape (rect F.Cu -150 -800 150 800))
      (attach off)
    )
    (padstack Rect[T]Pad_700x1250_um
      (shape (rect F.Cu -350 -625 350 625))
      (attach off)
    )
    (padstack Rect[T]Pad_930x980_um
      (shape (rect F.Cu -465 -490 465 490))
      (attach off)
    )
    (padstack Rect[A]Pad_1220x1220_um
      (shape (rect F.Cu -610 -610 610 610))
      (shape (rect B.Cu -610 -610 610 610))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1800_um
      (shape (rect F.Cu -800 -900 800 900))
      (shape (rect B.Cu -800 -900 800 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J2-1 J2-2 U2-4 R7-2 J1-4 IC1-6 IC1-7 IC1-8 IC1-9 IC1-10 IC1-11 IC1-12
        IC1-13 IC1-14 IC1-15 IC1-16 IC1-17 IC1-18 IC1-19 IC1-20 IC1-22 C16-2)
    )
    (net "Net-(IC1-Pad3)"
      (pins U2-7 IC1-3)
    )
    (net "Net-(IC1-Pad4)"
      (pins U2-2 IC1-4)
    )
    (net "Net-(IC1-Pad5)"
      (pins U2-5 IC1-5)
    )
    (net "Net-(IC1-Pad21)"
      (pins R5-1 IC1-21)
    )
    (net "Net-(R5-Pad2)"
      (pins U3-1 R5-2)
    )
    (net /ADC_in
      (pins J2-3 U3-2 R6-2)
    )
    (net "Net-(R7-Pad1)"
      (pins U3-3 R7-1)
    )
    (net /M
      (pins U2-6 J1-3)
    )
    (net /SH
      (pins U2-3 J1-2)
    )
    (net /ICG
      (pins U2-1 J1-1)
    )
    (net /3v3
      (pins J2-4 U2-8 R6-1 IC1-1 IC1-2 C16-1)
    )
    (class kicad_default "" /3v3 /3v3_1 /3v3_2 /ADC_in /ICG /M /SH /SWCLK
      /SWDIO GND "Net-(IC1-Pad21)" "Net-(IC1-Pad3)" "Net-(IC1-Pad4)" "Net-(IC1-Pad5)"
      "Net-(R5-Pad2)" "Net-(R7-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 762  124714 -103124  124714 -115824  134874 -115824  134874 -95377)(net GND)(type protect))
    (wire (path F.Cu 762  124714 -90424  124714 -92964)(net /3v3)(type protect))
  )
)
