
*** Running vivado
    with args -log FFT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FFT.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 310.320 ; gain = 100.449
INFO: [Synth 8-638] synthesizing module 'FFT' [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/synth/FFT.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'FFT' (54#1) [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/synth/FFT.vhd:87]
Finished RTL Elaboration : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 523.148 ; gain = 313.277
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 523.148 ; gain = 313.277
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 722.504 ; gain = 6.188
Finished Constraint Validation : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:52 ; elapsed = 00:02:59 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:11 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:21 ; elapsed = 00:03:29 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished Timing Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:33 . Memory (MB): peak = 722.504 ; gain = 512.633
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:03:39 . Memory (MB): peak = 728.742 ; gain = 518.871
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 728.742 ; gain = 518.871
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 728.742 ; gain = 518.871
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 728.742 ; gain = 518.871
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 728.742 ; gain = 518.871
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 728.742 ; gain = 518.871
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 728.742 ; gain = 518.871

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    32|
|2     |DSP48E1   |     8|
|3     |DSP48E1_1 |     4|
|4     |LUT1      |    31|
|5     |LUT2      |   487|
|6     |LUT3      |  1006|
|7     |LUT4      |   163|
|8     |LUT5      |    52|
|9     |LUT6      |   249|
|10    |MUXCY     |   707|
|11    |RAMB18E1  |     1|
|12    |RAMB18SDP |     3|
|13    |SRL16E    |   863|
|14    |SRLC32E   |   128|
|15    |XORCY     |   689|
|16    |FD        |     4|
|17    |FDE       |   168|
|18    |FDR       |    45|
|19    |FDRE      |  3232|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:42 . Memory (MB): peak = 728.742 ; gain = 518.871
synth_design: Time (s): cpu = 00:03:35 ; elapsed = 00:03:44 . Memory (MB): peak = 728.742 ; gain = 497.832
