// Seed: 3761319430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(1'b0), .id_4(id_2 + id_5)
  );
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wor  id_5,
    output wand id_6,
    output tri  id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9
  );
endmodule
