Classic Timing Analyzer report for control
Tue Mar 23 21:28:19 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From           ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.631 ns                         ; tj             ; shixu:inst|fstate.idle ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.133 ns                        ; 74273:inst3|17 ; S2                     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.824 ns                         ; IR7            ; 74273:inst4|14         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 401.93 MHz ( period = 2.488 ns ) ; 7474:inst5|10  ; 74273:inst3|14         ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 7474:inst5|10  ; 74273:inst8|16         ; clk        ; clk      ; 88           ;
; Total number of failed paths ;                                          ;               ;                                  ;                ;                        ;            ;          ; 88           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; 7474:inst5|10           ; 74273:inst3|14          ; clk        ; clk      ; None                        ; None                      ; 0.882 ns                ;
; N/A   ; 419.64 MHz ( period = 2.383 ns )               ; 7474:inst7|9            ; 74273:inst3|14          ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; 420.17 MHz ( period = 2.380 ns )               ; 7474:inst6|10           ; 74273:inst3|14          ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; 422.48 MHz ( period = 2.367 ns )               ; 7474:inst5|9            ; 74273:inst3|14          ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; 428.08 MHz ( period = 2.336 ns )               ; 7474:inst6|9            ; 74273:inst3|14          ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|10           ; 7474:inst6|9            ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 7474:inst6|9            ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st3   ; shixu:inst|fstate.s_st4 ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 7474:inst6|10           ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 7474:inst5|9            ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 7474:inst7|9            ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 7474:inst5|9            ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 7474:inst5|10           ; clk        ; clk      ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|10           ; 7474:inst5|10           ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|9            ; 7474:inst6|10           ; clk        ; clk      ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 7474:inst6|10           ; clk        ; clk      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|9            ; 7474:inst7|9            ; clk        ; clk      ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst7|9            ; 7474:inst6|9            ; clk        ; clk      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|9            ; 7474:inst5|10           ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 7474:inst7|9            ; clk        ; clk      ; None                        ; None                      ; 0.975 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.s_st3 ; shixu:inst|fstate.s_st4 ; clk        ; clk      ; None                        ; None                      ; 0.434 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|9            ; 7474:inst6|9            ; clk        ; clk      ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st3   ; shixu:inst|fstate.st4   ; clk        ; clk      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st2   ; shixu:inst|fstate.st3   ; clk        ; clk      ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|10           ; 7474:inst5|9            ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst7|9            ; 7474:inst5|9            ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|10           ; 7474:inst7|9            ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st1   ; shixu:inst|fstate.s_st2 ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st4   ; shixu:inst|fstate.idle  ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst7|9            ; 7474:inst6|10           ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst7|9            ; 7474:inst5|10           ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st1   ; shixu:inst|fstate.st2   ; clk        ; clk      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st2   ; shixu:inst|fstate.s_st3 ; clk        ; clk      ; None                        ; None                      ; 0.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.s_st2 ; shixu:inst|fstate.s_st3 ; clk        ; clk      ; None                        ; None                      ; 0.514 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 7474:inst5|10           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|10           ; 7474:inst6|10           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st4   ; shixu:inst|fstate.st4   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.s_st4 ; shixu:inst|fstate.s_st4 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st3   ; shixu:inst|fstate.st3   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.s_st3 ; shixu:inst|fstate.s_st3 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.s_st4 ; shixu:inst|fstate.idle  ; clk        ; clk      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst7|9            ; 7474:inst7|9            ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|9            ; 7474:inst5|9            ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 7474:inst6|9            ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st1   ; shixu:inst|fstate.st1   ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.idle  ; shixu:inst|fstate.idle  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.s_st2 ; shixu:inst|fstate.s_st2 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st2   ; shixu:inst|fstate.st2   ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.st4   ; shixu:inst|fstate.st1   ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; shixu:inst|fstate.idle  ; shixu:inst|fstate.st1   ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 74273:inst3|19          ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 74273:inst3|19          ; clk        ; clk      ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst5|10           ; 74273:inst3|13          ; clk        ; clk      ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 7474:inst6|9            ; 74273:inst3|13          ; clk        ; clk      ; None                        ; None                      ; 1.401 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                      ;
+------------------------------------------+---------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|16 ; clk        ; clk      ; None                       ; None                       ; 0.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst3|16 ; clk        ; clk      ; None                       ; None                       ; 0.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|14 ; clk        ; clk      ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst2|14 ; clk        ; clk      ; None                       ; None                       ; 0.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst3|17 ; clk        ; clk      ; None                       ; None                       ; 0.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst2|18 ; clk        ; clk      ; None                       ; None                       ; 0.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst2|12 ; clk        ; clk      ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|13 ; clk        ; clk      ; None                       ; None                       ; 0.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst2|17 ; clk        ; clk      ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|17 ; clk        ; clk      ; None                       ; None                       ; 0.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst2|13 ; clk        ; clk      ; None                       ; None                       ; 0.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|19 ; clk        ; clk      ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|15 ; clk        ; clk      ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst2|14 ; clk        ; clk      ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|12 ; clk        ; clk      ; None                       ; None                       ; 0.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|17 ; clk        ; clk      ; None                       ; None                       ; 0.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|19 ; clk        ; clk      ; None                       ; None                       ; 0.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|15 ; clk        ; clk      ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst3|16 ; clk        ; clk      ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|14 ; clk        ; clk      ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst2|16 ; clk        ; clk      ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst2|17 ; clk        ; clk      ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst3|15 ; clk        ; clk      ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|13 ; clk        ; clk      ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|15 ; clk        ; clk      ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst2|16 ; clk        ; clk      ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst3|15 ; clk        ; clk      ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst2|12 ; clk        ; clk      ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst3|17 ; clk        ; clk      ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|12 ; clk        ; clk      ; None                       ; None                       ; 0.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst2|13 ; clk        ; clk      ; None                       ; None                       ; 0.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|19 ; clk        ; clk      ; None                       ; None                       ; 0.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst2|18 ; clk        ; clk      ; None                       ; None                       ; 0.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst3|15 ; clk        ; clk      ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|12 ; clk        ; clk      ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|12 ; clk        ; clk      ; None                       ; None                       ; 0.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst3|17 ; clk        ; clk      ; None                       ; None                       ; 0.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst2|12 ; clk        ; clk      ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst2|18 ; clk        ; clk      ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|14 ; clk        ; clk      ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst2|13 ; clk        ; clk      ; None                       ; None                       ; 0.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst8|16 ; clk        ; clk      ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst3|13 ; clk        ; clk      ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|10 ; 74273:inst3|19 ; clk        ; clk      ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|17 ; clk        ; clk      ; None                       ; None                       ; 1.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst2|12 ; clk        ; clk      ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst3|17 ; clk        ; clk      ; None                       ; None                       ; 1.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|13 ; clk        ; clk      ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst2|18 ; clk        ; clk      ; None                       ; None                       ; 1.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst2|14 ; clk        ; clk      ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|14 ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|14 ; clk        ; clk      ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst2|16 ; clk        ; clk      ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst3|16 ; clk        ; clk      ; None                       ; None                       ; 1.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|16 ; clk        ; clk      ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst3|15 ; clk        ; clk      ; None                       ; None                       ; 1.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst3|16 ; clk        ; clk      ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst2|17 ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|13 ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst2|16 ; clk        ; clk      ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst3|15 ; clk        ; clk      ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|16 ; clk        ; clk      ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst2|16 ; clk        ; clk      ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst8|16 ; clk        ; clk      ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|15 ; clk        ; clk      ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst2|13 ; clk        ; clk      ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst2|17 ; clk        ; clk      ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|19 ; clk        ; clk      ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|17 ; clk        ; clk      ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst2|12 ; clk        ; clk      ; None                       ; None                       ; 1.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst2|18 ; clk        ; clk      ; None                       ; None                       ; 1.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst8|12 ; clk        ; clk      ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst3|17 ; clk        ; clk      ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst2|14 ; clk        ; clk      ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst3|13 ; clk        ; clk      ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|9  ; 74273:inst3|19 ; clk        ; clk      ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|15 ; clk        ; clk      ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst2|13 ; clk        ; clk      ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|19 ; clk        ; clk      ; None                       ; None                       ; 1.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst8|17 ; clk        ; clk      ; None                       ; None                       ; 1.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst2|17 ; clk        ; clk      ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst8|13 ; clk        ; clk      ; None                       ; None                       ; 1.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst2|14 ; clk        ; clk      ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst7|9  ; 74273:inst3|13 ; clk        ; clk      ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst3|13 ; clk        ; clk      ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst3|13 ; clk        ; clk      ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst5|10 ; 74273:inst3|19 ; clk        ; clk      ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; 7474:inst6|9  ; 74273:inst3|19 ; clk        ; clk      ; None                       ; None                       ; 1.416 ns                 ;
+------------------------------------------+---------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                      ; To Clock ;
+-------+--------------+------------+------+-------------------------+----------+
; N/A   ; None         ; 3.631 ns   ; tj   ; shixu:inst|fstate.idle  ; clk      ;
; N/A   ; None         ; 3.616 ns   ; tj   ; shixu:inst|fstate.s_st4 ; clk      ;
; N/A   ; None         ; 3.615 ns   ; tj   ; shixu:inst|fstate.st4   ; clk      ;
; N/A   ; None         ; 3.094 ns   ; tj   ; shixu:inst|fstate.s_st2 ; clk      ;
; N/A   ; None         ; 3.093 ns   ; tj   ; shixu:inst|fstate.st1   ; clk      ;
; N/A   ; None         ; 3.093 ns   ; tj   ; shixu:inst|fstate.st2   ; clk      ;
; N/A   ; None         ; 3.080 ns   ; tj   ; shixu:inst|fstate.st3   ; clk      ;
; N/A   ; None         ; 3.080 ns   ; tj   ; shixu:inst|fstate.s_st3 ; clk      ;
; N/A   ; None         ; 2.733 ns   ; dp   ; shixu:inst|fstate.s_st4 ; clk      ;
; N/A   ; None         ; 2.729 ns   ; dp   ; shixu:inst|fstate.st4   ; clk      ;
; N/A   ; None         ; 2.633 ns   ; dp   ; shixu:inst|fstate.idle  ; clk      ;
; N/A   ; None         ; 2.206 ns   ; dp   ; shixu:inst|fstate.st2   ; clk      ;
; N/A   ; None         ; 2.195 ns   ; dp   ; shixu:inst|fstate.s_st3 ; clk      ;
; N/A   ; None         ; 2.194 ns   ; dp   ; shixu:inst|fstate.st3   ; clk      ;
; N/A   ; None         ; 2.103 ns   ; dp   ; shixu:inst|fstate.s_st2 ; clk      ;
; N/A   ; None         ; 2.096 ns   ; dp   ; shixu:inst|fstate.st1   ; clk      ;
; N/A   ; None         ; 0.800 ns   ; qd   ; shixu:inst|fstate.idle  ; clk      ;
; N/A   ; None         ; -0.042 ns  ; IR6  ; 74273:inst4|13          ; clk      ;
; N/A   ; None         ; -0.079 ns  ; qd   ; shixu:inst|fstate.st1   ; clk      ;
; N/A   ; None         ; -0.768 ns  ; IR5  ; 74273:inst4|12          ; clk      ;
; N/A   ; None         ; -1.006 ns  ; IR7  ; 74273:inst4|14          ; clk      ;
+-------+--------------+------------+------+-------------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To      ; From Clock ;
+-------+--------------+------------+-------------------------+---------+------------+
; N/A   ; None         ; 12.133 ns  ; 74273:inst3|17          ; S2      ; clk        ;
; N/A   ; None         ; 12.074 ns  ; 74273:inst2|16          ; SW_BUS  ; clk        ;
; N/A   ; None         ; 11.902 ns  ; 74273:inst8|16          ; LDDR2   ; clk        ;
; N/A   ; None         ; 11.478 ns  ; 74273:inst2|18          ; 161LDPC ; clk        ;
; N/A   ; None         ; 11.420 ns  ; 74273:inst2|17          ; LOAD    ; clk        ;
; N/A   ; None         ; 11.069 ns  ; 74273:inst8|15          ; LDAR    ; clk        ;
; N/A   ; None         ; 11.029 ns  ; 74273:inst2|12          ; PC_BUS  ; clk        ;
; N/A   ; None         ; 10.932 ns  ; 74273:inst3|16          ; S3      ; clk        ;
; N/A   ; None         ; 10.913 ns  ; 74273:inst8|17          ; LDDR1   ; clk        ;
; N/A   ; None         ; 10.704 ns  ; 74273:inst3|19          ; S0      ; clk        ;
; N/A   ; None         ; 10.210 ns  ; 74273:inst2|13          ; ALU_BUS ; clk        ;
; N/A   ; None         ; 10.189 ns  ; 74273:inst8|13          ; M       ; clk        ;
; N/A   ; None         ; 10.187 ns  ; 74273:inst8|14          ; IRLD    ; clk        ;
; N/A   ; None         ; 10.154 ns  ; 74273:inst8|12          ; CN      ; clk        ;
; N/A   ; None         ; 10.140 ns  ; 74273:inst8|19          ; LDR5    ; clk        ;
; N/A   ; None         ; 10.125 ns  ; 74273:inst2|19          ; 161CLRN ; clk        ;
; N/A   ; None         ; 10.038 ns  ; 74273:inst3|13          ; P1      ; clk        ;
; N/A   ; None         ; 10.035 ns  ; 74273:inst3|15          ; WE      ; clk        ;
; N/A   ; None         ; 9.985 ns   ; 74273:inst2|14          ; R5_BUS  ; clk        ;
; N/A   ; None         ; 9.914 ns   ; 74273:inst2|15          ; R4_BUS  ; clk        ;
; N/A   ; None         ; 9.606 ns   ; 7474:inst6|10           ; a1      ; clk        ;
; N/A   ; None         ; 9.510 ns   ; 7474:inst5|10           ; a3      ; clk        ;
; N/A   ; None         ; 8.771 ns   ; 7474:inst6|9            ; a2      ; clk        ;
; N/A   ; None         ; 8.739 ns   ; 7474:inst5|9            ; a4      ; clk        ;
; N/A   ; None         ; 8.502 ns   ; 7474:inst7|9            ; a0      ; clk        ;
; N/A   ; None         ; 7.342 ns   ; 74273:inst3|14          ; RD      ; clk        ;
; N/A   ; None         ; 7.278 ns   ; shixu:inst|fstate.st1   ; t1      ; clk        ;
; N/A   ; None         ; 7.056 ns   ; shixu:inst|fstate.s_st3 ; t3      ; clk        ;
; N/A   ; None         ; 6.780 ns   ; shixu:inst|fstate.st3   ; t3      ; clk        ;
; N/A   ; None         ; 6.276 ns   ; shixu:inst|fstate.s_st4 ; t4      ; clk        ;
; N/A   ; None         ; 6.045 ns   ; shixu:inst|fstate.s_st2 ; t2      ; clk        ;
; N/A   ; None         ; 6.023 ns   ; shixu:inst|fstate.st2   ; t2      ; clk        ;
; N/A   ; None         ; 6.019 ns   ; shixu:inst|fstate.st4   ; t4      ; clk        ;
+-------+--------------+------------+-------------------------+---------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------+----------+
; N/A           ; None        ; 2.824 ns  ; IR7  ; 74273:inst4|14          ; clk      ;
; N/A           ; None        ; 2.586 ns  ; IR5  ; 74273:inst4|12          ; clk      ;
; N/A           ; None        ; 1.860 ns  ; IR6  ; 74273:inst4|13          ; clk      ;
; N/A           ; None        ; 0.318 ns  ; qd   ; shixu:inst|fstate.st1   ; clk      ;
; N/A           ; None        ; -0.561 ns ; qd   ; shixu:inst|fstate.idle  ; clk      ;
; N/A           ; None        ; -1.857 ns ; dp   ; shixu:inst|fstate.st1   ; clk      ;
; N/A           ; None        ; -1.864 ns ; dp   ; shixu:inst|fstate.s_st2 ; clk      ;
; N/A           ; None        ; -1.955 ns ; dp   ; shixu:inst|fstate.st3   ; clk      ;
; N/A           ; None        ; -1.956 ns ; dp   ; shixu:inst|fstate.s_st3 ; clk      ;
; N/A           ; None        ; -1.967 ns ; dp   ; shixu:inst|fstate.st2   ; clk      ;
; N/A           ; None        ; -2.394 ns ; dp   ; shixu:inst|fstate.idle  ; clk      ;
; N/A           ; None        ; -2.490 ns ; dp   ; shixu:inst|fstate.st4   ; clk      ;
; N/A           ; None        ; -2.494 ns ; dp   ; shixu:inst|fstate.s_st4 ; clk      ;
; N/A           ; None        ; -2.841 ns ; tj   ; shixu:inst|fstate.st3   ; clk      ;
; N/A           ; None        ; -2.841 ns ; tj   ; shixu:inst|fstate.s_st3 ; clk      ;
; N/A           ; None        ; -2.854 ns ; tj   ; shixu:inst|fstate.st1   ; clk      ;
; N/A           ; None        ; -2.854 ns ; tj   ; shixu:inst|fstate.st2   ; clk      ;
; N/A           ; None        ; -2.855 ns ; tj   ; shixu:inst|fstate.s_st2 ; clk      ;
; N/A           ; None        ; -3.376 ns ; tj   ; shixu:inst|fstate.st4   ; clk      ;
; N/A           ; None        ; -3.377 ns ; tj   ; shixu:inst|fstate.s_st4 ; clk      ;
; N/A           ; None        ; -3.392 ns ; tj   ; shixu:inst|fstate.idle  ; clk      ;
+---------------+-------------+-----------+------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 23 21:28:18 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74273:inst3|14" as buffer
    Info: Detected ripple clock "shixu:inst|fstate.s_st3" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected ripple clock "shixu:inst|fstate.st3" as buffer
    Info: Detected ripple clock "shixu:inst|fstate.st2" as buffer
    Info: Detected ripple clock "shixu:inst|fstate.s_st2" as buffer
    Info: Detected gated clock "shixu:inst|t2" as buffer
    Info: Detected ripple clock "shixu:inst|fstate.st1" as buffer
Info: Clock "clk" has Internal fmax of 401.93 MHz between source register "7474:inst5|10" and destination register "74273:inst3|14" (period= 2.488 ns)
    Info: + Longest register to register delay is 0.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5|10'
        Info: 2: + IC(0.573 ns) + CELL(0.154 ns) = 0.727 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'rom:inst9|temp[7]~564'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.882 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 2; REG Node = '74273:inst3|14'
        Info: Total cell delay = 0.309 ns ( 35.03 % )
        Info: Total interconnect delay = 0.573 ns ( 64.97 % )
    Info: - Smallest clock skew is -1.422 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.475 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst|fstate.st1'
            Info: 3: + IC(0.752 ns) + CELL(0.618 ns) = 4.475 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 2; REG Node = '74273:inst3|14'
            Info: Total cell delay = 2.184 ns ( 48.80 % )
            Info: Total interconnect delay = 2.291 ns ( 51.20 % )
        Info: - Longest clock path from clock "clk" to source register is 5.897 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N23; Fanout = 3; REG Node = 'shixu:inst|fstate.s_st2'
            Info: 3: + IC(0.223 ns) + CELL(0.225 ns) = 3.553 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 2; COMB Node = 'shixu:inst|t2'
            Info: 4: + IC(1.062 ns) + CELL(0.000 ns) = 4.615 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'shixu:inst|t2~clkctrl'
            Info: 5: + IC(0.664 ns) + CELL(0.618 ns) = 5.897 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5|10'
            Info: Total cell delay = 2.409 ns ( 40.85 % )
            Info: Total interconnect delay = 3.488 ns ( 59.15 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 88 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "7474:inst5|10" and destination pin or register "74273:inst8|16" for clock "clk" (Hold time is 1.015 ns)
    Info: + Largest clock skew is 1.544 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst|fstate.st1'
            Info: 3: + IC(3.032 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'shixu:inst|fstate.st1~clkctrl'
            Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 7.419 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = '74273:inst8|16'
            Info: Total cell delay = 2.184 ns ( 29.44 % )
            Info: Total interconnect delay = 5.235 ns ( 70.56 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.875 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N13; Fanout = 4; REG Node = 'shixu:inst|fstate.st2'
            Info: 3: + IC(0.373 ns) + CELL(0.053 ns) = 3.531 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 2; COMB Node = 'shixu:inst|t2'
            Info: 4: + IC(1.062 ns) + CELL(0.000 ns) = 4.593 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'shixu:inst|t2~clkctrl'
            Info: 5: + IC(0.664 ns) + CELL(0.618 ns) = 5.875 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5|10'
            Info: Total cell delay = 2.237 ns ( 38.08 % )
            Info: Total interconnect delay = 3.638 ns ( 61.92 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.584 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 23; REG Node = '7474:inst5|10'
        Info: 2: + IC(0.376 ns) + CELL(0.053 ns) = 0.429 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'rom:inst9|temp[17]~567'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.584 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = '74273:inst8|16'
        Info: Total cell delay = 0.208 ns ( 35.62 % )
        Info: Total interconnect delay = 0.376 ns ( 64.38 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "shixu:inst|fstate.idle" (data pin = "tj", clock pin = "clk") is 3.631 ns
    Info: + Longest pin to register delay is 6.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 8; PIN Node = 'tj'
        Info: 2: + IC(4.665 ns) + CELL(0.378 ns) = 5.862 ns; Loc. = LCCOMB_X18_Y1_N18; Fanout = 1; COMB Node = 'shixu:inst|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.017 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'shixu:inst|fstate.idle'
        Info: Total cell delay = 1.352 ns ( 22.47 % )
        Info: Total interconnect delay = 4.665 ns ( 77.53 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N19; Fanout = 2; REG Node = 'shixu:inst|fstate.idle'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
Info: tco from clock "clk" to destination pin "S2" through register "74273:inst3|17" is 12.133 ns
    Info: + Longest clock path from clock "clk" to source register is 7.416 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst|fstate.st1'
        Info: 3: + IC(3.032 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G5; Fanout = 20; COMB Node = 'shixu:inst|fstate.st1~clkctrl'
        Info: 4: + IC(0.661 ns) + CELL(0.618 ns) = 7.416 ns; Loc. = LCFF_X23_Y1_N7; Fanout = 1; REG Node = '74273:inst3|17'
        Info: Total cell delay = 2.184 ns ( 29.45 % )
        Info: Total interconnect delay = 5.232 ns ( 70.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N7; Fanout = 1; REG Node = '74273:inst3|17'
        Info: 2: + IC(2.587 ns) + CELL(2.036 ns) = 4.623 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'S2'
        Info: Total cell delay = 2.036 ns ( 44.04 % )
        Info: Total interconnect delay = 2.587 ns ( 55.96 % )
Info: th for register "74273:inst4|14" (data pin = "IR7", clock pin = "clk") is 2.824 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.539 ns) + CELL(0.712 ns) = 3.105 ns; Loc. = LCFF_X18_Y1_N29; Fanout = 6; REG Node = 'shixu:inst|fstate.st1'
        Info: 3: + IC(0.752 ns) + CELL(0.712 ns) = 4.569 ns; Loc. = LCFF_X22_Y1_N29; Fanout = 2; REG Node = '74273:inst3|14'
        Info: 4: + IC(0.549 ns) + CELL(0.053 ns) = 5.171 ns; Loc. = LCCOMB_X18_Y1_N2; Fanout = 1; COMB Node = 'inst26'
        Info: 5: + IC(1.080 ns) + CELL(0.000 ns) = 6.251 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst26~clkctrl'
        Info: 6: + IC(0.657 ns) + CELL(0.618 ns) = 7.526 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 1; REG Node = '74273:inst4|14'
        Info: Total cell delay = 2.949 ns ( 39.18 % )
        Info: Total interconnect delay = 4.577 ns ( 60.82 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'IR7'
        Info: 2: + IC(3.743 ns) + CELL(0.309 ns) = 4.851 ns; Loc. = LCFF_X22_Y2_N23; Fanout = 1; REG Node = '74273:inst4|14'
        Info: Total cell delay = 1.108 ns ( 22.84 % )
        Info: Total interconnect delay = 3.743 ns ( 77.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Tue Mar 23 21:28:19 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


