// Seed: 4110151637
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3
);
  logic id_4 = id_4;
  assign id_4 = 1;
  logic id_5;
  always #0 begin
    id_4 = id_1;
  end
endmodule
