// Seed: 3626928914
module module_0 (
    input  wire id_0,
    input  tri1 id_1
    , id_5,
    output tri1 id_2,
    input  tri0 id_3
);
  assign module_2.id_11 = 0;
  assign id_5 = -1 - -1;
endmodule
macromodule module_1 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri0 id_5
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_13 = 32'd23,
    parameter id_14 = 32'd41,
    parameter id_24 = 32'd72
) (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    input wor id_12,
    input wire _id_13,
    input tri1 _id_14,
    input supply1 id_15,
    output tri1 id_16,
    output wire id_17,
    output tri1 id_18,
    output supply1 id_19,
    input tri id_20,
    input tri1 id_21,
    output wor id_22
    , _id_24
);
  wire id_25;
  logic [logic [-1 : id_24]] id_16;
  ;
  nand primCall (
      id_9,
      id_5,
      id_25,
      id_7,
      id_10,
      id_12,
      id_1,
      id_28,
      id_26,
      id_0,
      id_8,
      id_15,
      id_6,
      id_11,
      id_4,
      id_27,
      id_20,
      id_2,
      id_21,
      id_29
  );
  wire id_26;
  wire [id_14 : id_24  **  id_13] id_27;
  wire id_28;
  wire id_29;
  ;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_22,
      id_5
  );
endmodule
