INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:38]
WARNING: [VRFC 10-3380] identifier 'FIFO_valid' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:40]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:57]
WARNING: [VRFC 10-3380] identifier 'write_hit_head' is used before its declaration [F:/Cache/ICache.srcs/sources_1/new/WriteBuffer.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Cache/ICache.srcs/sim_1/new/WriteBuffer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBuffer_sim
