<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.12">
  <compounddef id="struct_u_d_m_a_c_c32_x_x___h_w_attrs" kind="struct" language="C++" prot="public">
    <compoundname>UDMACC32XX_HWAttrs</compoundname>
    <includes refid="_u_d_m_a_c_c32_x_x_8h" local="no">UDMACC32XX.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1ab437c6796eecbffd602a07c6446fd147" prot="public" static="no" mutable="no">
        <type>void *</type>
        <definition>void* UDMACC32XX_HWAttrs::controlBaseAddr</definition>
        <argsstring></argsstring>
        <name>controlBaseAddr</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>uDMA control registers base address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" line="110" column="1" bodyfile="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1a99f5b65f0016ea6412c4f8fb3b1a0e15" prot="public" static="no" mutable="no">
        <type><ref refid="_u_d_m_a_c_c32_x_x_8h_1adb07face7973e5c56c4c2c42439b938c" kindref="member">UDMACC32XX_ErrorFxn</ref></type>
        <definition>UDMACC32XX_ErrorFxn UDMACC32XX_HWAttrs::dmaErrorFxn</definition>
        <argsstring></argsstring>
        <name>dmaErrorFxn</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>uDMA error interrupt handler </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" line="111" column="1" bodyfile="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1a090073b2860517886865a8f3ad8a38db" prot="public" static="no" mutable="no">
        <type>uint8_t</type>
        <definition>uint8_t UDMACC32XX_HWAttrs::intNum</definition>
        <argsstring></argsstring>
        <name>intNum</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>uDMA error interrupt number </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" line="112" column="1" bodyfile="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1a06303d21e675e3961276b4ca07d6ce98" prot="public" static="no" mutable="no">
        <type>uint8_t</type>
        <definition>uint8_t UDMACC32XX_HWAttrs::intPriority</definition>
        <argsstring></argsstring>
        <name>intPriority</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>uDMA error interrupt priority. </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" line="113" column="1" bodyfile="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>UDMACC32XX Hardware attributes. </para>    </briefdescription>
    <detaileddescription>
<para>This structure contains the base address of the uDMA control table, and uDMA error interrupt attributes.</para><para>The control table is used by the uDMA controller to store channel control structures. The control table can be located anywhere in system memory, but must be contiguous and aligned on a 1024-byte boundary.</para><para>dmaErrorFxn is the uDMA peripheral&apos;s error interrupt handler.</para><para>intPriority is priority of the uDMA peripheral&apos;s error interrupt, as defined by the underlying OS. It is passed unmodified to the underlying OS&apos;s interrupt handler creation code, so you need to refer to the OS documentation for usage. If the driver uses the ti.dpl interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the SYS/BIOS port, intPriority is passed unmodified to Hwi_create().</para><para>A sample structure is shown below: <programlisting><codeline><highlight class="normal">#include<sp/>&lt;ti/devices/cc32xx/driverlib/udma.h&gt;</highlight></codeline>
<codeline></codeline>
<codeline><highlight class="normal">static<sp/>tDMAControlTable<sp/>dmaControlTable[64]<sp/>__attribute__<sp/>((aligned<sp/>(1024)));</highlight></codeline>
<codeline></codeline>
<codeline><highlight class="normal">#include<sp/>&lt;ti/drivers/dma/UDMACC32XX.h&gt;</highlight></codeline>
<codeline></codeline>
<codeline><highlight class="normal">UDMACC32XX_Object<sp/>udmaCC32XXObject;</highlight></codeline>
<codeline></codeline>
<codeline><highlight class="normal">const<sp/>UDMACC32XX_HWAttrs<sp/>udmaCC32XXHWAttrs<sp/>=<sp/>{</highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.controlBaseAddr<sp/>=<sp/>(void<sp/>*)dmaControlTable,</highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.dmaErrorFxn<sp/>=<sp/>UDMACC32XX_errorFxn,</highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.intNum<sp/>=<sp/>INT_UDMAERR,</highlight></codeline>
<codeline><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.intPriority<sp/>=<sp/>(~0)</highlight></codeline>
<codeline><highlight class="normal">};</highlight></codeline>
</programlisting> </para>    </detaileddescription>
    <location file="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" line="109" column="1" bodyfile="exports/tidrivers_cc32xx/source/ti/drivers/dma/UDMACC32XX.h" bodystart="109" bodyend="114"/>
    <listofallmembers>
      <member refid="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1ab437c6796eecbffd602a07c6446fd147" prot="public" virt="non-virtual"><scope>UDMACC32XX_HWAttrs</scope><name>controlBaseAddr</name></member>
      <member refid="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1a99f5b65f0016ea6412c4f8fb3b1a0e15" prot="public" virt="non-virtual"><scope>UDMACC32XX_HWAttrs</scope><name>dmaErrorFxn</name></member>
      <member refid="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1a090073b2860517886865a8f3ad8a38db" prot="public" virt="non-virtual"><scope>UDMACC32XX_HWAttrs</scope><name>intNum</name></member>
      <member refid="struct_u_d_m_a_c_c32_x_x___h_w_attrs_1a06303d21e675e3961276b4ca07d6ce98" prot="public" virt="non-virtual"><scope>UDMACC32XX_HWAttrs</scope><name>intPriority</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
