$date
	Thu Oct 02 13:05:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! y [31:0] $end
$var reg 4 " ALUControl [3:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module dut $end
$var wire 4 % ALUControl [3:0] $end
$var wire 1 & C $end
$var wire 1 ' NEG $end
$var wire 1 ( NEGU $end
$var wire 1 ) V $end
$var wire 32 * a [31:0] $end
$var wire 32 + b [31:0] $end
$var wire 32 , b_eff [31:0] $end
$var wire 33 - sum33 [32:0] $end
$var wire 32 . sum [31:0] $end
$var wire 5 / shamt [4:0] $end
$var wire 32 0 low_sum32 [31:0] $end
$var wire 1 1 cin $end
$var wire 1 2 c_out $end
$var wire 1 3 c_in31 $end
$var wire 1 4 Zero $end
$var wire 1 5 N $end
$var reg 32 6 y [31:0] $end
$upscope $end
$scope task check_alu_seq $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111110 6
15
04
03
02
01
bz1111111111111111111111111111110 0
b11 /
b11111111111111111111111111111110 .
b11111111111111111111111111111110 -
b11 ,
b11 +
b11111111111111111111111111111011 *
0)
1(
1'
0&
b0 %
b11 $
b11111111111111111111111111111011 #
b0 "
b11111111111111111111111111111110 !
$end
#1
0(
13
1&
12
b11111111111111111111111111111000 !
b11111111111111111111111111111000 6
b11111111111111111111111111111100 ,
b11111111111111111111111111111000 .
bz1111111111111111111111111111000 0
b111111111111111111111111111111000 -
11
b1 "
b1 %
#2
b1 !
b1 6
b101 "
b101 %
#3
b11111111111111111111111111111011 !
b11111111111111111111111111111011 6
b11 "
b11 %
#4
1(
03
0&
02
b11 ,
b11111111111111111111111111111110 .
bz1111111111111111111111111111110 0
b11 !
b11 6
b11111111111111111111111111111110 -
01
b10 "
b10 %
#5
