# Configuration

set project_name 				ace_td_fpga
set project_part 				xc7z020clg484-1

set bd_name_syn					synthesis
set bd_name_syncube				cubedma
set bd_name_sim					simulation

set proj_target_language		VHDL

set user_wrapper 				false

set run_synthesis				false
set run_implementation			false
set gen_bitstream				false