# HDL
Demo of HDL use in SytemVerilog and VHDL
