// Seed: 3797711270
module module_0;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri module_1,
    input tri id_4,
    output wand id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11,
    input tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wand id_16,
    input uwire id_17,
    input supply0 id_18,
    input wand id_19,
    output wand id_20
);
  specify
    (id_22 => id_23) = 1;
  endspecify module_0();
endmodule
