0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.srcs/sim_1/new/alu_tb.v,1766796093,verilog,,,,alu_tb,,,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.srcs/sources_1/new/alu_design.v,1766795943,verilog,,C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.srcs/sim_1/new/alu_tb.v,,alu_design,,,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
