<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
time_elapsed: 0.004s
ram usage: 9588 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):0-197,
                        lifetime: Static,
                        name: explicit(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):7-15,
                        params: [],
                        ports: [],
                        items: [
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):19-37,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):19-22,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):23-26,
                                            name: clk(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):23-26,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):27-28,
                                            name: d(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):27-28,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):29-32,
                                            name: rst(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):29-32,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):33-36,
                                            name: pre(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):33-36,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):38-45,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):38-43,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):43-44,
                                            name: q(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):43-44,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            Inst(
                                Inst {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):115-197,
                                    target: Identifier {
                                        id: NodeId(
                                            0,
                                        ),
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):115-118,
                                        name: dff(15),
                                    },
                                    params: [],
                                    names: [
                                        InstName {
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):119-196,
                                            name: Identifier {
                                                id: NodeId(
                                                    0,
                                                ),
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):119-121,
                                                name: u0(17),
                                            },
                                            dims: [],
                                            conns: [
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):126-134,
                                                    kind: Named(
                                                        Identifier {
                                                            id: NodeId(
                                                                0,
                                                            ),
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):127-128,
                                                            name: q(13),
                                                        },
                                                        Connected(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):132-133,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):132-133,
                                                                        name: q(13),
                                                                    },
                                                                ),
                                                            },
                                                        ),
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):136-143,
                                                    kind: Named(
                                                        Identifier {
                                                            id: NodeId(
                                                                0,
                                                            ),
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):137-138,
                                                            name: d(7),
                                                        },
                                                        Connected(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):141-142,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):141-142,
                                                                        name: d(7),
                                                                    },
                                                                ),
                                                            },
                                                        ),
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):145-156,
                                                    kind: Named(
                                                        Identifier {
                                                            id: NodeId(
                                                                0,
                                                            ),
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):146-149,
                                                            name: clk(5),
                                                        },
                                                        Connected(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):152-155,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):152-155,
                                                                        name: clk(5),
                                                                    },
                                                                ),
                                                            },
                                                        ),
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):158-168,
                                                    kind: Named(
                                                        Identifier {
                                                            id: NodeId(
                                                                0,
                                                            ),
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):159-164,
                                                            name: q_bar(19),
                                                        },
                                                        Unconnected,
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):170-181,
                                                    kind: Named(
                                                        Identifier {
                                                            id: NodeId(
                                                                0,
                                                            ),
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):171-174,
                                                            name: rst(9),
                                                        },
                                                        Connected(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):177-180,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):177-180,
                                                                        name: rst(9),
                                                                    },
                                                                ),
                                                            },
                                                        ),
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):183-194,
                                                    kind: Named(
                                                        Identifier {
                                                            id: NodeId(
                                                                0,
                                                            ),
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):184-187,
                                                            name: pre(11),
                                                        },
                                                        Connected(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):190-193,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):190-193,
                                                                        name: pre(11),
                                                                    },
                                                                ),
                                                            },
                                                        ),
                                                    ),
                                                },
                                            ],
                                        },
                                    ],
                                },
                            ),
                        ],
                    },
                ),
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):224-460,
                        lifetime: Static,
                        name: dff(15),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):231-234,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):236-237,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):235-236,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):236-237,
                                    name: q(13),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):239-244,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):237-239,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):239-244,
                                    name: q_bar(19),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):246-249,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):244-246,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):246-249,
                                    name: clk(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):251-252,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):249-251,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):251-252,
                                    name: d(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):254-257,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):252-254,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):254-257,
                                    name: rst(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):259-262,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):257-259,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):259-262,
                                    name: pre(11),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):265-288,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):265-271,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):271-274,
                                            name: clk(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):271-274,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):276-277,
                                            name: d(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):276-277,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):279-282,
                                            name: rst(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):279-282,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):284-287,
                                            name: pre(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):284-287,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):289-305,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):289-296,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):296-297,
                                            name: q(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):296-297,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):299-304,
                                            name: q_bar(19),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):299-304,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):306-312,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):306-309,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):310-311,
                                            name: q(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):310-311,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            ContAssign(
                                ContAssign {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):314-332,
                                    strength: None,
                                    delay: None,
                                    delay_control: None,
                                    assignments: [
                                        (
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):321-326,
                                                data: IdentExpr(
                                                    Identifier {
                                                        id: NodeId(
                                                            0,
                                                        ),
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):321-326,
                                                        name: q_bar(19),
                                                    },
                                                ),
                                            },
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):329-331,
                                                data: UnaryExpr {
                                                    op: BitNot,
                                                    expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):330-331,
                                                        data: IdentExpr(
                                                            Identifier {
                                                                id: NodeId(
                                                                    0,
                                                                ),
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):330-331,
                                                                name: q(13),
                                                            },
                                                        ),
                                                    },
                                                    postfix: false,
                                                },
                                            },
                                        ),
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):334-460,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):341-460,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):341-356,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):344-355,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):352-355,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):352-355,
                                                                        name: clk(5),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):357-460,
                                                label: None,
                                                data: IfStmt {
                                                    up: None,
                                                    cond: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):361-372,
                                                        data: BinaryExpr {
                                                            op: LogicEq,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):361-364,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):361-364,
                                                                        name: rst(9),
                                                                    },
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):368-372,
                                                                data: LiteralExpr(
                                                                    BasedInteger(
                                                                        Some(
                                                                            1(21),
                                                                        ),
                                                                        false,
                                                                        &#39;b&#39;,
                                                                        1(21),
                                                                    ),
                                                                ),
                                                            },
                                                        },
                                                    },
                                                    main_stmt: Stmt {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):374-393,
                                                        label: None,
                                                        data: SequentialBlock(
                                                            [
                                                                Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):382-389,
                                                                    label: None,
                                                                    data: NonblockingAssignStmt {
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):382-383,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):382-383,
                                                                                    name: q(13),
                                                                                },
                                                                            ),
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):387-388,
                                                                            data: LiteralExpr(
                                                                                Number(
                                                                                    0(23),
                                                                                    None,
                                                                                ),
                                                                            ),
                                                                        },
                                                                        delay: None,
                                                                        event: None,
                                                                    },
                                                                },
                                                            ],
                                                        ),
                                                    },
                                                    else_stmt: Some(
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):399-460,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):403-414,
                                                                    data: BinaryExpr {
                                                                        op: LogicEq,
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):403-406,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):403-406,
                                                                                    name: pre(11),
                                                                                },
                                                                            ),
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):410-414,
                                                                            data: LiteralExpr(
                                                                                BasedInteger(
                                                                                    Some(
                                                                                        1(21),
                                                                                    ),
                                                                                    false,
                                                                                    &#39;b&#39;,
                                                                                    1(21),
                                                                                ),
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):416-435,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):424-431,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):424-425,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):424-425,
                                                                                                name: q(13),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):429-430,
                                                                                        data: LiteralExpr(
                                                                                            Number(
                                                                                                1(21),
                                                                                                None,
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: Some(
                                                                    Stmt {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):441-460,
                                                                        label: None,
                                                                        data: SequentialBlock(
                                                                            [
                                                                                Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):449-456,
                                                                                    label: None,
                                                                                    data: NonblockingAssignStmt {
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):449-450,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):449-450,
                                                                                                    name: q(13),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):454-455,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>&#34;):454-455,
                                                                                                    name: d(7),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        delay: None,
                                                                                        event: None,
                                                                                    },
                                                                                },
                                                                            ],
                                                                        ),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>