Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: Sync_Reciver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sync_Reciver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sync_Reciver"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Sync_Reciver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Digital_Filter.vf" in library work
Module <FJKC_MXILINX_Digital_Filter> compiled
Compiling verilog file "Sync_Reciver.v" in library work
Module <Digital_Filter> compiled
Module <Sync_Reciver> compiled
No errors in compilation
Analysis of file <"Sync_Reciver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Sync_Reciver> in library <work>.

Analyzing hierarchy for module <Digital_Filter> in library <work>.

Analyzing hierarchy for module <FJKC_MXILINX_Digital_Filter> in library <work> with parameters.
	INIT = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Sync_Reciver>.
Module <Sync_Reciver> is correct for synthesis.
 
Analyzing module <Digital_Filter> in library <work>.
Module <Digital_Filter> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Digital_Filter>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Digital_Filter>.
    Set user-defined property "HU_SET =  XLXI_11_4" for instance <XLXI_11> in unit <Digital_Filter>.
Analyzing module <FJKC_MXILINX_Digital_Filter> in library <work>.
	INIT = 1'b0
Module <FJKC_MXILINX_Digital_Filter> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_Digital_Filter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_Digital_Filter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FJKC_MXILINX_Digital_Filter>.
    Related source file is "Digital_Filter.vf".
Unit <FJKC_MXILINX_Digital_Filter> synthesized.


Synthesizing Unit <Digital_Filter>.
    Related source file is "Digital_Filter.vf".
Unit <Digital_Filter> synthesized.


Synthesizing Unit <Sync_Reciver>.
    Related source file is "Sync_Reciver.v".
    Found 1-bit xor9 for signal <Parity_ERR>.
    Found 1-bit register for signal <Baud_CLK_O>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$addsub0000> created at line 100.
    Found 1-bit register for signal <Data_Ready_R>.
    Found 8-bit register for signal <Data_Reg>.
    Found 1-bit register for signal <Parity_Bit>.
    Found 1-bit register for signal <Serial_IN_O>.
    Found 1-bit register for signal <SIPO_WR>.
    Found 1-bit register for signal <start_bit>.
    Found 1-bit register for signal <status>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <Sync_Reciver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 15
 4-bit register                                        : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sync_Reciver> ...

Optimizing unit <FJKC_MXILINX_Digital_Filter> ...

Optimizing unit <Digital_Filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sync_Reciver, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Sync_Reciver> :
	Found 2-bit shift register for signal <Data_Reg_0>.
Unit <Sync_Reciver> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sync_Reciver.ngr
Top Level Output File Name         : Sync_Reciver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 26
#      AND2B1                      : 1
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4                        : 2
#      GND                         : 1
#      INV                         : 4
#      LUT3                        : 6
#      LUT4                        : 8
#      MUXF5                       : 1
#      OR3                         : 1
# FlipFlops/Latches                : 23
#      FD                          : 6
#      FDC                         : 1
#      FDE                         : 14
#      FDRSE                       : 2
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       16  out of   2448     0%  
 Number of Slice Flip Flops:             23  out of   4896     0%  
 Number of 4 input LUTs:                 19  out of   4896     0%  
    Number used as logic:                18
    Number used as Shift registers:       1
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     92    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
N0(XST_GND:G)                      | NONE(UUT/XLXI_11/I_36_32)| 1     |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.204ns (Maximum Frequency: 192.171MHz)
   Minimum input arrival time before clock: 4.420ns
   Maximum output required time after clock: 7.226ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.204ns (frequency: 192.171MHz)
  Total number of paths / destination ports: 113 / 39
-------------------------------------------------------------------------
Delay:               5.204ns (Levels of Logic = 5)
  Source:            UUT/XLXI_1 (FF)
  Destination:       UUT/XLXI_11/I_36_32 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: UUT/XLXI_1 to UUT/XLXI_11/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.451  UUT/XLXI_1 (UUT/XLXN_18)
     INV:I->O              1   0.612   0.357  UUT/XLXI_5 (UUT/XLXN_14)
     AND4:I0->O            3   0.612   0.451  UUT/XLXI_10 (UUT/XLXN_27)
     begin scope: 'UUT/XLXI_11'
     AND3B2:I1->O          1   0.612   0.357  I_36_37 (A0)
     OR3:I2->O             1   0.612   0.357  I_36_41 (AD)
     FDC:D                     0.268          I_36_32
    ----------------------------------------
    Total                      5.204ns (3.230ns logic, 1.974ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 27 / 14
-------------------------------------------------------------------------
Offset:              4.420ns (Levels of Logic = 3)
  Source:            Baud_CLK (PAD)
  Destination:       SIPO_WR (FF)
  Destination Clock: CLK rising

  Data Path: Baud_CLK to SIPO_WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  Baud_CLK_IBUF (Baud_CLK_IBUF)
     LUT3:I0->O            4   0.612   0.529  counter_mux0000<2>11 (SIPO_WR_mux0000)
     LUT3:I2->O            1   0.612   0.357  SIPO_WR_not00011 (SIPO_WR_not0001)
     FDE:CE                    0.483          SIPO_WR
    ----------------------------------------
    Total                      4.420ns (2.813ns logic, 1.607ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              7.226ns (Levels of Logic = 4)
  Source:            Data_Reg_5 (FF)
  Destination:       Parity_ERR (PAD)
  Source Clock:      CLK rising

  Data Path: Data_Reg_5 to Parity_ERR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  Data_Reg_5 (Data_Reg_5)
     LUT4:I0->O            1   0.612   0.387  Mxor_Parity_ERR_xo<0>12 (Mxor_Parity_ERR_xo<0>12)
     LUT3:I2->O            1   0.612   0.360  Mxor_Parity_ERR_xo<0>14_SW0 (N13)
     LUT4:I3->O            1   0.612   0.357  Mxor_Parity_ERR_xo<0>14 (Parity_ERR_OBUF)
     OBUF:I->O                 3.169          Parity_ERR_OBUF (Parity_ERR)
    ----------------------------------------
    Total                      7.226ns (5.519ns logic, 1.707ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.46 secs
 
--> 

Total memory usage is 301880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

