============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = /data/Tools/TD_5.6.2_71036_NL/bin/td
   Built by =   zhangfan
   Built at =   19:43, 3æœˆ 21
   Run by =     zhangfan
   Run Date =   Thu Jul  6 14:24:34 2023

   Run on =     zhangfan-desktop
============================================================
RUN-001 : GUI based run...
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -basic"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -basic" in  3.901154s wall, 3.790000s user + 0.130000s system = 3.920000s CPU (100.5%)

RUN-1004 : used memory is 673 MB, reserved memory is 692 MB, peak memory is 692 MB
RUN-1002 : start command "set_param flow syn_ip_flow ip"
RUN-1002 : start command "set_param rtl keep_hierarchy flatten"
RUN-1002 : start command "read_verilog -file dds_divider_0.v"
HDL-1007 : analyze verilog file dds_divider_0.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file 'dds_divider_0.v' in dds_divider_0.v(213)
HDL-1007 : back to file 'dds_divider_0.v' in dds_divider_0.v(380)
HDL-1007 : back to file 'dds_divider_0.v' in dds_divider_0.v(490)
HDL-1007 : elaborate module dds_divider_0 in dds_divider_0.v(18)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=127,W_QUO=1,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 1 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 126 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 2 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=126,W_QUO=2,ITERA=1,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 126 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 2 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 125 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 3 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=125,W_QUO=3,ITERA=2,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 125 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 3 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 124 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 4 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=124,W_QUO=4,ITERA=3,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 124 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 4 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 123 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 5 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=123,W_QUO=5,ITERA=4,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 123 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 5 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 122 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 6 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=122,W_QUO=6,ITERA=5,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 122 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 6 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 121 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 7 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=121,W_QUO=7,ITERA=6,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 121 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 7 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 120 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 8 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=120,W_QUO=8,ITERA=7,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 120 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 8 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 119 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 9 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=119,W_QUO=9,ITERA=8,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 119 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 9 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 118 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 10 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=118,W_QUO=10,ITERA=9,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 118 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 10 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 117 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 11 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=117,W_QUO=11,ITERA=10,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 117 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 11 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 116 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 12 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=116,W_QUO=12,ITERA=11,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 116 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 12 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 115 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 13 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=115,W_QUO=13,ITERA=12,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 115 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 13 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 114 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 14 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=114,W_QUO=14,ITERA=13,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 114 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 14 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 113 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 15 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=113,W_QUO=15,ITERA=14,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 113 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 15 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 112 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 16 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=112,W_QUO=16,ITERA=15,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 112 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 16 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 111 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 17 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=111,W_QUO=17,ITERA=16,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 111 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 17 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 110 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 18 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=110,W_QUO=18,ITERA=17,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 110 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 18 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 109 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 19 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=109,W_QUO=19,ITERA=18,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 109 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 19 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 108 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 20 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=108,W_QUO=20,ITERA=19,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 108 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 20 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 107 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 21 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=107,W_QUO=21,ITERA=20,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 107 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 21 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 106 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 22 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=106,W_QUO=22,ITERA=21,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 106 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 22 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 105 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 23 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=105,W_QUO=23,ITERA=22,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 105 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 23 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 104 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 24 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=104,W_QUO=24,ITERA=23,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 104 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 24 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 103 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 25 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=103,W_QUO=25,ITERA=24,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 103 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 25 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 102 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 26 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=102,W_QUO=26,ITERA=25,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 102 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 26 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 101 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 27 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=101,W_QUO=27,ITERA=26,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 101 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 27 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 100 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 28 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=100,W_QUO=28,ITERA=27,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 100 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 28 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 99 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 29 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=99,W_QUO=29,ITERA=28,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 99 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 29 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 98 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 30 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=98,W_QUO=30,ITERA=29,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 98 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 30 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 97 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 31 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=97,W_QUO=31,ITERA=30,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 97 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 31 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 96 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 32 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=96,ITERA=31,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 96 for port 'den_i' in dds_divider_0.v(261)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 32 for port 'quo_i' in dds_divider_0.v(262)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 95 for port 'den_o' in dds_divider_0.v(267)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 33 for port 'quo_o' in dds_divider_0.v(268)
HDL-1007 : elaborate module sub_sft(W_NUM=96,W_DEN=95,W_QUO=33,ITERA=32,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 95 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 33 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 94 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 34 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=95,W_DEN=94,W_QUO=34,ITERA=33,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 95 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 94 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 34 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 95 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 93 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 35 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=94,W_DEN=93,W_QUO=35,ITERA=34,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 94 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 93 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 35 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 94 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 92 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 36 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=93,W_DEN=92,W_QUO=36,ITERA=35,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 93 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 92 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 36 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 93 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 91 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 37 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=92,W_DEN=91,W_QUO=37,ITERA=36,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 92 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 91 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 37 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 92 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 90 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 38 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=91,W_DEN=90,W_QUO=38,ITERA=37,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 91 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 90 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 38 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 91 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 89 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 39 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=90,W_DEN=89,W_QUO=39,ITERA=38,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 90 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 89 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 39 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 90 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 88 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 40 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=89,W_DEN=88,W_QUO=40,ITERA=39,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 89 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 88 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 40 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 89 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 87 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 41 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=88,W_DEN=87,W_QUO=41,ITERA=40,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 88 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 87 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 41 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 88 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 86 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 42 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=87,W_DEN=86,W_QUO=42,ITERA=41,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 87 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 86 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 42 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 87 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 85 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 43 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=86,W_DEN=85,W_QUO=43,ITERA=42,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 86 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 85 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 43 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 86 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 84 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 44 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=85,W_DEN=84,W_QUO=44,ITERA=43,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 85 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 84 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 44 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 85 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 83 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 45 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=84,W_DEN=83,W_QUO=45,ITERA=44,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 84 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 83 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 45 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 84 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 82 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 46 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=83,W_DEN=82,W_QUO=46,ITERA=45,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 83 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 82 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 46 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 83 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 81 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 47 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=82,W_DEN=81,W_QUO=47,ITERA=46,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 82 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 81 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 47 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 82 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 80 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 48 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=81,W_DEN=80,W_QUO=48,ITERA=47,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 81 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 80 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 48 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 81 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 79 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 49 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=80,W_DEN=79,W_QUO=49,ITERA=48,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 80 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 79 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 49 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 80 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 78 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 50 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=79,W_DEN=78,W_QUO=50,ITERA=49,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 79 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 78 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 50 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 79 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 77 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 51 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=78,W_DEN=77,W_QUO=51,ITERA=50,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 78 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 77 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 51 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 78 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 76 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 52 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=77,W_DEN=76,W_QUO=52,ITERA=51,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 77 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 76 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 52 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 77 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 75 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 53 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=76,W_DEN=75,W_QUO=53,ITERA=52,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 76 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 75 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 53 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 76 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 74 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 54 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=75,W_DEN=74,W_QUO=54,ITERA=53,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 75 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 74 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 54 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 75 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 73 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 55 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=74,W_DEN=73,W_QUO=55,ITERA=54,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 74 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 73 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 55 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 74 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 72 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 56 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=73,W_DEN=72,W_QUO=56,ITERA=55,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 73 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 72 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 56 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 73 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 71 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 57 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=72,W_DEN=71,W_QUO=57,ITERA=56,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 72 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 71 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 57 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 72 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 70 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 58 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=71,W_DEN=70,W_QUO=58,ITERA=57,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 71 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 70 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 58 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 71 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 69 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 59 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=70,W_DEN=69,W_QUO=59,ITERA=58,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 70 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 69 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 59 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 70 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 68 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 60 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=69,W_DEN=68,W_QUO=60,ITERA=59,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 69 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 68 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 60 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 69 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 67 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 61 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=68,W_DEN=67,W_QUO=61,ITERA=60,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 68 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 67 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 61 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 68 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 66 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 62 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=67,W_DEN=66,W_QUO=62,ITERA=61,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 67 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 66 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 62 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 67 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 65 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 63 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=66,W_DEN=65,W_QUO=63,ITERA=62,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 66 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 65 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 63 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 66 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 64 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 64 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=65,W_DEN=64,W_QUO=64,ITERA=63,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 65 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 64 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 64 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 65 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 63 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 65 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=64,W_DEN=63,W_QUO=65,ITERA=64,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 64 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 63 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 65 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 64 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 62 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 66 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=63,W_DEN=62,W_QUO=66,ITERA=65,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 63 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 62 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 66 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 63 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 61 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 67 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=62,W_DEN=61,W_QUO=67,ITERA=66,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 62 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 61 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 67 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 62 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 60 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 68 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=61,W_DEN=60,W_QUO=68,ITERA=67,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 61 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 60 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 68 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 61 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 59 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 69 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=60,W_DEN=59,W_QUO=69,ITERA=68,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 60 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 59 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 69 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 60 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 58 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 70 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=59,W_DEN=58,W_QUO=70,ITERA=69,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 59 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 58 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 70 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 59 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 57 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 71 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=58,W_DEN=57,W_QUO=71,ITERA=70,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 58 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 57 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 71 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 58 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 56 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 72 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=57,W_DEN=56,W_QUO=72,ITERA=71,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 57 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 56 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 72 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 57 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 55 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 73 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=56,W_DEN=55,W_QUO=73,ITERA=72,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 56 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 55 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 73 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 56 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 54 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 74 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=55,W_DEN=54,W_QUO=74,ITERA=73,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 55 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 54 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 74 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 55 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 53 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 75 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=54,W_DEN=53,W_QUO=75,ITERA=74,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 54 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 53 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 75 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 54 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 52 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 76 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=53,W_DEN=52,W_QUO=76,ITERA=75,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 53 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 52 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 76 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 53 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 51 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 77 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=52,W_DEN=51,W_QUO=77,ITERA=76,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 52 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 51 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 77 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 52 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 50 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 78 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=51,W_DEN=50,W_QUO=78,ITERA=77,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 51 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 50 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 78 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 51 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 49 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 79 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=50,W_DEN=49,W_QUO=79,ITERA=78,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 50 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 49 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 79 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 50 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 48 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 80 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=49,W_DEN=48,W_QUO=80,ITERA=79,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 49 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 48 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 80 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 49 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 47 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 81 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=48,W_DEN=47,W_QUO=81,ITERA=80,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 48 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 47 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 81 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 48 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 46 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 82 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=47,W_DEN=46,W_QUO=82,ITERA=81,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 47 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 46 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 82 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 47 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 45 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 83 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=46,W_DEN=45,W_QUO=83,ITERA=82,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 46 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 45 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 83 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 46 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 44 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 84 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=45,W_DEN=44,W_QUO=84,ITERA=83,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 45 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 44 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 84 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 45 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 43 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 85 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=44,W_DEN=43,W_QUO=85,ITERA=84,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 44 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 43 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 85 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 44 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 42 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 86 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=43,W_DEN=42,W_QUO=86,ITERA=85,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 43 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 42 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 86 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 43 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 41 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 87 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=42,W_DEN=41,W_QUO=87,ITERA=86,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 42 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 41 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 87 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 42 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 40 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 88 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=41,W_DEN=40,W_QUO=88,ITERA=87,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 41 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 40 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 88 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 41 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 39 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 89 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=40,W_DEN=39,W_QUO=89,ITERA=88,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 40 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 39 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 89 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 40 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 38 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 90 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=39,W_DEN=38,W_QUO=90,ITERA=89,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 39 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 38 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 90 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 39 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 37 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 91 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=38,W_DEN=37,W_QUO=91,ITERA=90,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 38 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 37 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 91 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 38 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 36 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 92 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=37,W_DEN=36,W_QUO=92,ITERA=91,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 37 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 36 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 92 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 37 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 35 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 93 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=36,W_DEN=35,W_QUO=93,ITERA=92,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 36 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 35 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 93 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 36 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 34 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 94 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=35,W_DEN=34,W_QUO=94,ITERA=93,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 35 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 34 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 94 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 35 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 33 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 95 for port 'quo_o' in dds_divider_0.v(243)
HDL-1007 : elaborate module sub_sft(W_NUM=34,W_DEN=33,W_QUO=95,ITERA=94,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 34 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 33 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 95 for port 'quo_i' in dds_divider_0.v(237)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 34 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 32 for port 'den_o' in dds_divider_0.v(242)
HDL-1007 : elaborate module sub_sft(W_NUM=33,W_QUO=96,ITERA=95,PIPLE=1'b1) in dds_divider_0.v(383)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 33 for port 'num_i' in dds_divider_0.v(235)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 32 for port 'den_i' in dds_divider_0.v(236)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 33 for port 'num_o' in dds_divider_0.v(241)
HDL-5007 WARNING: actual bit length 127 differs from formal bit length 31 for port 'den_o' in dds_divider_0.v(242)
HDL-5007 WARNING: actual bit length 96 differs from formal bit length 97 for port 'quo_o' in dds_divider_0.v(243)
HDL-1200 : Current top model is dds_divider_0
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /data/Tools/TD_5.6.2_71036_NL/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |     ip     |       off        |   *    
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |  flatten   |       auto       |   *    
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "dds_divider_0"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=127,W_QUO=1,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=117,W_QUO=11,ITERA=10,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=116,W_QUO=12,ITERA=11,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=115,W_QUO=13,ITERA=12,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=114,W_QUO=14,ITERA=13,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=113,W_QUO=15,ITERA=14,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=112,W_QUO=16,ITERA=15,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=111,W_QUO=17,ITERA=16,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=110,W_QUO=18,ITERA=17,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=109,W_QUO=19,ITERA=18,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=108,W_QUO=20,ITERA=19,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=126,W_QUO=2,ITERA=1,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=107,W_QUO=21,ITERA=20,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=106,W_QUO=22,ITERA=21,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=105,W_QUO=23,ITERA=22,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=104,W_QUO=24,ITERA=23,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=103,W_QUO=25,ITERA=24,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=102,W_QUO=26,ITERA=25,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=101,W_QUO=27,ITERA=26,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=100,W_QUO=28,ITERA=27,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=99,W_QUO=29,ITERA=28,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=98,W_QUO=30,ITERA=29,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=125,W_QUO=3,ITERA=2,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=97,W_QUO=31,ITERA=30,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=96,ITERA=31,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=95,W_QUO=33,ITERA=32,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=95,W_DEN=94,W_QUO=34,ITERA=33,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=94,W_DEN=93,W_QUO=35,ITERA=34,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=93,W_DEN=92,W_QUO=36,ITERA=35,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=92,W_DEN=91,W_QUO=37,ITERA=36,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=91,W_DEN=90,W_QUO=38,ITERA=37,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=90,W_DEN=89,W_QUO=39,ITERA=38,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=89,W_DEN=88,W_QUO=40,ITERA=39,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=124,W_QUO=4,ITERA=3,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=88,W_DEN=87,W_QUO=41,ITERA=40,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=87,W_DEN=86,W_QUO=42,ITERA=41,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=86,W_DEN=85,W_QUO=43,ITERA=42,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=85,W_DEN=84,W_QUO=44,ITERA=43,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=84,W_DEN=83,W_QUO=45,ITERA=44,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=83,W_DEN=82,W_QUO=46,ITERA=45,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=82,W_DEN=81,W_QUO=47,ITERA=46,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=81,W_DEN=80,W_QUO=48,ITERA=47,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=80,W_DEN=79,W_QUO=49,ITERA=48,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=79,W_DEN=78,W_QUO=50,ITERA=49,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=123,W_QUO=5,ITERA=4,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=78,W_DEN=77,W_QUO=51,ITERA=50,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=77,W_DEN=76,W_QUO=52,ITERA=51,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=76,W_DEN=75,W_QUO=53,ITERA=52,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=75,W_DEN=74,W_QUO=54,ITERA=53,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=74,W_DEN=73,W_QUO=55,ITERA=54,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=73,W_DEN=72,W_QUO=56,ITERA=55,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=72,W_DEN=71,W_QUO=57,ITERA=56,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=71,W_DEN=70,W_QUO=58,ITERA=57,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=70,W_DEN=69,W_QUO=59,ITERA=58,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=69,W_DEN=68,W_QUO=60,ITERA=59,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=122,W_QUO=6,ITERA=5,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=68,W_DEN=67,W_QUO=61,ITERA=60,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=67,W_DEN=66,W_QUO=62,ITERA=61,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=66,W_DEN=65,W_QUO=63,ITERA=62,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=65,W_DEN=64,W_QUO=64,ITERA=63,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=64,W_DEN=63,W_QUO=65,ITERA=64,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=63,W_DEN=62,W_QUO=66,ITERA=65,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=62,W_DEN=61,W_QUO=67,ITERA=66,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=61,W_DEN=60,W_QUO=68,ITERA=67,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=60,W_DEN=59,W_QUO=69,ITERA=68,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=59,W_DEN=58,W_QUO=70,ITERA=69,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=121,W_QUO=7,ITERA=6,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=58,W_DEN=57,W_QUO=71,ITERA=70,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=57,W_DEN=56,W_QUO=72,ITERA=71,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=56,W_DEN=55,W_QUO=73,ITERA=72,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=55,W_DEN=54,W_QUO=74,ITERA=73,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=54,W_DEN=53,W_QUO=75,ITERA=74,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=53,W_DEN=52,W_QUO=76,ITERA=75,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=52,W_DEN=51,W_QUO=77,ITERA=76,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=51,W_DEN=50,W_QUO=78,ITERA=77,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=50,W_DEN=49,W_QUO=79,ITERA=78,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=49,W_DEN=48,W_QUO=80,ITERA=79,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=120,W_QUO=8,ITERA=7,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=48,W_DEN=47,W_QUO=81,ITERA=80,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=47,W_DEN=46,W_QUO=82,ITERA=81,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=46,W_DEN=45,W_QUO=83,ITERA=82,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=45,W_DEN=44,W_QUO=84,ITERA=83,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=44,W_DEN=43,W_QUO=85,ITERA=84,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=43,W_DEN=42,W_QUO=86,ITERA=85,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=42,W_DEN=41,W_QUO=87,ITERA=86,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=41,W_DEN=40,W_QUO=88,ITERA=87,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=40,W_DEN=39,W_QUO=89,ITERA=88,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=39,W_DEN=38,W_QUO=90,ITERA=89,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=119,W_QUO=9,ITERA=8,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=38,W_DEN=37,W_QUO=91,ITERA=90,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=37,W_DEN=36,W_QUO=92,ITERA=91,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=36,W_DEN=35,W_QUO=93,ITERA=92,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=35,W_DEN=34,W_QUO=94,ITERA=93,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=34,W_DEN=33,W_QUO=95,ITERA=94,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=33,W_QUO=96,ITERA=95,PIPLE=1'b1)"
SYN-1012 : SanityCheck: Model "sub_sft(W_NUM=96,W_DEN=118,W_QUO=10,ITERA=9,PIPLE=1'b1)"
SYN-1011 : Flatten model dds_divider_0
SYN-1032 : 35721/11712 useful/useless nets, 1549/11234 useful/useless insts
SYN-1016 : Merged 193 instances.
SYN-1032 : 35042/4 useful/useless nets, 874/0 useful/useless insts
SYN-1016 : Merged 4815 instances.
SYN-5011 WARNING: Undriven pin: model "dds_divider_0" / inst "SubSft[0]$u_sub_sft/reg3_syn_3" in encrypted_text(0) / pin "d"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 30322/64 useful/useless nets, 22931/67 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1017 : Remove 97 const input seq instances
SYN-1002 :     quo_sign_reg
SYN-1002 :     SubSft[0]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[1]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[2]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[3]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[4]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[5]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[6]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[7]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[8]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[9]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[10]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[11]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[12]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[13]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[14]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[15]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[16]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[17]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[18]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[19]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[20]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[21]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[22]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[23]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[24]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[25]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[26]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[27]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[28]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[29]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[30]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[31]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[32]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[33]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[34]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[35]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[36]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[37]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[38]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[39]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[40]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[41]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[42]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[43]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[44]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[45]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[46]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[47]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[48]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[49]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[50]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[51]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[52]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[53]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[54]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[55]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[56]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[57]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[58]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[59]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[60]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[61]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[62]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[63]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[64]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[65]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[66]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[67]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[68]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[69]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[70]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[71]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[72]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[73]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[74]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[75]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[76]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[77]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[78]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[79]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[80]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[81]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[82]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[83]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[84]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[85]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[86]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[87]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[88]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[89]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[90]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[91]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[92]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[93]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[94]$u_sub_sft/reg0_syn_3
SYN-1002 :     SubSft[95]$u_sub_sft/reg0_syn_3
SYN-1019 : Optimized 126 mux instances.
SYN-1015 : Optimize round 1, 319 better
SYN-1014 : Optimize round 2
SYN-1032 : 29845/128 useful/useless nets, 22578/130 useful/useless insts
SYN-1015 : Optimize round 2, 258 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.921525s wall, 3.940000s user + 0.020000s system = 3.960000s CPU (101.0%)

RUN-1004 : used memory is 800 MB, reserved memory is 919 MB, peak memory is 919 MB
RUN-1002 : start command "optimize_gate -release dds_divider_0_gate.v"
RUN-1001 : Open license file /data/Tools/TD_5.6.2_71036_NL/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |     ip     |       off        |   *    
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
RUN-1002 : start command "update_pll_param -module dds_divider_0"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 25750/63 useful/useless nets, 23043/0 useful/useless insts
SYN-2501 : Optimize round 1, 558 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 96 macro adder
SYN-1019 : Optimized 4560 mux instances.
SYN-1016 : Merged 96 instances.
SYN-1032 : 23871/64 useful/useless nets, 21164/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=6, #lut = 2737 (3.19), #lev = 4 (1.35)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=6, #lut = 2737 (3.22), #lev = 3 (1.34)
SYN-3001 : Logic optimization runtime opt =   0.17 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3169 instances into 2737 LUTs, name keeping = 95%.
RUN-1002 : start command "write_verilog -nolf -hidename dds_divider_0_gate.v"
HDL-1201 : write out verilog file dds_divider_0_gate.v
RUN-1003 : finish command "optimize_gate -release dds_divider_0_gate.v" in  3.164926s wall, 3.100000s user + 0.070000s system = 3.170000s CPU (100.2%)

RUN-1004 : used memory is 845 MB, reserved memory is 928 MB, peak memory is 928 MB
GUI-2000 : The IP files have been created successfully :{PH1A90SBG484(/data/Tasks/FrequencyResponseDetector/td/al_ip/dds_divider_0.ipc)}
