# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project soc
# Break in Module fsm_tb at C:/intelFPGA/18.1/test_embedded.v line 84
# Compile of test_embedded.v was successful.
# Compile of embedded.v was successful.
# 2 compiles, 0 failed with no errors.
vsim fsm_tb
# End time: 01:05:52 on Jun 25,2025, Elapsed time: 0:05:26
# Errors: 0, Warnings: 2
# vsim fsm_tb 
# Start time: 01:05:52 on Jun 25,2025
# Loading work.fsm_tb
# Loading work.fsm
# ** Warning: (vsim-3017) C:/intelFPGA/18.1/test_embedded.v(19): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /fsm_tb/uut File: C:/intelFPGA/18.1/embedded.v
# ** Warning: (vsim-3722) C:/intelFPGA/18.1/test_embedded.v(19): [TFMPC] - Missing connection for port 'uart_out'.
run -all
# Time 35000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 55000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 75000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 95000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 115000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 135000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 155000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 175000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 195000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 215000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 235000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 255000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 275000: AI Output = 1, ai_signal = 01, FSM State = 10, UART Out = A
# Time 295000: AI Output = 1, ai_signal = 01, FSM State = 10, UART Out = A
# Time 315000: AI Output = 1, ai_signal = 01, FSM State = 00, UART Out = 0
# Time 335000: AI Output = 1, ai_signal = 01, FSM State = 00, UART Out = 0
# Time 355000: AI Output = 0, ai_signal = 00, FSM State = 10, UART Out = A
# Time 375000: AI Output = 1, ai_signal = 01, FSM State = 00, UART Out = 0
# Time 395000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 415000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 435000: AI Output = 1, ai_signal = 01, FSM State = 10, UART Out = A
# Time 455000: AI Output = 0, ai_signal = 00, FSM State = 10, UART Out = A
# Time 475000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 495000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 515000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 535000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 555000: AI Output = 2, ai_signal = 10, FSM State = 00, UART Out = 0
# Time 575000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 595000: AI Output = 1, ai_signal = 01, FSM State = 10, UART Out = A
# Time 615000: AI Output = 2, ai_signal = 10, FSM State = 10, UART Out = A
# Time 635000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Time 655000: AI Output = 0, ai_signal = 00, FSM State = 01, UART Out = 1
# Simulation completed.
# ** Note: $finish    : C:/intelFPGA/18.1/test_embedded.v(84)
#    Time: 655 ns  Iteration: 1  Instance: /fsm_tb
# 1
# Break in Module fsm_tb at C:/intelFPGA/18.1/test_embedded.v line 84
