INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:28:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 buffer16/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.510ns (26.026%)  route 4.292ns (73.974%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1542, unset)         0.508     0.508    buffer16/control/clk
    SLICE_X7Y150         FDRE                                         r  buffer16/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer16/control/fullReg_reg/Q
                         net (fo=113, routed)         0.548     1.272    buffer16/control/fullReg_reg_0
    SLICE_X12Y146        LUT3 (Prop_lut3_I2_O)        0.047     1.319 r  buffer16/control/minusOp_carry_i_82/O
                         net (fo=1, routed)           0.383     1.702    cmpi1/buffer16_outs[6]
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.127     1.829 r  cmpi1/minusOp_carry_i_46/O
                         net (fo=1, routed)           0.271     2.100    cmpi1/minusOp_carry_i_46_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.296 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.296    cmpi1/minusOp_carry_i_19_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.346 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.346    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.396 r  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=42, routed)          0.447     2.843    buffer29/control/result[0]
    SLICE_X19Y149        LUT5 (Prop_lut5_I3_O)        0.043     2.886 f  buffer29/control/Memory[0][6]_i_2/O
                         net (fo=4, routed)           0.785     3.671    buffer30/fifo/Empty_reg_1
    SLICE_X13Y136        LUT2 (Prop_lut2_I1_O)        0.048     3.719 r  buffer30/fifo/stq_addr_0_q[6]_i_3/O
                         net (fo=24, routed)          0.769     4.488    lsq1/handshake_lsq_lsq1_core/buffer30_outs_valid
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.136     4.624 r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q[6]_i_14/O
                         net (fo=1, routed)           0.369     4.993    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_sta_dispatcher/entry_port_options_5_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.325     5.318 r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.318    lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]_i_5_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.471 f  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.233     5.703    lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[6]_i_2_n_6
    SLICE_X6Y134         LUT5 (Prop_lut5_I4_O)        0.119     5.822 r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q[6]_i_1/O
                         net (fo=8, routed)           0.488     6.310    lsq1/handshake_lsq_lsq1_core/stq_addr_wen_3
    SLICE_X15Y134        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1542, unset)         0.483     7.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y134        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X15Y134        FDRE (Setup_fdre_C_CE)      -0.194     6.953    lsq1/handshake_lsq_lsq1_core/stq_addr_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  0.643    




