<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu5p-flva2104-1-e</Part>
        <TopModelName>seq_align_multiple</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.044</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1082352</Best-caseLatency>
            <Average-caseLatency>1082352</Average-caseLatency>
            <Worst-caseLatency>1082352</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.542 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.542 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.542 ms</Worst-caseRealTimeLatency>
            <Interval-min>1082353</Interval-min>
            <Interval-max>1082353</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>272</BRAM_18K>
            <FF>50898</FF>
            <LUT>159624</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2048</BRAM_18K>
            <DSP>3474</DSP>
            <FF>1201154</FF>
            <LUT>600577</LUT>
            <URAM>470</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>chunk1_address0</name>
            <Object>chunk1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk1_ce0</name>
            <Object>chunk1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk1_q0</name>
            <Object>chunk1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk2_address0</name>
            <Object>chunk2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk2_ce0</name>
            <Object>chunk2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk2_q0</name>
            <Object>chunk2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk3_address0</name>
            <Object>chunk3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk3_ce0</name>
            <Object>chunk3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk3_q0</name>
            <Object>chunk3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk4_address0</name>
            <Object>chunk4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk4_ce0</name>
            <Object>chunk4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk4_q0</name>
            <Object>chunk4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk5_address0</name>
            <Object>chunk5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk5_ce0</name>
            <Object>chunk5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk5_q0</name>
            <Object>chunk5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk6_address0</name>
            <Object>chunk6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk6_ce0</name>
            <Object>chunk6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk6_q0</name>
            <Object>chunk6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk7_address0</name>
            <Object>chunk7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk7_ce0</name>
            <Object>chunk7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk7_q0</name>
            <Object>chunk7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk8_address0</name>
            <Object>chunk8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk8_ce0</name>
            <Object>chunk8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>chunk8_q0</name>
            <Object>chunk8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref1_address0</name>
            <Object>ref1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref1_ce0</name>
            <Object>ref1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref1_q0</name>
            <Object>ref1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref2_address0</name>
            <Object>ref2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref2_ce0</name>
            <Object>ref2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref2_q0</name>
            <Object>ref2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref3_address0</name>
            <Object>ref3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref3_ce0</name>
            <Object>ref3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref3_q0</name>
            <Object>ref3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref4_address0</name>
            <Object>ref4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref4_ce0</name>
            <Object>ref4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref4_q0</name>
            <Object>ref4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref5_address0</name>
            <Object>ref5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref5_ce0</name>
            <Object>ref5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref5_q0</name>
            <Object>ref5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref6_address0</name>
            <Object>ref6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref6_ce0</name>
            <Object>ref6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref6_q0</name>
            <Object>ref6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref7_address0</name>
            <Object>ref7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref7_ce0</name>
            <Object>ref7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref7_q0</name>
            <Object>ref7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref8_address0</name>
            <Object>ref8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref8_ce0</name>
            <Object>ref8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ref8_q0</name>
            <Object>ref8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy1_out</name>
            <Object>dummy1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy1_out_ap_vld</name>
            <Object>dummy1_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy2_out</name>
            <Object>dummy2_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy2_out_ap_vld</name>
            <Object>dummy2_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy3_out</name>
            <Object>dummy3_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy3_out_ap_vld</name>
            <Object>dummy3_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy4_out</name>
            <Object>dummy4_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy4_out_ap_vld</name>
            <Object>dummy4_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy5_out</name>
            <Object>dummy5_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy5_out_ap_vld</name>
            <Object>dummy5_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy6_out</name>
            <Object>dummy6_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy6_out_ap_vld</name>
            <Object>dummy6_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy7_out</name>
            <Object>dummy7_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy7_out_ap_vld</name>
            <Object>dummy7_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy8_out</name>
            <Object>dummy8_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dummy8_out_ap_vld</name>
            <Object>dummy8_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>seq_align_multiple</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_seq_align_fu_126</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_134</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>134</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_142</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>142</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_150</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>150</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_158</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_166</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>166</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_174</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>174</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_seq_align_fu_182</InstName>
                    <ModuleName>seq_align</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>182</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>623</ID>
                            <BindInstances>add_ln78_1_fu_112_p2 add_ln78_fu_121_p2 add_ln81_fu_189_p2 add_ln79_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629</InstName>
                            <ModuleName>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>629</ID>
                            <BindInstances>add_ln85_1_fu_957_p2 add_ln85_fu_969_p2 add_ln86_fu_1316_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696</InstName>
                            <ModuleName>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>696</ID>
                            <BindInstances>add_ln92_1_fu_957_p2 add_ln92_fu_969_p2 add_ln93_fu_1320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_100_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <BindInstances>add_ln100_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771</InstName>
                            <ModuleName>seq_align_Pipeline_VITIS_LOOP_117_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>771</ID>
                            <BindInstances>add_ln117_fu_357_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_Pipeline_kernel_kernel1_fu_809</InstName>
                            <ModuleName>seq_align_Pipeline_kernel_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>809</ID>
                            <BindInstances>add_ln127_1_fu_7003_p2 add_ln127_fu_7015_p2 add_ln135_fu_7089_p2 empty_fu_8047_p2 add_ln859_fu_9235_p2 add_ln859_1_fu_9241_p2 add_ln859_2_fu_8056_p2 add_ln859_3_fu_8062_p2 add_ln859_4_fu_9293_p2 add_ln163_fu_8083_p2 add_ln163_30_fu_7112_p2 add_ln859_5_fu_10873_p2 add_ln859_6_fu_10879_p2 add_ln859_7_fu_9441_p2 add_ln859_8_fu_9447_p2 add_ln859_9_fu_9488_p2 add_ln163_1_fu_8118_p2 add_ln163_31_fu_7134_p2 add_ln859_10_fu_11060_p2 add_ln859_11_fu_11066_p2 add_ln859_12_fu_10974_p2 add_ln859_13_fu_11008_p2 add_ln163_2_fu_8153_p2 add_ln163_32_fu_7156_p2 add_ln859_14_fu_11247_p2 add_ln859_15_fu_11253_p2 add_ln859_16_fu_11161_p2 add_ln859_17_fu_11195_p2 add_ln163_3_fu_8188_p2 add_ln163_33_fu_7178_p2 add_ln859_18_fu_12032_p2 add_ln859_19_fu_12038_p2 add_ln859_20_fu_11348_p2 add_ln859_21_fu_11382_p2 add_ln163_4_fu_8223_p2 add_ln163_34_fu_7200_p2 add_ln859_22_fu_12133_p2 add_ln859_23_fu_12139_p2 add_ln859_24_fu_12152_p2 add_ln859_25_fu_12200_p2 add_ln163_5_fu_8258_p2 add_ln163_35_fu_7222_p2 add_ln859_26_fu_12279_p2 add_ln859_27_fu_12285_p2 add_ln859_28_fu_12298_p2 add_ln859_29_fu_12346_p2 add_ln163_6_fu_8293_p2 add_ln163_36_fu_7244_p2 add_ln859_30_fu_12425_p2 add_ln859_31_fu_12431_p2 add_ln859_32_fu_12444_p2 add_ln859_33_fu_12492_p2 add_ln163_7_fu_8328_p2 add_ln163_37_fu_7266_p2 add_ln859_34_fu_12571_p2 add_ln859_35_fu_12577_p2 add_ln859_36_fu_12590_p2 add_ln859_37_fu_12638_p2 add_ln163_8_fu_8363_p2 add_ln163_38_fu_7288_p2 add_ln859_38_fu_12717_p2 add_ln859_39_fu_12723_p2 add_ln859_40_fu_12736_p2 add_ln859_41_fu_12784_p2 add_ln163_9_fu_8398_p2 add_ln163_39_fu_7310_p2 add_ln859_42_fu_12863_p2 add_ln859_43_fu_12869_p2 add_ln859_44_fu_12882_p2 add_ln859_45_fu_12930_p2 add_ln163_10_fu_8433_p2 add_ln163_40_fu_7332_p2 add_ln859_46_fu_13009_p2 add_ln859_47_fu_13015_p2 add_ln859_48_fu_13028_p2 add_ln859_49_fu_13076_p2 add_ln163_11_fu_8468_p2 add_ln163_41_fu_7354_p2 add_ln859_50_fu_13155_p2 add_ln859_51_fu_13161_p2 add_ln859_52_fu_13174_p2 add_ln859_53_fu_13222_p2 add_ln163_12_fu_8503_p2 add_ln163_42_fu_7376_p2 add_ln859_54_fu_13301_p2 add_ln859_55_fu_13307_p2 add_ln859_56_fu_13320_p2 add_ln859_57_fu_13368_p2 add_ln163_13_fu_8538_p2 add_ln163_43_fu_7398_p2 add_ln859_58_fu_13447_p2 add_ln859_59_fu_13453_p2 add_ln859_60_fu_13466_p2 add_ln859_61_fu_13514_p2 add_ln163_14_fu_8573_p2 add_ln163_44_fu_7420_p2 add_ln859_62_fu_13593_p2 add_ln859_63_fu_13599_p2 add_ln859_64_fu_13612_p2 add_ln859_65_fu_13660_p2 add_ln163_15_fu_7442_p2 add_ln173_fu_8611_p2 add_ln163_45_fu_8617_p2 add_ln859_66_fu_13749_p2 add_ln859_67_fu_13755_p2 add_ln859_68_fu_13768_p2 add_ln859_69_fu_13817_p2 add_ln163_16_fu_8652_p2 add_ln163_46_fu_7464_p2 add_ln859_70_fu_13965_p2 add_ln859_71_fu_13971_p2 add_ln859_72_fu_13984_p2 add_ln859_73_fu_13990_p2 add_ln859_74_fu_14038_p2 add_ln163_17_fu_8687_p2 add_ln163_47_fu_7486_p2 add_ln859_75_fu_14117_p2 add_ln859_76_fu_14123_p2 add_ln859_77_fu_14136_p2 add_ln859_78_fu_14184_p2 add_ln163_18_fu_8722_p2 add_ln163_48_fu_7508_p2 add_ln859_79_fu_14263_p2 add_ln859_80_fu_14269_p2 add_ln859_81_fu_14282_p2 add_ln859_82_fu_14330_p2 add_ln163_19_fu_8757_p2 add_ln163_49_fu_7530_p2 add_ln859_83_fu_14409_p2 add_ln859_84_fu_14415_p2 add_ln859_85_fu_14428_p2 add_ln859_86_fu_14476_p2 add_ln163_20_fu_8792_p2 add_ln163_50_fu_7552_p2 add_ln859_87_fu_14555_p2 add_ln859_88_fu_14561_p2 add_ln859_89_fu_14574_p2 add_ln859_90_fu_14622_p2 add_ln163_21_fu_8827_p2 add_ln163_51_fu_7574_p2 add_ln859_91_fu_14701_p2 add_ln859_92_fu_14707_p2 add_ln859_93_fu_14720_p2 add_ln859_94_fu_14768_p2 add_ln163_22_fu_8862_p2 add_ln163_52_fu_7596_p2 add_ln859_95_fu_14847_p2 add_ln859_96_fu_14853_p2 add_ln859_97_fu_14866_p2 add_ln859_98_fu_14914_p2 add_ln163_23_fu_8897_p2 add_ln163_53_fu_7618_p2 add_ln859_99_fu_14993_p2 add_ln859_100_fu_14999_p2 add_ln859_101_fu_15012_p2 add_ln859_102_fu_15060_p2 add_ln163_24_fu_8932_p2 add_ln163_54_fu_7640_p2 add_ln859_103_fu_15139_p2 add_ln859_104_fu_15145_p2 add_ln859_105_fu_15158_p2 add_ln859_106_fu_15206_p2 add_ln163_25_fu_8967_p2 add_ln163_55_fu_7662_p2 add_ln859_107_fu_15285_p2 add_ln859_108_fu_15291_p2 add_ln859_109_fu_15304_p2 add_ln859_110_fu_15352_p2 add_ln163_26_fu_9002_p2 add_ln163_56_fu_7684_p2 add_ln859_111_fu_15431_p2 add_ln859_112_fu_15437_p2 add_ln859_113_fu_15450_p2 add_ln859_114_fu_15498_p2 add_ln163_27_fu_9037_p2 add_ln163_57_fu_7706_p2 add_ln859_115_fu_15577_p2 add_ln859_116_fu_15583_p2 add_ln859_117_fu_15596_p2 add_ln859_118_fu_15644_p2 add_ln163_28_fu_9072_p2 add_ln163_58_fu_7728_p2 add_ln859_119_fu_15723_p2 add_ln859_120_fu_15729_p2 add_ln859_121_fu_15742_p2 add_ln859_122_fu_15790_p2 add_ln163_29_fu_9107_p2 add_ln163_59_fu_7750_p2 add_ln859_123_fu_15869_p2 add_ln859_124_fu_15875_p2 add_ln859_125_fu_15888_p2 add_ln859_126_fu_15936_p2 add_ln163_60_fu_7772_p2 add_ln859_127_fu_16024_p2 add_ln859_128_fu_16037_p2 add_ln859_129_fu_16050_p2 add_ln859_130_fu_16099_p2 add_ln129_fu_7786_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dp_matrix_V_U last_pe_score_V_U last_pe_scoreIx_V_U local_reference_V_U local_reference_V_1_U local_reference_V_2_U local_reference_V_3_U local_reference_V_4_U local_reference_V_5_U local_reference_V_6_U local_reference_V_7_U local_reference_V_8_U local_reference_V_9_U local_reference_V_10_U local_reference_V_11_U local_reference_V_12_U local_reference_V_13_U local_reference_V_14_U local_reference_V_15_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_78_1_VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.596</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1048578</Best-caseLatency>
                    <Average-caseLatency>1048578</Average-caseLatency>
                    <Worst-caseLatency>1048578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.194 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.194 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.194 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1048578</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_78_1_VITIS_LOOP_79_2</Name>
                        <TripCount>1048576</TripCount>
                        <Latency>1048576</Latency>
                        <AbsoluteTimeLatency>4.194 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_78_1_VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>64</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>212</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_112_p2" SOURCE="seq_align_multiple.cpp:78" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_121_p2" SOURCE="seq_align_multiple.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_189_p2" SOURCE="seq_align_multiple.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_200_p2" SOURCE="seq_align_multiple.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3</Name>
            <Loops>
                <local_dpmem_loop_VITIS_LOOP_86_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.392 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.392 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.392 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_dpmem_loop_VITIS_LOOP_86_3>
                        <Name>local_dpmem_loop_VITIS_LOOP_86_3</Name>
                        <TripCount>96</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_dpmem_loop_VITIS_LOOP_86_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_957_p2" SOURCE="seq_align_multiple.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_969_p2" SOURCE="seq_align_multiple.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_1316_p2" SOURCE="seq_align_multiple.cpp:86" URAM="0" VARIABLE="add_ln86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4</Name>
            <Loops>
                <local_Ixmem_loop_VITIS_LOOP_93_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.264 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.264 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_Ixmem_loop_VITIS_LOOP_93_4>
                        <Name>local_Ixmem_loop_VITIS_LOOP_93_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_Ixmem_loop_VITIS_LOOP_93_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_957_p2" SOURCE="seq_align_multiple.cpp:92" URAM="0" VARIABLE="add_ln92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_969_p2" SOURCE="seq_align_multiple.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1320_p2" SOURCE="seq_align_multiple.cpp:93" URAM="0" VARIABLE="add_ln93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_Pipeline_VITIS_LOOP_100_5</Name>
            <Loops>
                <VITIS_LOOP_100_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_5>
                        <Name>VITIS_LOOP_100_5</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>4.096 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_100_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_80_p2" SOURCE="seq_align_multiple.cpp:100" URAM="0" VARIABLE="add_ln100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_Pipeline_VITIS_LOOP_117_6</Name>
            <Loops>
                <VITIS_LOOP_117_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_6>
                        <Name>VITIS_LOOP_117_6</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>4.096 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_357_p2" SOURCE="seq_align_multiple.cpp:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_Pipeline_kernel_kernel1</Name>
            <Loops>
                <kernel_kernel1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>6.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33768</Best-caseLatency>
                    <Average-caseLatency>33768</Average-caseLatency>
                    <Worst-caseLatency>33768</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.204 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.204 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.204 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33768</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <kernel_kernel1>
                        <Name>kernel_kernel1</Name>
                        <TripCount>33760</TripCount>
                        <Latency>33766</Latency>
                        <AbsoluteTimeLatency>0.204 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </kernel_kernel1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6141</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>18327</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_7003_p2" SOURCE="seq_align_multiple.cpp:127" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_7015_p2" SOURCE="seq_align_multiple.cpp:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_7089_p2" SOURCE="seq_align_multiple.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_8047_p2" SOURCE="seq_align_multiple.cpp:129" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_9235_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_1_fu_9241_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_2_fu_8056_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_3_fu_8062_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_4_fu_9293_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_8083_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_30_fu_7112_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_5_fu_10873_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_6_fu_10879_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_7_fu_9441_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_8_fu_9447_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_9_fu_9488_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_1_fu_8118_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_31_fu_7134_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_10_fu_11060_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_11_fu_11066_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_12_fu_10974_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_13_fu_11008_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_2_fu_8153_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_32_fu_7156_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_14_fu_11247_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_15_fu_11253_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_16_fu_11161_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_17_fu_11195_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_3_fu_8188_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_33_fu_7178_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_18_fu_12032_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_19_fu_12038_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_20_fu_11348_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_21_fu_11382_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_4_fu_8223_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_34_fu_7200_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_22_fu_12133_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_23_fu_12139_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_24_fu_12152_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_25_fu_12200_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_5_fu_8258_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_35_fu_7222_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_26_fu_12279_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_27_fu_12285_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_28_fu_12298_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_29_fu_12346_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_6_fu_8293_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_36_fu_7244_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_30_fu_12425_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_31_fu_12431_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_32_fu_12444_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_33_fu_12492_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_7_fu_8328_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_37_fu_7266_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_34_fu_12571_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_35_fu_12577_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_36_fu_12590_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_37_fu_12638_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_8_fu_8363_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_38_fu_7288_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_38_fu_12717_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_39_fu_12723_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_40_fu_12736_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_41_fu_12784_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_9_fu_8398_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_39_fu_7310_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_42_fu_12863_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_43_fu_12869_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_44_fu_12882_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_45_fu_12930_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_10_fu_8433_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_40_fu_7332_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_46_fu_13009_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_47_fu_13015_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_48_fu_13028_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_49_fu_13076_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_11_fu_8468_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_41_fu_7354_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_50_fu_13155_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_51_fu_13161_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_52_fu_13174_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_53_fu_13222_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_12_fu_8503_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_42_fu_7376_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_54_fu_13301_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_55_fu_13307_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_56_fu_13320_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_57_fu_13368_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_13_fu_8538_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_43_fu_7398_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_58_fu_13447_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_59_fu_13453_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_60_fu_13466_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_61_fu_13514_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_14_fu_8573_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_44_fu_7420_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_62_fu_13593_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_63_fu_13599_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_64_fu_13612_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_65_fu_13660_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_15_fu_7442_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_8611_p2" SOURCE="seq_align_multiple.cpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_45_fu_8617_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_66_fu_13749_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_67_fu_13755_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_68_fu_13768_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_69_fu_13817_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_16_fu_8652_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_46_fu_7464_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_70_fu_13965_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_71_fu_13971_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_72_fu_13984_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_73_fu_13990_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_74_fu_14038_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_17_fu_8687_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_47_fu_7486_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_75_fu_14117_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_76_fu_14123_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_77_fu_14136_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_78_fu_14184_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_18_fu_8722_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_48_fu_7508_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_79_fu_14263_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_80_fu_14269_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_81_fu_14282_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_82_fu_14330_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_19_fu_8757_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_49_fu_7530_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_83_fu_14409_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_84_fu_14415_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_85_fu_14428_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_86_fu_14476_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_20_fu_8792_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_50_fu_7552_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_87_fu_14555_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_88_fu_14561_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_89_fu_14574_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_90_fu_14622_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_21_fu_8827_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_51_fu_7574_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_91_fu_14701_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_92_fu_14707_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_93_fu_14720_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_94_fu_14768_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_22_fu_8862_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_52_fu_7596_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_95_fu_14847_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_96_fu_14853_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_97_fu_14866_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_98_fu_14914_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_23_fu_8897_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_53_fu_7618_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_99_fu_14993_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_100_fu_14999_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_101_fu_15012_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_102_fu_15060_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_24_fu_8932_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_54_fu_7640_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_103_fu_15139_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_104_fu_15145_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_105_fu_15158_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_106_fu_15206_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_25_fu_8967_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_55_fu_7662_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_107_fu_15285_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_108_fu_15291_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_109_fu_15304_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_110_fu_15352_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_26_fu_9002_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_56_fu_7684_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_111_fu_15431_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_112_fu_15437_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_113_fu_15450_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_114_fu_15498_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_27_fu_9037_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_57_fu_7706_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_115_fu_15577_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_116_fu_15583_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_117_fu_15596_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_118_fu_15644_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_28_fu_9072_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_58_fu_7728_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_119_fu_15723_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_120_fu_15729_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_121_fu_15742_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_122_fu_15790_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_29_fu_9107_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_59_fu_7750_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_123_fu_15869_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_124_fu_15875_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_125_fu_15888_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_126_fu_15936_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_60_fu_7772_p2" SOURCE="seq_align_multiple.cpp:163" URAM="0" VARIABLE="add_ln163_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_127_fu_16024_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_128_fu_16037_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_129_fu_16050_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_130_fu_16099_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel_kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_7786_p2" SOURCE="seq_align_multiple.cpp:129" URAM="0" VARIABLE="add_ln129"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>6.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1082351</Best-caseLatency>
                    <Average-caseLatency>1082351</Average-caseLatency>
                    <Worst-caseLatency>1082351</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.542 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.542 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.542 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1082351</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>34</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>6361</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>19951</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dp_matrix_V_U" SOURCE="seq_align_multiple.cpp:68" URAM="0" VARIABLE="dp_matrix_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="last_pe_score_V_U" SOURCE="seq_align_multiple.cpp:72" URAM="0" VARIABLE="last_pe_score_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="last_pe_scoreIx_V_U" SOURCE="seq_align_multiple.cpp:73" URAM="0" VARIABLE="last_pe_scoreIx_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_1_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_2_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_3_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_4_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_5_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_6_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_7_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_8_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_9_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_10_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_11_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_12_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_13_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_14_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_15_U" SOURCE="seq_align_multiple.cpp:115" URAM="0" VARIABLE="local_reference_V_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_multiple</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>6.044</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1082352</Best-caseLatency>
                    <Average-caseLatency>1082352</Average-caseLatency>
                    <Worst-caseLatency>1082352</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.542 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.542 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.542 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1082353</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>272</BRAM_18K>
                    <AVAIL_BRAM>2048</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <FF>50898</FF>
                    <AVAIL_FF>1201154</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>159624</LUT>
                    <AVAIL_LUT>600577</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>470</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3474</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="chunk1" index="0" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk1_address0" name="chunk1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk1_ce0" name="chunk1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk1_q0" name="chunk1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk2" index="1" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk2_address0" name="chunk2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk2_ce0" name="chunk2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk2_q0" name="chunk2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk3" index="2" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk3_address0" name="chunk3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk3_ce0" name="chunk3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk3_q0" name="chunk3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk4" index="3" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk4_address0" name="chunk4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk4_ce0" name="chunk4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk4_q0" name="chunk4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk5" index="4" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk5_address0" name="chunk5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk5_ce0" name="chunk5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk5_q0" name="chunk5_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk6" index="5" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk6_address0" name="chunk6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk6_ce0" name="chunk6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk6_q0" name="chunk6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk7" index="6" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk7_address0" name="chunk7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk7_ce0" name="chunk7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk7_q0" name="chunk7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="chunk8" index="7" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="chunk8_address0" name="chunk8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="chunk8_ce0" name="chunk8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="chunk8_q0" name="chunk8_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref1" index="8" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref1_address0" name="ref1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref1_ce0" name="ref1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref1_q0" name="ref1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref2" index="9" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref2_address0" name="ref2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref2_ce0" name="ref2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref2_q0" name="ref2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref3" index="10" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref3_address0" name="ref3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref3_ce0" name="ref3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref3_q0" name="ref3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref4" index="11" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref4_address0" name="ref4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref4_ce0" name="ref4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref4_q0" name="ref4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref5" index="12" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref5_address0" name="ref5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref5_ce0" name="ref5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref5_q0" name="ref5_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref6" index="13" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref6_address0" name="ref6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref6_ce0" name="ref6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref6_q0" name="ref6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref7" index="14" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref7_address0" name="ref7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref7_ce0" name="ref7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref7_q0" name="ref7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ref8" index="15" direction="in" srcType="ap_uint&lt;2&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ref8_address0" name="ref8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ref8_ce0" name="ref8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ref8_q0" name="ref8_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy1_out" index="16" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy1_out" name="dummy1_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy1_out_ap_vld" name="dummy1_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy2_out" index="17" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy2_out" name="dummy2_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy2_out_ap_vld" name="dummy2_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy3_out" index="18" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy3_out" name="dummy3_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy3_out_ap_vld" name="dummy3_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy4_out" index="19" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy4_out" name="dummy4_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy4_out_ap_vld" name="dummy4_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy5_out" index="20" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy5_out" name="dummy5_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy5_out_ap_vld" name="dummy5_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy6_out" index="21" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy6_out" name="dummy6_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy6_out_ap_vld" name="dummy6_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy7_out" index="22" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy7_out" name="dummy7_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy7_out_ap_vld" name="dummy7_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummy8_out" index="23" direction="out" srcType="ap_fixed&lt;10, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="dummy8_out" name="dummy8_out" usage="data" direction="out"/>
                <hwRef type="port" interface="dummy8_out_ap_vld" name="dummy8_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="chunk1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="chunk8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="chunk8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="chunk8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>chunk8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="chunk8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="ref8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ref8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="ref8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ref8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ref8"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy1_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy1_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy1_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy1_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy2_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy2_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy2_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy3_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy3_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy3_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy3_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy4_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy4_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy4_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy4_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy5_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy5_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy5_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy5_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy6_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy6_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy6_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy6_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy7_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy7_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy7_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy7_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dummy8_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="dummy8_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>dummy8_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dummy8_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="chunk1_address0">10, , </column>
                    <column name="chunk1_q0">2, , </column>
                    <column name="chunk2_address0">10, , </column>
                    <column name="chunk2_q0">2, , </column>
                    <column name="chunk3_address0">10, , </column>
                    <column name="chunk3_q0">2, , </column>
                    <column name="chunk4_address0">10, , </column>
                    <column name="chunk4_q0">2, , </column>
                    <column name="chunk5_address0">10, , </column>
                    <column name="chunk5_q0">2, , </column>
                    <column name="chunk6_address0">10, , </column>
                    <column name="chunk6_q0">2, , </column>
                    <column name="chunk7_address0">10, , </column>
                    <column name="chunk7_q0">2, , </column>
                    <column name="chunk8_address0">10, , </column>
                    <column name="chunk8_q0">2, , </column>
                    <column name="ref1_address0">10, , </column>
                    <column name="ref1_q0">2, , </column>
                    <column name="ref2_address0">10, , </column>
                    <column name="ref2_q0">2, , </column>
                    <column name="ref3_address0">10, , </column>
                    <column name="ref3_q0">2, , </column>
                    <column name="ref4_address0">10, , </column>
                    <column name="ref4_q0">2, , </column>
                    <column name="ref5_address0">10, , </column>
                    <column name="ref5_q0">2, , </column>
                    <column name="ref6_address0">10, , </column>
                    <column name="ref6_q0">2, , </column>
                    <column name="ref7_address0">10, , </column>
                    <column name="ref7_q0">2, , </column>
                    <column name="ref8_address0">10, , </column>
                    <column name="ref8_q0">2, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="dummy1_out">ap_none, 10, , </column>
                    <column name="dummy2_out">ap_none, 10, , </column>
                    <column name="dummy3_out">ap_none, 10, , </column>
                    <column name="dummy4_out">ap_none, 10, , </column>
                    <column name="dummy5_out">ap_none, 10, , </column>
                    <column name="dummy6_out">ap_none, 10, , </column>
                    <column name="dummy7_out">ap_none, 10, , </column>
                    <column name="dummy8_out">ap_none, 10, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="chunk1">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk2">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk3">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk4">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk5">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk6">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk7">in, ap_uint&lt;2&gt;*</column>
                    <column name="chunk8">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref1">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref2">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref3">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref4">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref5">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref6">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref7">in, ap_uint&lt;2&gt;*</column>
                    <column name="ref8">in, ap_uint&lt;2&gt;*</column>
                    <column name="dummy1_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy2_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy3_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy4_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy5_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy6_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy7_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dummy8_out">out, ap_fixed&lt;10 6 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="chunk1">chunk1_address0, port, offset, </column>
                    <column name="chunk1">chunk1_ce0, port, , </column>
                    <column name="chunk1">chunk1_q0, port, , </column>
                    <column name="chunk2">chunk2_address0, port, offset, </column>
                    <column name="chunk2">chunk2_ce0, port, , </column>
                    <column name="chunk2">chunk2_q0, port, , </column>
                    <column name="chunk3">chunk3_address0, port, offset, </column>
                    <column name="chunk3">chunk3_ce0, port, , </column>
                    <column name="chunk3">chunk3_q0, port, , </column>
                    <column name="chunk4">chunk4_address0, port, offset, </column>
                    <column name="chunk4">chunk4_ce0, port, , </column>
                    <column name="chunk4">chunk4_q0, port, , </column>
                    <column name="chunk5">chunk5_address0, port, offset, </column>
                    <column name="chunk5">chunk5_ce0, port, , </column>
                    <column name="chunk5">chunk5_q0, port, , </column>
                    <column name="chunk6">chunk6_address0, port, offset, </column>
                    <column name="chunk6">chunk6_ce0, port, , </column>
                    <column name="chunk6">chunk6_q0, port, , </column>
                    <column name="chunk7">chunk7_address0, port, offset, </column>
                    <column name="chunk7">chunk7_ce0, port, , </column>
                    <column name="chunk7">chunk7_q0, port, , </column>
                    <column name="chunk8">chunk8_address0, port, offset, </column>
                    <column name="chunk8">chunk8_ce0, port, , </column>
                    <column name="chunk8">chunk8_q0, port, , </column>
                    <column name="ref1">ref1_address0, port, offset, </column>
                    <column name="ref1">ref1_ce0, port, , </column>
                    <column name="ref1">ref1_q0, port, , </column>
                    <column name="ref2">ref2_address0, port, offset, </column>
                    <column name="ref2">ref2_ce0, port, , </column>
                    <column name="ref2">ref2_q0, port, , </column>
                    <column name="ref3">ref3_address0, port, offset, </column>
                    <column name="ref3">ref3_ce0, port, , </column>
                    <column name="ref3">ref3_q0, port, , </column>
                    <column name="ref4">ref4_address0, port, offset, </column>
                    <column name="ref4">ref4_ce0, port, , </column>
                    <column name="ref4">ref4_q0, port, , </column>
                    <column name="ref5">ref5_address0, port, offset, </column>
                    <column name="ref5">ref5_ce0, port, , </column>
                    <column name="ref5">ref5_q0, port, , </column>
                    <column name="ref6">ref6_address0, port, offset, </column>
                    <column name="ref6">ref6_ce0, port, , </column>
                    <column name="ref6">ref6_q0, port, , </column>
                    <column name="ref7">ref7_address0, port, offset, </column>
                    <column name="ref7">ref7_ce0, port, , </column>
                    <column name="ref7">ref7_q0, port, , </column>
                    <column name="ref8">ref8_address0, port, offset, </column>
                    <column name="ref8">ref8_ce0, port, , </column>
                    <column name="ref8">ref8_q0, port, , </column>
                    <column name="dummy1_out">dummy1_out, port, , </column>
                    <column name="dummy1_out">dummy1_out_ap_vld, port, , </column>
                    <column name="dummy2_out">dummy2_out, port, , </column>
                    <column name="dummy2_out">dummy2_out_ap_vld, port, , </column>
                    <column name="dummy3_out">dummy3_out, port, , </column>
                    <column name="dummy3_out">dummy3_out_ap_vld, port, , </column>
                    <column name="dummy4_out">dummy4_out, port, , </column>
                    <column name="dummy4_out">dummy4_out_ap_vld, port, , </column>
                    <column name="dummy5_out">dummy5_out, port, , </column>
                    <column name="dummy5_out">dummy5_out_ap_vld, port, , </column>
                    <column name="dummy6_out">dummy6_out, port, , </column>
                    <column name="dummy6_out">dummy6_out_ap_vld, port, , </column>
                    <column name="dummy7_out">dummy7_out, port, , </column>
                    <column name="dummy7_out">dummy7_out_ap_vld, port, , </column>
                    <column name="dummy8_out">dummy8_out, port, , </column>
                    <column name="dummy8_out">dummy8_out_ap_vld, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="seq_align_multiple.cpp:18" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:109" status="valid" parentFunction="seq_align" variable="dp_mem" isDirective="0" options="variable=dp_mem dim=0 complete"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:110" status="valid" parentFunction="seq_align" variable="Iy_mem" isDirective="0" options="variable=Iy_mem dim=0 complete"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:111" status="valid" parentFunction="seq_align" variable="Ix_mem" isDirective="0" options="variable=Ix_mem dim=0 complete"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:112" status="valid" parentFunction="seq_align" variable="dp_matrix" isDirective="0" options="variable=dp_matrix dim=1 cyclic factor=16"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:122" status="valid" parentFunction="seq_align" variable="local_query" isDirective="0" options="variable=local_query dim=0 complete"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:123" status="valid" parentFunction="seq_align" variable="local_reference" isDirective="0" options="variable=local_reference cyclic factor=16"/>
        <Pragma type="pipeline" location="seq_align_multiple.cpp:131" status="valid" parentFunction="seq_align" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:140" status="valid" parentFunction="seq_align" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:157" status="valid" parentFunction="seq_align" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

