
BMP280_APP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050d4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080051e8  080051e8  000151e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005248  08005248  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005248  08005248  00015248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005250  08005250  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005250  08005250  00015250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005254  08005254  00015254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005258  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000070  080052c8  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  080052c8  00020260  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000691c  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001420  00000000  00000000  000269f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e8  00000000  00000000  00027e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000054b  00000000  00000000  00028500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000165d6  00000000  00000000  00028a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000912a  00000000  00000000  0003f021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007ff5e  00000000  00000000  0004814b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002238  00000000  00000000  000c80ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000ca2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	080051cc 	.word	0x080051cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	080051cc 	.word	0x080051cc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__aeabi_ldivmod>:
 8000f84:	b97b      	cbnz	r3, 8000fa6 <__aeabi_ldivmod+0x22>
 8000f86:	b972      	cbnz	r2, 8000fa6 <__aeabi_ldivmod+0x22>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bfbe      	ittt	lt
 8000f8c:	2000      	movlt	r0, #0
 8000f8e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000f92:	e006      	blt.n	8000fa2 <__aeabi_ldivmod+0x1e>
 8000f94:	bf08      	it	eq
 8000f96:	2800      	cmpeq	r0, #0
 8000f98:	bf1c      	itt	ne
 8000f9a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000f9e:	f04f 30ff 	movne.w	r0, #4294967295
 8000fa2:	f000 b9a5 	b.w	80012f0 <__aeabi_idiv0>
 8000fa6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000faa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fae:	2900      	cmp	r1, #0
 8000fb0:	db09      	blt.n	8000fc6 <__aeabi_ldivmod+0x42>
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	db1a      	blt.n	8000fec <__aeabi_ldivmod+0x68>
 8000fb6:	f000 f835 	bl	8001024 <__udivmoddi4>
 8000fba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fc2:	b004      	add	sp, #16
 8000fc4:	4770      	bx	lr
 8000fc6:	4240      	negs	r0, r0
 8000fc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	db1b      	blt.n	8001008 <__aeabi_ldivmod+0x84>
 8000fd0:	f000 f828 	bl	8001024 <__udivmoddi4>
 8000fd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fdc:	b004      	add	sp, #16
 8000fde:	4240      	negs	r0, r0
 8000fe0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe4:	4252      	negs	r2, r2
 8000fe6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fea:	4770      	bx	lr
 8000fec:	4252      	negs	r2, r2
 8000fee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ff2:	f000 f817 	bl	8001024 <__udivmoddi4>
 8000ff6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ffa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ffe:	b004      	add	sp, #16
 8001000:	4240      	negs	r0, r0
 8001002:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001006:	4770      	bx	lr
 8001008:	4252      	negs	r2, r2
 800100a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800100e:	f000 f809 	bl	8001024 <__udivmoddi4>
 8001012:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001016:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800101a:	b004      	add	sp, #16
 800101c:	4252      	negs	r2, r2
 800101e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001022:	4770      	bx	lr

08001024 <__udivmoddi4>:
 8001024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001028:	9e08      	ldr	r6, [sp, #32]
 800102a:	460d      	mov	r5, r1
 800102c:	4604      	mov	r4, r0
 800102e:	468e      	mov	lr, r1
 8001030:	2b00      	cmp	r3, #0
 8001032:	d14c      	bne.n	80010ce <__udivmoddi4+0xaa>
 8001034:	428a      	cmp	r2, r1
 8001036:	4694      	mov	ip, r2
 8001038:	d967      	bls.n	800110a <__udivmoddi4+0xe6>
 800103a:	fab2 f382 	clz	r3, r2
 800103e:	b153      	cbz	r3, 8001056 <__udivmoddi4+0x32>
 8001040:	fa02 fc03 	lsl.w	ip, r2, r3
 8001044:	f1c3 0220 	rsb	r2, r3, #32
 8001048:	fa01 fe03 	lsl.w	lr, r1, r3
 800104c:	fa20 f202 	lsr.w	r2, r0, r2
 8001050:	ea42 0e0e 	orr.w	lr, r2, lr
 8001054:	409c      	lsls	r4, r3
 8001056:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800105a:	fbbe f1f7 	udiv	r1, lr, r7
 800105e:	fa1f f58c 	uxth.w	r5, ip
 8001062:	fb07 ee11 	mls	lr, r7, r1, lr
 8001066:	fb01 f005 	mul.w	r0, r1, r5
 800106a:	0c22      	lsrs	r2, r4, #16
 800106c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8001070:	4290      	cmp	r0, r2
 8001072:	d90a      	bls.n	800108a <__udivmoddi4+0x66>
 8001074:	eb1c 0202 	adds.w	r2, ip, r2
 8001078:	f101 3eff 	add.w	lr, r1, #4294967295
 800107c:	f080 8119 	bcs.w	80012b2 <__udivmoddi4+0x28e>
 8001080:	4290      	cmp	r0, r2
 8001082:	f240 8116 	bls.w	80012b2 <__udivmoddi4+0x28e>
 8001086:	3902      	subs	r1, #2
 8001088:	4462      	add	r2, ip
 800108a:	1a12      	subs	r2, r2, r0
 800108c:	fbb2 f0f7 	udiv	r0, r2, r7
 8001090:	fb07 2210 	mls	r2, r7, r0, r2
 8001094:	fb00 f505 	mul.w	r5, r0, r5
 8001098:	b2a4      	uxth	r4, r4
 800109a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800109e:	42a5      	cmp	r5, r4
 80010a0:	d90a      	bls.n	80010b8 <__udivmoddi4+0x94>
 80010a2:	eb1c 0404 	adds.w	r4, ip, r4
 80010a6:	f100 32ff 	add.w	r2, r0, #4294967295
 80010aa:	f080 8104 	bcs.w	80012b6 <__udivmoddi4+0x292>
 80010ae:	42a5      	cmp	r5, r4
 80010b0:	f240 8101 	bls.w	80012b6 <__udivmoddi4+0x292>
 80010b4:	4464      	add	r4, ip
 80010b6:	3802      	subs	r0, #2
 80010b8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010bc:	2100      	movs	r1, #0
 80010be:	1b64      	subs	r4, r4, r5
 80010c0:	b11e      	cbz	r6, 80010ca <__udivmoddi4+0xa6>
 80010c2:	40dc      	lsrs	r4, r3
 80010c4:	2300      	movs	r3, #0
 80010c6:	e9c6 4300 	strd	r4, r3, [r6]
 80010ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ce:	428b      	cmp	r3, r1
 80010d0:	d908      	bls.n	80010e4 <__udivmoddi4+0xc0>
 80010d2:	2e00      	cmp	r6, #0
 80010d4:	f000 80ea 	beq.w	80012ac <__udivmoddi4+0x288>
 80010d8:	2100      	movs	r1, #0
 80010da:	e9c6 0500 	strd	r0, r5, [r6]
 80010de:	4608      	mov	r0, r1
 80010e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e4:	fab3 f183 	clz	r1, r3
 80010e8:	2900      	cmp	r1, #0
 80010ea:	d148      	bne.n	800117e <__udivmoddi4+0x15a>
 80010ec:	42ab      	cmp	r3, r5
 80010ee:	d302      	bcc.n	80010f6 <__udivmoddi4+0xd2>
 80010f0:	4282      	cmp	r2, r0
 80010f2:	f200 80f8 	bhi.w	80012e6 <__udivmoddi4+0x2c2>
 80010f6:	1a84      	subs	r4, r0, r2
 80010f8:	eb65 0203 	sbc.w	r2, r5, r3
 80010fc:	2001      	movs	r0, #1
 80010fe:	4696      	mov	lr, r2
 8001100:	2e00      	cmp	r6, #0
 8001102:	d0e2      	beq.n	80010ca <__udivmoddi4+0xa6>
 8001104:	e9c6 4e00 	strd	r4, lr, [r6]
 8001108:	e7df      	b.n	80010ca <__udivmoddi4+0xa6>
 800110a:	b902      	cbnz	r2, 800110e <__udivmoddi4+0xea>
 800110c:	deff      	udf	#255	; 0xff
 800110e:	fab2 f382 	clz	r3, r2
 8001112:	2b00      	cmp	r3, #0
 8001114:	f040 808e 	bne.w	8001234 <__udivmoddi4+0x210>
 8001118:	1a88      	subs	r0, r1, r2
 800111a:	2101      	movs	r1, #1
 800111c:	0c17      	lsrs	r7, r2, #16
 800111e:	fa1f fe82 	uxth.w	lr, r2
 8001122:	fbb0 f5f7 	udiv	r5, r0, r7
 8001126:	fb07 0015 	mls	r0, r7, r5, r0
 800112a:	0c22      	lsrs	r2, r4, #16
 800112c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001130:	fb0e f005 	mul.w	r0, lr, r5
 8001134:	4290      	cmp	r0, r2
 8001136:	d908      	bls.n	800114a <__udivmoddi4+0x126>
 8001138:	eb1c 0202 	adds.w	r2, ip, r2
 800113c:	f105 38ff 	add.w	r8, r5, #4294967295
 8001140:	d202      	bcs.n	8001148 <__udivmoddi4+0x124>
 8001142:	4290      	cmp	r0, r2
 8001144:	f200 80cc 	bhi.w	80012e0 <__udivmoddi4+0x2bc>
 8001148:	4645      	mov	r5, r8
 800114a:	1a12      	subs	r2, r2, r0
 800114c:	fbb2 f0f7 	udiv	r0, r2, r7
 8001150:	fb07 2210 	mls	r2, r7, r0, r2
 8001154:	fb0e fe00 	mul.w	lr, lr, r0
 8001158:	b2a4      	uxth	r4, r4
 800115a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800115e:	45a6      	cmp	lr, r4
 8001160:	d908      	bls.n	8001174 <__udivmoddi4+0x150>
 8001162:	eb1c 0404 	adds.w	r4, ip, r4
 8001166:	f100 32ff 	add.w	r2, r0, #4294967295
 800116a:	d202      	bcs.n	8001172 <__udivmoddi4+0x14e>
 800116c:	45a6      	cmp	lr, r4
 800116e:	f200 80b4 	bhi.w	80012da <__udivmoddi4+0x2b6>
 8001172:	4610      	mov	r0, r2
 8001174:	eba4 040e 	sub.w	r4, r4, lr
 8001178:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800117c:	e7a0      	b.n	80010c0 <__udivmoddi4+0x9c>
 800117e:	f1c1 0720 	rsb	r7, r1, #32
 8001182:	408b      	lsls	r3, r1
 8001184:	fa22 fc07 	lsr.w	ip, r2, r7
 8001188:	ea4c 0c03 	orr.w	ip, ip, r3
 800118c:	fa25 fa07 	lsr.w	sl, r5, r7
 8001190:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001194:	fbba f8f9 	udiv	r8, sl, r9
 8001198:	408d      	lsls	r5, r1
 800119a:	fa20 f307 	lsr.w	r3, r0, r7
 800119e:	fb09 aa18 	mls	sl, r9, r8, sl
 80011a2:	fa1f fe8c 	uxth.w	lr, ip
 80011a6:	432b      	orrs	r3, r5
 80011a8:	fa00 f501 	lsl.w	r5, r0, r1
 80011ac:	fb08 f00e 	mul.w	r0, r8, lr
 80011b0:	0c1c      	lsrs	r4, r3, #16
 80011b2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80011b6:	42a0      	cmp	r0, r4
 80011b8:	fa02 f201 	lsl.w	r2, r2, r1
 80011bc:	d90b      	bls.n	80011d6 <__udivmoddi4+0x1b2>
 80011be:	eb1c 0404 	adds.w	r4, ip, r4
 80011c2:	f108 3aff 	add.w	sl, r8, #4294967295
 80011c6:	f080 8086 	bcs.w	80012d6 <__udivmoddi4+0x2b2>
 80011ca:	42a0      	cmp	r0, r4
 80011cc:	f240 8083 	bls.w	80012d6 <__udivmoddi4+0x2b2>
 80011d0:	f1a8 0802 	sub.w	r8, r8, #2
 80011d4:	4464      	add	r4, ip
 80011d6:	1a24      	subs	r4, r4, r0
 80011d8:	b298      	uxth	r0, r3
 80011da:	fbb4 f3f9 	udiv	r3, r4, r9
 80011de:	fb09 4413 	mls	r4, r9, r3, r4
 80011e2:	fb03 fe0e 	mul.w	lr, r3, lr
 80011e6:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80011ea:	45a6      	cmp	lr, r4
 80011ec:	d908      	bls.n	8001200 <__udivmoddi4+0x1dc>
 80011ee:	eb1c 0404 	adds.w	r4, ip, r4
 80011f2:	f103 30ff 	add.w	r0, r3, #4294967295
 80011f6:	d26a      	bcs.n	80012ce <__udivmoddi4+0x2aa>
 80011f8:	45a6      	cmp	lr, r4
 80011fa:	d968      	bls.n	80012ce <__udivmoddi4+0x2aa>
 80011fc:	3b02      	subs	r3, #2
 80011fe:	4464      	add	r4, ip
 8001200:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001204:	fba0 9302 	umull	r9, r3, r0, r2
 8001208:	eba4 040e 	sub.w	r4, r4, lr
 800120c:	429c      	cmp	r4, r3
 800120e:	46c8      	mov	r8, r9
 8001210:	469e      	mov	lr, r3
 8001212:	d354      	bcc.n	80012be <__udivmoddi4+0x29a>
 8001214:	d051      	beq.n	80012ba <__udivmoddi4+0x296>
 8001216:	2e00      	cmp	r6, #0
 8001218:	d067      	beq.n	80012ea <__udivmoddi4+0x2c6>
 800121a:	ebb5 0308 	subs.w	r3, r5, r8
 800121e:	eb64 040e 	sbc.w	r4, r4, lr
 8001222:	40cb      	lsrs	r3, r1
 8001224:	fa04 f707 	lsl.w	r7, r4, r7
 8001228:	431f      	orrs	r7, r3
 800122a:	40cc      	lsrs	r4, r1
 800122c:	e9c6 7400 	strd	r7, r4, [r6]
 8001230:	2100      	movs	r1, #0
 8001232:	e74a      	b.n	80010ca <__udivmoddi4+0xa6>
 8001234:	fa02 fc03 	lsl.w	ip, r2, r3
 8001238:	f1c3 0020 	rsb	r0, r3, #32
 800123c:	40c1      	lsrs	r1, r0
 800123e:	409d      	lsls	r5, r3
 8001240:	fa24 f000 	lsr.w	r0, r4, r0
 8001244:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001248:	4328      	orrs	r0, r5
 800124a:	fbb1 f5f7 	udiv	r5, r1, r7
 800124e:	fb07 1115 	mls	r1, r7, r5, r1
 8001252:	fa1f fe8c 	uxth.w	lr, ip
 8001256:	0c02      	lsrs	r2, r0, #16
 8001258:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800125c:	fb05 f10e 	mul.w	r1, r5, lr
 8001260:	4291      	cmp	r1, r2
 8001262:	fa04 f403 	lsl.w	r4, r4, r3
 8001266:	d908      	bls.n	800127a <__udivmoddi4+0x256>
 8001268:	eb1c 0202 	adds.w	r2, ip, r2
 800126c:	f105 38ff 	add.w	r8, r5, #4294967295
 8001270:	d22f      	bcs.n	80012d2 <__udivmoddi4+0x2ae>
 8001272:	4291      	cmp	r1, r2
 8001274:	d92d      	bls.n	80012d2 <__udivmoddi4+0x2ae>
 8001276:	3d02      	subs	r5, #2
 8001278:	4462      	add	r2, ip
 800127a:	1a52      	subs	r2, r2, r1
 800127c:	fbb2 f1f7 	udiv	r1, r2, r7
 8001280:	fb07 2211 	mls	r2, r7, r1, r2
 8001284:	b280      	uxth	r0, r0
 8001286:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800128a:	fb01 f20e 	mul.w	r2, r1, lr
 800128e:	4282      	cmp	r2, r0
 8001290:	d908      	bls.n	80012a4 <__udivmoddi4+0x280>
 8001292:	eb1c 0000 	adds.w	r0, ip, r0
 8001296:	f101 38ff 	add.w	r8, r1, #4294967295
 800129a:	d216      	bcs.n	80012ca <__udivmoddi4+0x2a6>
 800129c:	4282      	cmp	r2, r0
 800129e:	d914      	bls.n	80012ca <__udivmoddi4+0x2a6>
 80012a0:	3902      	subs	r1, #2
 80012a2:	4460      	add	r0, ip
 80012a4:	1a80      	subs	r0, r0, r2
 80012a6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80012aa:	e73a      	b.n	8001122 <__udivmoddi4+0xfe>
 80012ac:	4631      	mov	r1, r6
 80012ae:	4630      	mov	r0, r6
 80012b0:	e70b      	b.n	80010ca <__udivmoddi4+0xa6>
 80012b2:	4671      	mov	r1, lr
 80012b4:	e6e9      	b.n	800108a <__udivmoddi4+0x66>
 80012b6:	4610      	mov	r0, r2
 80012b8:	e6fe      	b.n	80010b8 <__udivmoddi4+0x94>
 80012ba:	454d      	cmp	r5, r9
 80012bc:	d2ab      	bcs.n	8001216 <__udivmoddi4+0x1f2>
 80012be:	ebb9 0802 	subs.w	r8, r9, r2
 80012c2:	eb63 0e0c 	sbc.w	lr, r3, ip
 80012c6:	3801      	subs	r0, #1
 80012c8:	e7a5      	b.n	8001216 <__udivmoddi4+0x1f2>
 80012ca:	4641      	mov	r1, r8
 80012cc:	e7ea      	b.n	80012a4 <__udivmoddi4+0x280>
 80012ce:	4603      	mov	r3, r0
 80012d0:	e796      	b.n	8001200 <__udivmoddi4+0x1dc>
 80012d2:	4645      	mov	r5, r8
 80012d4:	e7d1      	b.n	800127a <__udivmoddi4+0x256>
 80012d6:	46d0      	mov	r8, sl
 80012d8:	e77d      	b.n	80011d6 <__udivmoddi4+0x1b2>
 80012da:	4464      	add	r4, ip
 80012dc:	3802      	subs	r0, #2
 80012de:	e749      	b.n	8001174 <__udivmoddi4+0x150>
 80012e0:	3d02      	subs	r5, #2
 80012e2:	4462      	add	r2, ip
 80012e4:	e731      	b.n	800114a <__udivmoddi4+0x126>
 80012e6:	4608      	mov	r0, r1
 80012e8:	e70a      	b.n	8001100 <__udivmoddi4+0xdc>
 80012ea:	4631      	mov	r1, r6
 80012ec:	e6ed      	b.n	80010ca <__udivmoddi4+0xa6>
 80012ee:	bf00      	nop

080012f0 <__aeabi_idiv0>:
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	0000      	movs	r0, r0
	...

080012f8 <BMP280_Init>:
/******************************************************************************/
/*! @name        BMP280  Function prototypes            				*/
/******************************************************************************/


void BMP280_Init(BMP280_HandleTypeDef *BMP280){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af04      	add	r7, sp, #16
 80012fe:	6078      	str	r0, [r7, #4]



	BMP280_Get_CalibrationDatas(BMP280);
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 f88b 	bl	800141c <BMP280_Get_CalibrationDatas>

	BMP280->BMP280_CtrlMeas_Params_t = (BMP280->BMP280_Params.Oversampling_Temperature<<5) |
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	7f9b      	ldrb	r3, [r3, #30]
 800130a:	015b      	lsls	r3, r3, #5
 800130c:	b25a      	sxtb	r2, r3
			   	   	   	   	   	   	   (BMP280->BMP280_Params.Oversampling_Pressure<<2) |
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	7f5b      	ldrb	r3, [r3, #29]
 8001312:	009b      	lsls	r3, r3, #2
	BMP280->BMP280_CtrlMeas_Params_t = (BMP280->BMP280_Params.Oversampling_Temperature<<5) |
 8001314:	b25b      	sxtb	r3, r3
 8001316:	4313      	orrs	r3, r2
 8001318:	b25a      	sxtb	r2, r3
									   (BMP280->BMP280_Params.Mode<<0);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	7f1b      	ldrb	r3, [r3, #28]
 800131e:	b25b      	sxtb	r3, r3
			   	   	   	   	   	   	   (BMP280->BMP280_Params.Oversampling_Pressure<<2) |
 8001320:	4313      	orrs	r3, r2
 8001322:	b25b      	sxtb	r3, r3
 8001324:	b2da      	uxtb	r2, r3
	BMP280->BMP280_CtrlMeas_Params_t = (BMP280->BMP280_Params.Oversampling_Temperature<<5) |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25


    BMP280->BMP280_Config_Params_t 	 = (BMP280->BMP280_Params.StandbyTime<<5) |
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001332:	015b      	lsls	r3, r3, #5
 8001334:	b25a      	sxtb	r2, r3
			   	   	   	   	   	   	   (BMP280->BMP280_Params.Filter<<2) |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7fdb      	ldrb	r3, [r3, #31]
 800133a:	009b      	lsls	r3, r3, #2
    BMP280->BMP280_Config_Params_t 	 = (BMP280->BMP280_Params.StandbyTime<<5) |
 800133c:	b25b      	sxtb	r3, r3
 800133e:	4313      	orrs	r3, r2
 8001340:	b25a      	sxtb	r2, r3
									   (BMP280->BMP280_Params.CommunicationMode<<0);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001348:	b25b      	sxtb	r3, r3
			   	   	   	   	   	   	   (BMP280->BMP280_Params.Filter<<2) |
 800134a:	4313      	orrs	r3, r2
 800134c:	b25b      	sxtb	r3, r3
 800134e:	b2da      	uxtb	r2, r3
    BMP280->BMP280_Config_Params_t 	 = (BMP280->BMP280_Params.StandbyTime<<5) |
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24


    HAL_I2C_Mem_Write(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, BMP280_CtrlMeas_REG, 1, &BMP280->BMP280_CtrlMeas_Params_t, 1, 1000);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6998      	ldr	r0, [r3, #24]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3325      	adds	r3, #37	; 0x25
 8001362:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001366:	9202      	str	r2, [sp, #8]
 8001368:	2201      	movs	r2, #1
 800136a:	9201      	str	r2, [sp, #4]
 800136c:	9300      	str	r3, [sp, #0]
 800136e:	2301      	movs	r3, #1
 8001370:	22f4      	movs	r2, #244	; 0xf4
 8001372:	f001 fbaf 	bl	8002ad4 <HAL_I2C_Mem_Write>
    HAL_I2C_Mem_Write(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, BMP280_Config_REG, 1, &BMP280->BMP280_Config_Params_t, 1, 1000);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6998      	ldr	r0, [r3, #24]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3324      	adds	r3, #36	; 0x24
 8001382:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001386:	9202      	str	r2, [sp, #8]
 8001388:	2201      	movs	r2, #1
 800138a:	9201      	str	r2, [sp, #4]
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2301      	movs	r3, #1
 8001390:	22f5      	movs	r2, #245	; 0xf5
 8001392:	f001 fb9f 	bl	8002ad4 <HAL_I2C_Mem_Write>

    for(int cnt = 0 ; cnt < 20 ; cnt++){
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	e023      	b.n	80013e4 <BMP280_Init+0xec>

    	BMP280_GetVal_TemperatureAndPressure(BMP280, &BMP280_Temperature, &BMP280_Pressure, &BMP280_Altitude);
 800139c:	4b1a      	ldr	r3, [pc, #104]	; (8001408 <BMP280_Init+0x110>)
 800139e:	4a1b      	ldr	r2, [pc, #108]	; (800140c <BMP280_Init+0x114>)
 80013a0:	491b      	ldr	r1, [pc, #108]	; (8001410 <BMP280_Init+0x118>)
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f000 f9bd 	bl	8001722 <BMP280_GetVal_TemperatureAndPressure>
    	TemporaryAltitude = (float)(TemporaryAltitude + (float)(BMP280_Altitude * (0.05)));
 80013a8:	4b17      	ldr	r3, [pc, #92]	; (8001408 <BMP280_Init+0x110>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f833 	bl	8000418 <__aeabi_f2d>
 80013b2:	a313      	add	r3, pc, #76	; (adr r3, 8001400 <BMP280_Init+0x108>)
 80013b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b8:	f7ff f886 	bl	80004c8 <__aeabi_dmul>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff fb30 	bl	8000a28 <__aeabi_d2f>
 80013c8:	4602      	mov	r2, r0
 80013ca:	4b12      	ldr	r3, [pc, #72]	; (8001414 <BMP280_Init+0x11c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4619      	mov	r1, r3
 80013d0:	4610      	mov	r0, r2
 80013d2:	f7ff fb7f 	bl	8000ad4 <__addsf3>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <BMP280_Init+0x11c>)
 80013dc:	601a      	str	r2, [r3, #0]
    for(int cnt = 0 ; cnt < 20 ; cnt++){
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	3301      	adds	r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2b13      	cmp	r3, #19
 80013e8:	ddd8      	ble.n	800139c <BMP280_Init+0xa4>

    }

    FixedAltitude = TemporaryAltitude;
 80013ea:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <BMP280_Init+0x11c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <BMP280_Init+0x120>)
 80013f0:	6013      	str	r3, [r2, #0]
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	f3af 8000 	nop.w
 8001400:	9999999a 	.word	0x9999999a
 8001404:	3fa99999 	.word	0x3fa99999
 8001408:	20000120 	.word	0x20000120
 800140c:	20000110 	.word	0x20000110
 8001410:	20000118 	.word	0x20000118
 8001414:	20000090 	.word	0x20000090
 8001418:	2000008c 	.word	0x2000008c

0800141c <BMP280_Get_CalibrationDatas>:


void BMP280_Get_CalibrationDatas(BMP280_HandleTypeDef *BMP280){
 800141c:	b580      	push	{r7, lr}
 800141e:	b08e      	sub	sp, #56	; 0x38
 8001420:	af04      	add	r7, sp, #16
 8001422:	6078      	str	r0, [r7, #4]

	uint8_t BMP280_CalibrationDatas[24] = {0};
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
	uint8_t CNT = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if(HAL_I2C_IsDeviceReady(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, 1, 500) != HAL_OK){
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6998      	ldr	r0, [r3, #24]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 8001446:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800144a:	2201      	movs	r2, #1
 800144c:	f001 fea4 	bl	8003198 <HAL_I2C_IsDeviceReady>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d005      	beq.n	8001462 <BMP280_Get_CalibrationDatas+0x46>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	f44f 7100 	mov.w	r1, #512	; 0x200
 800145c:	48a2      	ldr	r0, [pc, #648]	; (80016e8 <BMP280_Get_CalibrationDatas+0x2cc>)
 800145e:	f001 f9dd 	bl	800281c <HAL_GPIO_WritePin>

	}

	HAL_I2C_Mem_Read(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, Calibration_Address_Start, 1, &BMP280_CalibrationDatas[0], 24, 1000);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6998      	ldr	r0, [r3, #24]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 800146a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	2318      	movs	r3, #24
 8001472:	9301      	str	r3, [sp, #4]
 8001474:	f107 030c 	add.w	r3, r7, #12
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2301      	movs	r3, #1
 800147c:	2288      	movs	r2, #136	; 0x88
 800147e:	f001 fc23 	bl	8002cc8 <HAL_I2C_Mem_Read>

	BMP280->dig_T1 = (uint16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 8001482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001486:	3328      	adds	r3, #40	; 0x28
 8001488:	443b      	add	r3, r7
 800148a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800148e:	b21a      	sxth	r2, r3
 8001490:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001494:	3301      	adds	r3, #1
 8001496:	3328      	adds	r3, #40	; 0x28
 8001498:	443b      	add	r3, r7
 800149a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800149e:	021b      	lsls	r3, r3, #8
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	4313      	orrs	r3, r2
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	801a      	strh	r2, [r3, #0]
 80014ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014b0:	3302      	adds	r3, #2
 80014b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_T2 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 80014b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ba:	3328      	adds	r3, #40	; 0x28
 80014bc:	443b      	add	r3, r7
 80014be:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80014c2:	b21a      	sxth	r2, r3
 80014c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014c8:	3301      	adds	r3, #1
 80014ca:	3328      	adds	r3, #40	; 0x28
 80014cc:	443b      	add	r3, r7
 80014ce:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80014d2:	021b      	lsls	r3, r3, #8
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	b21a      	sxth	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	805a      	strh	r2, [r3, #2]
 80014de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014e2:	3302      	adds	r3, #2
 80014e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_T3 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 80014e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ec:	3328      	adds	r3, #40	; 0x28
 80014ee:	443b      	add	r3, r7
 80014f0:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80014f4:	b21a      	sxth	r2, r3
 80014f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014fa:	3301      	adds	r3, #1
 80014fc:	3328      	adds	r3, #40	; 0x28
 80014fe:	443b      	add	r3, r7
 8001500:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001504:	021b      	lsls	r3, r3, #8
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b21a      	sxth	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	809a      	strh	r2, [r3, #4]
 8001510:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001514:	3302      	adds	r3, #2
 8001516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P1 = (uint16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 800151a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800151e:	3328      	adds	r3, #40	; 0x28
 8001520:	443b      	add	r3, r7
 8001522:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001526:	b21a      	sxth	r2, r3
 8001528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800152c:	3301      	adds	r3, #1
 800152e:	3328      	adds	r3, #40	; 0x28
 8001530:	443b      	add	r3, r7
 8001532:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21b      	sxth	r3, r3
 800153a:	4313      	orrs	r3, r2
 800153c:	b21b      	sxth	r3, r3
 800153e:	b29a      	uxth	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	80da      	strh	r2, [r3, #6]
 8001544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001548:	3302      	adds	r3, #2
 800154a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P2 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 800154e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001552:	3328      	adds	r3, #40	; 0x28
 8001554:	443b      	add	r3, r7
 8001556:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800155a:	b21a      	sxth	r2, r3
 800155c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001560:	3301      	adds	r3, #1
 8001562:	3328      	adds	r3, #40	; 0x28
 8001564:	443b      	add	r3, r7
 8001566:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	b21b      	sxth	r3, r3
 800156e:	4313      	orrs	r3, r2
 8001570:	b21a      	sxth	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	811a      	strh	r2, [r3, #8]
 8001576:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800157a:	3302      	adds	r3, #2
 800157c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P3 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 8001580:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001584:	3328      	adds	r3, #40	; 0x28
 8001586:	443b      	add	r3, r7
 8001588:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800158c:	b21a      	sxth	r2, r3
 800158e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001592:	3301      	adds	r3, #1
 8001594:	3328      	adds	r3, #40	; 0x28
 8001596:	443b      	add	r3, r7
 8001598:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	b21b      	sxth	r3, r3
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b21a      	sxth	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	815a      	strh	r2, [r3, #10]
 80015a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015ac:	3302      	adds	r3, #2
 80015ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P4 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 80015b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015b6:	3328      	adds	r3, #40	; 0x28
 80015b8:	443b      	add	r3, r7
 80015ba:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80015be:	b21a      	sxth	r2, r3
 80015c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015c4:	3301      	adds	r3, #1
 80015c6:	3328      	adds	r3, #40	; 0x28
 80015c8:	443b      	add	r3, r7
 80015ca:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80015ce:	021b      	lsls	r3, r3, #8
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	819a      	strh	r2, [r3, #12]
 80015da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015de:	3302      	adds	r3, #2
 80015e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P5 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 80015e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015e8:	3328      	adds	r3, #40	; 0x28
 80015ea:	443b      	add	r3, r7
 80015ec:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80015f0:	b21a      	sxth	r2, r3
 80015f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015f6:	3301      	adds	r3, #1
 80015f8:	3328      	adds	r3, #40	; 0x28
 80015fa:	443b      	add	r3, r7
 80015fc:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21b      	sxth	r3, r3
 8001604:	4313      	orrs	r3, r2
 8001606:	b21a      	sxth	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	81da      	strh	r2, [r3, #14]
 800160c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001610:	3302      	adds	r3, #2
 8001612:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P6 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 8001616:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800161a:	3328      	adds	r3, #40	; 0x28
 800161c:	443b      	add	r3, r7
 800161e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001622:	b21a      	sxth	r2, r3
 8001624:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001628:	3301      	adds	r3, #1
 800162a:	3328      	adds	r3, #40	; 0x28
 800162c:	443b      	add	r3, r7
 800162e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	b21b      	sxth	r3, r3
 8001636:	4313      	orrs	r3, r2
 8001638:	b21a      	sxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	821a      	strh	r2, [r3, #16]
 800163e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001642:	3302      	adds	r3, #2
 8001644:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P7 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 8001648:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800164c:	3328      	adds	r3, #40	; 0x28
 800164e:	443b      	add	r3, r7
 8001650:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001654:	b21a      	sxth	r2, r3
 8001656:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800165a:	3301      	adds	r3, #1
 800165c:	3328      	adds	r3, #40	; 0x28
 800165e:	443b      	add	r3, r7
 8001660:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	b21b      	sxth	r3, r3
 8001668:	4313      	orrs	r3, r2
 800166a:	b21a      	sxth	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	825a      	strh	r2, [r3, #18]
 8001670:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001674:	3302      	adds	r3, #2
 8001676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P8 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 800167a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800167e:	3328      	adds	r3, #40	; 0x28
 8001680:	443b      	add	r3, r7
 8001682:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001686:	b21a      	sxth	r2, r3
 8001688:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800168c:	3301      	adds	r3, #1
 800168e:	3328      	adds	r3, #40	; 0x28
 8001690:	443b      	add	r3, r7
 8001692:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001696:	021b      	lsls	r3, r3, #8
 8001698:	b21b      	sxth	r3, r3
 800169a:	4313      	orrs	r3, r2
 800169c:	b21a      	sxth	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	829a      	strh	r2, [r3, #20]
 80016a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016a6:	3302      	adds	r3, #2
 80016a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	BMP280->dig_P9 =  (int16_t)((BMP280_CalibrationDatas[CNT]) | (BMP280_CalibrationDatas[CNT+1]<<8)); CNT+=2;
 80016ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016b0:	3328      	adds	r3, #40	; 0x28
 80016b2:	443b      	add	r3, r7
 80016b4:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016be:	3301      	adds	r3, #1
 80016c0:	3328      	adds	r3, #40	; 0x28
 80016c2:	443b      	add	r3, r7
 80016c4:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4313      	orrs	r3, r2
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	82da      	strh	r2, [r3, #22]
 80016d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016d8:	3302      	adds	r3, #2
 80016da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	; 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40010c00 	.word	0x40010c00

080016ec <BMP280_Set_DefaultParams>:


void BMP280_Set_DefaultParams(BMP280_Params_t *BMP280_Params){
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

	BMP280_Params->CommunicationMode = BMP280_I2C;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	715a      	strb	r2, [r3, #5]
	BMP280_Params->Filter = BMP280_Filter_X16;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2204      	movs	r2, #4
 80016fe:	70da      	strb	r2, [r3, #3]
	BMP280_Params->StandbyTime = BMP280_Standby_05;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	711a      	strb	r2, [r3, #4]
	BMP280_Params->Mode = BMP280_Mode_Normal;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2203      	movs	r2, #3
 800170a:	701a      	strb	r2, [r3, #0]
	BMP280_Params->Oversampling_Pressure = BMP280_Ultra_High_Resolution;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2205      	movs	r2, #5
 8001710:	705a      	strb	r2, [r3, #1]
	BMP280_Params->Oversampling_Temperature = BMP280_Ultra_High_Resolution;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2205      	movs	r2, #5
 8001716:	709a      	strb	r2, [r3, #2]

}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr

08001722 <BMP280_GetVal_TemperatureAndPressure>:


bool BMP280_GetVal_TemperatureAndPressure(BMP280_HandleTypeDef *BMP280, double *BMP280_Temperature, double *BMP280_Pressure, float *BMP280_Altitude){
 8001722:	b580      	push	{r7, lr}
 8001724:	b08e      	sub	sp, #56	; 0x38
 8001726:	af04      	add	r7, sp, #16
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	603b      	str	r3, [r7, #0]

	uint8_t PressTemp_MSB_LSB_XLSB[6] = {0};
 8001730:	2300      	movs	r3, #0
 8001732:	61bb      	str	r3, [r7, #24]
 8001734:	2300      	movs	r3, #0
 8001736:	83bb      	strh	r3, [r7, #28]
	int32_t RawTemperature;
	int32_t RawPressure;
	int32_t TempVarTotel;


	if(BMP280_Control_Status(BMP280) == true){
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f000 fbc5 	bl	8001ec8 <BMP280_Control_Status>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d056      	beq.n	80017f2 <BMP280_GetVal_TemperatureAndPressure+0xd0>


		HAL_I2C_Mem_Read(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, RawDataRegStartAddress, 1, PressTemp_MSB_LSB_XLSB, 6, 1000);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6998      	ldr	r0, [r3, #24]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 800174c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001750:	9302      	str	r3, [sp, #8]
 8001752:	2306      	movs	r3, #6
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	f107 0318 	add.w	r3, r7, #24
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2301      	movs	r3, #1
 800175e:	22f7      	movs	r2, #247	; 0xf7
 8001760:	f001 fab2 	bl	8002cc8 <HAL_I2C_Mem_Read>

		RawTemperature = (PressTemp_MSB_LSB_XLSB[3]<<12 | PressTemp_MSB_LSB_XLSB[4]<<4 | PressTemp_MSB_LSB_XLSB[5]>>4);
 8001764:	7efb      	ldrb	r3, [r7, #27]
 8001766:	031a      	lsls	r2, r3, #12
 8001768:	7f3b      	ldrb	r3, [r7, #28]
 800176a:	011b      	lsls	r3, r3, #4
 800176c:	4313      	orrs	r3, r2
 800176e:	7f7a      	ldrb	r2, [r7, #29]
 8001770:	0912      	lsrs	r2, r2, #4
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	4313      	orrs	r3, r2
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
		RawPressure = (PressTemp_MSB_LSB_XLSB[0]<<12 | PressTemp_MSB_LSB_XLSB[1]<<4 | PressTemp_MSB_LSB_XLSB[2]>>4);
 8001778:	7e3b      	ldrb	r3, [r7, #24]
 800177a:	031a      	lsls	r2, r3, #12
 800177c:	7e7b      	ldrb	r3, [r7, #25]
 800177e:	011b      	lsls	r3, r3, #4
 8001780:	4313      	orrs	r3, r2
 8001782:	7eba      	ldrb	r2, [r7, #26]
 8001784:	0912      	lsrs	r2, r2, #4
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	4313      	orrs	r3, r2
 800178a:	623b      	str	r3, [r7, #32]


		*BMP280_Temperature = (float)BMP280_Calculate_CompensatedTemperature(BMP280, RawTemperature,&TempVarTotel);
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	461a      	mov	r2, r3
 8001792:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001794:	68f8      	ldr	r0, [r7, #12]
 8001796:	f000 f883 	bl	80018a0 <BMP280_Calculate_CompensatedTemperature>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4610      	mov	r0, r2
 80017a0:	4619      	mov	r1, r3
 80017a2:	f7ff f941 	bl	8000a28 <__aeabi_d2f>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fe35 	bl	8000418 <__aeabi_f2d>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	68b9      	ldr	r1, [r7, #8]
 80017b4:	e9c1 2300 	strd	r2, r3, [r1]
		*BMP280_Pressure = (float)BMP280_Calculate_CompensatedPressure(BMP280, RawPressure, TempVarTotel);
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	461a      	mov	r2, r3
 80017bc:	6a39      	ldr	r1, [r7, #32]
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f000 f8b6 	bl	8001930 <BMP280_Calculate_CompensatedPressure>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f7ff f92c 	bl	8000a28 <__aeabi_d2f>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fe20 	bl	8000418 <__aeabi_f2d>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	6879      	ldr	r1, [r7, #4]
 80017de:	e9c1 2300 	strd	r2, r3, [r1]
		*BMP280_Altitude = (float)BMP280_Calculate_Altitude(BMP280_Pressure);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 f80c 	bl	8001800 <BMP280_Calculate_Altitude>
 80017e8:	4602      	mov	r2, r0
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	601a      	str	r2, [r3, #0]

		return 1;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <BMP280_GetVal_TemperatureAndPressure+0xd2>

	}
	else{

		return 0;
 80017f2:	2300      	movs	r3, #0

	}

}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3728      	adds	r7, #40	; 0x28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	0000      	movs	r0, r0
	...

08001800 <BMP280_Calculate_Altitude>:


float BMP280_Calculate_Altitude(double *BMP280_Pressure){
 8001800:	b5b0      	push	{r4, r5, r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

	return ((SeaLevelTemp / GradientTemp) * (1 - pow((*BMP280_Pressure / SeaLevelPress),((GasCoefficient * GradientTemp)/GravityAccel)))-FixedAltitude);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800180e:	a31c      	add	r3, pc, #112	; (adr r3, 8001880 <BMP280_Calculate_Altitude+0x80>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe ff82 	bl	800071c <__aeabi_ddiv>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	a319      	add	r3, pc, #100	; (adr r3, 8001888 <BMP280_Calculate_Altitude+0x88>)
 8001822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001826:	f002 fdc7 	bl	80043b8 <pow>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	f04f 0000 	mov.w	r0, #0
 8001832:	4919      	ldr	r1, [pc, #100]	; (8001898 <BMP280_Calculate_Altitude+0x98>)
 8001834:	f7fe fc90 	bl	8000158 <__aeabi_dsub>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	a313      	add	r3, pc, #76	; (adr r3, 8001890 <BMP280_Calculate_Altitude+0x90>)
 8001842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001846:	f7fe fe3f 	bl	80004c8 <__aeabi_dmul>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4614      	mov	r4, r2
 8001850:	461d      	mov	r5, r3
 8001852:	4b12      	ldr	r3, [pc, #72]	; (800189c <BMP280_Calculate_Altitude+0x9c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe fdde 	bl	8000418 <__aeabi_f2d>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4620      	mov	r0, r4
 8001862:	4629      	mov	r1, r5
 8001864:	f7fe fc78 	bl	8000158 <__aeabi_dsub>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f8da 	bl	8000a28 <__aeabi_d2f>
 8001874:	4603      	mov	r3, r0

}
 8001876:	4618      	mov	r0, r3
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bdb0      	pop	{r4, r5, r7, pc}
 800187e:	bf00      	nop
 8001880:	00000000 	.word	0x00000000
 8001884:	40f8bcd0 	.word	0x40f8bcd0
 8001888:	a0829b73 	.word	0xa0829b73
 800188c:	3fc85a7a 	.word	0x3fc85a7a
 8001890:	9d89d89d 	.word	0x9d89d89d
 8001894:	40e5a558 	.word	0x40e5a558
 8001898:	3ff00000 	.word	0x3ff00000
 800189c:	2000008c 	.word	0x2000008c

080018a0 <BMP280_Calculate_CompensatedTemperature>:


double BMP280_Calculate_CompensatedTemperature(BMP280_HandleTypeDef *BMP280, int32_t RawTemperature, int32_t *TempVarTotel){
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]

	int32_t var1, var2;

	var1 = ((((RawTemperature >> 3) - ((int32_t) BMP280->dig_T1 << 1)))
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	10da      	asrs	r2, r3, #3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	881b      	ldrh	r3, [r3, #0]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	1ad3      	subs	r3, r2, r3
			* (int32_t) BMP280->dig_T2) >> 11;
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80018be:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((RawTemperature >> 3) - ((int32_t) BMP280->dig_T1 << 1)))
 80018c2:	12db      	asrs	r3, r3, #11
 80018c4:	617b      	str	r3, [r7, #20]

	var2 = (((((RawTemperature >> 4) - (int32_t) BMP280->dig_T1)
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	111b      	asrs	r3, r3, #4
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	8812      	ldrh	r2, [r2, #0]
 80018ce:	1a9b      	subs	r3, r3, r2
			* ((RawTemperature >> 4) - (int32_t) BMP280->dig_T1)) >> 12)
 80018d0:	68ba      	ldr	r2, [r7, #8]
 80018d2:	1112      	asrs	r2, r2, #4
 80018d4:	68f9      	ldr	r1, [r7, #12]
 80018d6:	8809      	ldrh	r1, [r1, #0]
 80018d8:	1a52      	subs	r2, r2, r1
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	131b      	asrs	r3, r3, #12
			* (int32_t) BMP280->dig_T3) >> 14;
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80018e6:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((RawTemperature >> 4) - (int32_t) BMP280->dig_T1)
 80018ea:	139b      	asrs	r3, r3, #14
 80018ec:	613b      	str	r3, [r7, #16]

	*TempVarTotel = var1 + var2;
 80018ee:	697a      	ldr	r2, [r7, #20]
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	441a      	add	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	601a      	str	r2, [r3, #0]
	return ((float)((*TempVarTotel * 5 + 128) >> 8)/100);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	3380      	adds	r3, #128	; 0x80
 8001904:	121b      	asrs	r3, r3, #8
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff f998 	bl	8000c3c <__aeabi_i2f>
 800190c:	4603      	mov	r3, r0
 800190e:	4907      	ldr	r1, [pc, #28]	; (800192c <BMP280_Calculate_CompensatedTemperature+0x8c>)
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fa9b 	bl	8000e4c <__aeabi_fdiv>
 8001916:	4603      	mov	r3, r0
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fd7d 	bl	8000418 <__aeabi_f2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1

}
 8001922:	4610      	mov	r0, r2
 8001924:	4619      	mov	r1, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	42c80000 	.word	0x42c80000

08001930 <BMP280_Calculate_CompensatedPressure>:


double BMP280_Calculate_CompensatedPressure(BMP280_HandleTypeDef *BMP280, int32_t RawPressure,int32_t TempVarTotel){
 8001930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001934:	b0cc      	sub	sp, #304	; 0x130
 8001936:	af00      	add	r7, sp, #0
 8001938:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 800193c:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001940:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c

	int64_t var1, var2, p;

	var1 = (int64_t) TempVarTotel - 128000;
 8001944:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001948:	17da      	asrs	r2, r3, #31
 800194a:	461c      	mov	r4, r3
 800194c:	4615      	mov	r5, r2
 800194e:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001952:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001956:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	; 0x128
	var2 = var1 * var1 * (int64_t) BMP280->dig_P6;
 800195a:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800195e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001962:	fb03 f102 	mul.w	r1, r3, r2
 8001966:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800196a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800196e:	fb02 f303 	mul.w	r3, r2, r3
 8001972:	18ca      	adds	r2, r1, r3
 8001974:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001978:	fba3 8903 	umull	r8, r9, r3, r3
 800197c:	eb02 0309 	add.w	r3, r2, r9
 8001980:	4699      	mov	r9, r3
 8001982:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001986:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800198a:	b21b      	sxth	r3, r3
 800198c:	17da      	asrs	r2, r3, #31
 800198e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001992:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001996:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800199a:	4603      	mov	r3, r0
 800199c:	fb03 f209 	mul.w	r2, r3, r9
 80019a0:	460b      	mov	r3, r1
 80019a2:	fb08 f303 	mul.w	r3, r8, r3
 80019a6:	4413      	add	r3, r2
 80019a8:	4602      	mov	r2, r0
 80019aa:	fba8 2102 	umull	r2, r1, r8, r2
 80019ae:	f8c7 10c4 	str.w	r1, [r7, #196]	; 0xc4
 80019b2:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 80019b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80019ba:	4413      	add	r3, r2
 80019bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80019c0:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 80019c4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
 80019c8:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + ((var1 * (int64_t) BMP280->dig_P5) << 17);
 80019cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019d0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	17da      	asrs	r2, r3, #31
 80019d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80019dc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80019e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80019e4:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 80019e8:	462a      	mov	r2, r5
 80019ea:	fb02 f203 	mul.w	r2, r2, r3
 80019ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80019f2:	4621      	mov	r1, r4
 80019f4:	fb01 f303 	mul.w	r3, r1, r3
 80019f8:	441a      	add	r2, r3
 80019fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80019fe:	4621      	mov	r1, r4
 8001a00:	fba3 3101 	umull	r3, r1, r3, r1
 8001a04:	f8c7 1104 	str.w	r1, [r7, #260]	; 0x104
 8001a08:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001a10:	18d3      	adds	r3, r2, r3
 8001a12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001a16:	f04f 0000 	mov.w	r0, #0
 8001a1a:	f04f 0100 	mov.w	r1, #0
 8001a1e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001a22:	462b      	mov	r3, r5
 8001a24:	0459      	lsls	r1, r3, #17
 8001a26:	4622      	mov	r2, r4
 8001a28:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001a2c:	4623      	mov	r3, r4
 8001a2e:	0458      	lsls	r0, r3, #17
 8001a30:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001a34:	1814      	adds	r4, r2, r0
 8001a36:	643c      	str	r4, [r7, #64]	; 0x40
 8001a38:	414b      	adcs	r3, r1
 8001a3a:	647b      	str	r3, [r7, #68]	; 0x44
 8001a3c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001a40:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + (((int64_t) BMP280->dig_P4) << 35);
 8001a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a48:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a4c:	b21b      	sxth	r3, r3
 8001a4e:	17da      	asrs	r2, r3, #31
 8001a50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001a54:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001a58:	f04f 0000 	mov.w	r0, #0
 8001a5c:	f04f 0100 	mov.w	r1, #0
 8001a60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001a64:	00d9      	lsls	r1, r3, #3
 8001a66:	2000      	movs	r0, #0
 8001a68:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001a6c:	1814      	adds	r4, r2, r0
 8001a6e:	63bc      	str	r4, [r7, #56]	; 0x38
 8001a70:	414b      	adcs	r3, r1
 8001a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a74:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001a78:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = ((var1 * var1 * (int64_t) BMP280->dig_P3) >> 8)
 8001a7c:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001a80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001a84:	fb03 f102 	mul.w	r1, r3, r2
 8001a88:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001a8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001a90:	fb02 f303 	mul.w	r3, r2, r3
 8001a94:	18ca      	adds	r2, r1, r3
 8001a96:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001a9a:	fba3 3103 	umull	r3, r1, r3, r3
 8001a9e:	f8c7 10fc 	str.w	r1, [r7, #252]	; 0xfc
 8001aa2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001aa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001aaa:	18d3      	adds	r3, r2, r3
 8001aac:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001ab4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ab8:	b21b      	sxth	r3, r3
 8001aba:	17da      	asrs	r2, r3, #31
 8001abc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001ac0:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001ac4:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	; 0xf8
 8001ac8:	4622      	mov	r2, r4
 8001aca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001ace:	4641      	mov	r1, r8
 8001ad0:	fb01 f202 	mul.w	r2, r1, r2
 8001ad4:	464d      	mov	r5, r9
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	4621      	mov	r1, r4
 8001ada:	4603      	mov	r3, r0
 8001adc:	fb03 f305 	mul.w	r3, r3, r5
 8001ae0:	4413      	add	r3, r2
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4641      	mov	r1, r8
 8001ae6:	fba2 2101 	umull	r2, r1, r2, r1
 8001aea:	f8c7 10f4 	str.w	r1, [r7, #244]	; 0xf4
 8001aee:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001af2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001af6:	4413      	add	r3, r2
 8001af8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001afc:	f04f 0000 	mov.w	r0, #0
 8001b00:	f04f 0100 	mov.w	r1, #0
 8001b04:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001b08:	4623      	mov	r3, r4
 8001b0a:	0a18      	lsrs	r0, r3, #8
 8001b0c:	462a      	mov	r2, r5
 8001b0e:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001b12:	462b      	mov	r3, r5
 8001b14:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) BMP280->dig_P2) << 12);
 8001b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b1a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001b1e:	b21b      	sxth	r3, r3
 8001b20:	17da      	asrs	r2, r3, #31
 8001b22:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001b26:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001b2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b2e:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001b32:	464a      	mov	r2, r9
 8001b34:	fb02 f203 	mul.w	r2, r2, r3
 8001b38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001b3c:	4644      	mov	r4, r8
 8001b3e:	fb04 f303 	mul.w	r3, r4, r3
 8001b42:	441a      	add	r2, r3
 8001b44:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b48:	4644      	mov	r4, r8
 8001b4a:	fba3 3404 	umull	r3, r4, r3, r4
 8001b4e:	f8c7 40ec 	str.w	r4, [r7, #236]	; 0xec
 8001b52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001b56:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001b5a:	18d3      	adds	r3, r2, r3
 8001b5c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001b6c:	464c      	mov	r4, r9
 8001b6e:	0323      	lsls	r3, r4, #12
 8001b70:	46c4      	mov	ip, r8
 8001b72:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001b76:	4644      	mov	r4, r8
 8001b78:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) BMP280->dig_P3) >> 8)
 8001b7a:	1884      	adds	r4, r0, r2
 8001b7c:	633c      	str	r4, [r7, #48]	; 0x30
 8001b7e:	eb41 0303 	adc.w	r3, r1, r3
 8001b82:	637b      	str	r3, [r7, #52]	; 0x34
 8001b84:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001b88:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) BMP280->dig_P1) >> 33;
 8001b8c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001b90:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001b94:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001b98:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001ba0:	88db      	ldrh	r3, [r3, #6]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001baa:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001bae:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 8001bb2:	4622      	mov	r2, r4
 8001bb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001bb8:	4641      	mov	r1, r8
 8001bba:	fb01 f202 	mul.w	r2, r1, r2
 8001bbe:	464d      	mov	r5, r9
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	4621      	mov	r1, r4
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	fb03 f305 	mul.w	r3, r3, r5
 8001bca:	4413      	add	r3, r2
 8001bcc:	4602      	mov	r2, r0
 8001bce:	4641      	mov	r1, r8
 8001bd0:	fba2 2101 	umull	r2, r1, r2, r1
 8001bd4:	f8c7 10e4 	str.w	r1, [r7, #228]	; 0xe4
 8001bd8:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001bdc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001be0:	4413      	add	r3, r2
 8001be2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	104a      	asrs	r2, r1, #1
 8001bf6:	4629      	mov	r1, r5
 8001bf8:	17cb      	asrs	r3, r1, #31
 8001bfa:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128

	if (var1 == 0) {
 8001bfe:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001c02:	4313      	orrs	r3, r2
 8001c04:	d104      	bne.n	8001c10 <BMP280_Calculate_CompensatedPressure+0x2e0>
		return 0;  // avoid exception caused by division by zero
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	e154      	b.n	8001eba <BMP280_Calculate_CompensatedPressure+0x58a>
	}

	p = 1048576 - RawPressure;
 8001c10:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001c14:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001c18:	17da      	asrs	r2, r3, #31
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c1e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001c22:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001c26:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001c2a:	105b      	asrs	r3, r3, #1
 8001c2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001c30:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001c34:	07db      	lsls	r3, r3, #31
 8001c36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001c3a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001c3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001c42:	4604      	mov	r4, r0
 8001c44:	1aa4      	subs	r4, r4, r2
 8001c46:	67bc      	str	r4, [r7, #120]	; 0x78
 8001c48:	eb61 0303 	sbc.w	r3, r1, r3
 8001c4c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c4e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001c52:	4622      	mov	r2, r4
 8001c54:	462b      	mov	r3, r5
 8001c56:	1891      	adds	r1, r2, r2
 8001c58:	6239      	str	r1, [r7, #32]
 8001c5a:	415b      	adcs	r3, r3
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c62:	4621      	mov	r1, r4
 8001c64:	1851      	adds	r1, r2, r1
 8001c66:	61b9      	str	r1, [r7, #24]
 8001c68:	4629      	mov	r1, r5
 8001c6a:	414b      	adcs	r3, r1
 8001c6c:	61fb      	str	r3, [r7, #28]
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001c7a:	4649      	mov	r1, r9
 8001c7c:	018b      	lsls	r3, r1, #6
 8001c7e:	4641      	mov	r1, r8
 8001c80:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c84:	4641      	mov	r1, r8
 8001c86:	018a      	lsls	r2, r1, #6
 8001c88:	4641      	mov	r1, r8
 8001c8a:	1889      	adds	r1, r1, r2
 8001c8c:	6139      	str	r1, [r7, #16]
 8001c8e:	4649      	mov	r1, r9
 8001c90:	eb43 0101 	adc.w	r1, r3, r1
 8001c94:	6179      	str	r1, [r7, #20]
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f04f 0300 	mov.w	r3, #0
 8001c9e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001ca2:	4649      	mov	r1, r9
 8001ca4:	008b      	lsls	r3, r1, #2
 8001ca6:	46c4      	mov	ip, r8
 8001ca8:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001cac:	4641      	mov	r1, r8
 8001cae:	008a      	lsls	r2, r1, #2
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	4622      	mov	r2, r4
 8001cb8:	189b      	adds	r3, r3, r2
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	462a      	mov	r2, r5
 8001cc0:	eb42 0303 	adc.w	r3, r2, r3
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	f04f 0200 	mov.w	r2, #0
 8001cca:	f04f 0300 	mov.w	r3, #0
 8001cce:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001cd2:	4649      	mov	r1, r9
 8001cd4:	008b      	lsls	r3, r1, #2
 8001cd6:	46c4      	mov	ip, r8
 8001cd8:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001cdc:	4641      	mov	r1, r8
 8001cde:	008a      	lsls	r2, r1, #2
 8001ce0:	4610      	mov	r0, r2
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	4622      	mov	r2, r4
 8001ce8:	189b      	adds	r3, r3, r2
 8001cea:	673b      	str	r3, [r7, #112]	; 0x70
 8001cec:	462b      	mov	r3, r5
 8001cee:	460a      	mov	r2, r1
 8001cf0:	eb42 0303 	adc.w	r3, r2, r3
 8001cf4:	677b      	str	r3, [r7, #116]	; 0x74
 8001cf6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001cfa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001cfe:	f7ff f941 	bl	8000f84 <__aeabi_ldivmod>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	var1 = ((int64_t) BMP280->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001d0e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001d12:	b21b      	sxth	r3, r3
 8001d14:	17da      	asrs	r2, r3, #31
 8001d16:	66bb      	str	r3, [r7, #104]	; 0x68
 8001d18:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001d1a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001d1e:	f04f 0000 	mov.w	r0, #0
 8001d22:	f04f 0100 	mov.w	r1, #0
 8001d26:	0b50      	lsrs	r0, r2, #13
 8001d28:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d2c:	1359      	asrs	r1, r3, #13
 8001d2e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001d32:	462b      	mov	r3, r5
 8001d34:	fb00 f203 	mul.w	r2, r0, r3
 8001d38:	4623      	mov	r3, r4
 8001d3a:	fb03 f301 	mul.w	r3, r3, r1
 8001d3e:	4413      	add	r3, r2
 8001d40:	4622      	mov	r2, r4
 8001d42:	fba2 2100 	umull	r2, r1, r2, r0
 8001d46:	f8c7 10dc 	str.w	r1, [r7, #220]	; 0xdc
 8001d4a:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001d4e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001d52:	4413      	add	r3, r2
 8001d54:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001d58:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001d5c:	f04f 0000 	mov.w	r0, #0
 8001d60:	f04f 0100 	mov.w	r1, #0
 8001d64:	0b50      	lsrs	r0, r2, #13
 8001d66:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001d6a:	1359      	asrs	r1, r3, #13
 8001d6c:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001d70:	462b      	mov	r3, r5
 8001d72:	fb00 f203 	mul.w	r2, r0, r3
 8001d76:	4623      	mov	r3, r4
 8001d78:	fb03 f301 	mul.w	r3, r3, r1
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4622      	mov	r2, r4
 8001d80:	fba2 2100 	umull	r2, r1, r2, r0
 8001d84:	f8c7 10d4 	str.w	r1, [r7, #212]	; 0xd4
 8001d88:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001d8c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001d90:	4413      	add	r3, r2
 8001d92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001d96:	f04f 0200 	mov.w	r2, #0
 8001d9a:	f04f 0300 	mov.w	r3, #0
 8001d9e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001da2:	4621      	mov	r1, r4
 8001da4:	0e4a      	lsrs	r2, r1, #25
 8001da6:	4620      	mov	r0, r4
 8001da8:	4629      	mov	r1, r5
 8001daa:	460c      	mov	r4, r1
 8001dac:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001db0:	164b      	asrs	r3, r1, #25
 8001db2:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var2 = ((int64_t) BMP280->dig_P8 * p) >> 19;
 8001db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001dba:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001dbe:	b21b      	sxth	r3, r3
 8001dc0:	17da      	asrs	r2, r3, #31
 8001dc2:	663b      	str	r3, [r7, #96]	; 0x60
 8001dc4:	667a      	str	r2, [r7, #100]	; 0x64
 8001dc6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001dca:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001dce:	462a      	mov	r2, r5
 8001dd0:	fb02 f203 	mul.w	r2, r2, r3
 8001dd4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001dd8:	4621      	mov	r1, r4
 8001dda:	fb01 f303 	mul.w	r3, r1, r3
 8001dde:	4413      	add	r3, r2
 8001de0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001de4:	4621      	mov	r1, r4
 8001de6:	fba2 2101 	umull	r2, r1, r2, r1
 8001dea:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 8001dee:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001df2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001df6:	4413      	add	r3, r2
 8001df8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001e08:	4621      	mov	r1, r4
 8001e0a:	0cca      	lsrs	r2, r1, #19
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	4629      	mov	r1, r5
 8001e10:	460c      	mov	r4, r1
 8001e12:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001e16:	14cb      	asrs	r3, r1, #19
 8001e18:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) BMP280->dig_P7 << 4);
 8001e1c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8001e20:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001e24:	1884      	adds	r4, r0, r2
 8001e26:	65bc      	str	r4, [r7, #88]	; 0x58
 8001e28:	eb41 0303 	adc.w	r3, r1, r3
 8001e2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e2e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001e32:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001e36:	4621      	mov	r1, r4
 8001e38:	1889      	adds	r1, r1, r2
 8001e3a:	6539      	str	r1, [r7, #80]	; 0x50
 8001e3c:	4629      	mov	r1, r5
 8001e3e:	eb43 0101 	adc.w	r1, r3, r1
 8001e42:	6579      	str	r1, [r7, #84]	; 0x54
 8001e44:	f04f 0000 	mov.w	r0, #0
 8001e48:	f04f 0100 	mov.w	r1, #0
 8001e4c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001e50:	4623      	mov	r3, r4
 8001e52:	0a18      	lsrs	r0, r3, #8
 8001e54:	462a      	mov	r2, r5
 8001e56:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001e5a:	462b      	mov	r3, r5
 8001e5c:	1219      	asrs	r1, r3, #8
 8001e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e62:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001e66:	b21b      	sxth	r3, r3
 8001e68:	17da      	asrs	r2, r3, #31
 8001e6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e6c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	f04f 0300 	mov.w	r3, #0
 8001e76:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001e7a:	464c      	mov	r4, r9
 8001e7c:	0123      	lsls	r3, r4, #4
 8001e7e:	46c4      	mov	ip, r8
 8001e80:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001e84:	4644      	mov	r4, r8
 8001e86:	0122      	lsls	r2, r4, #4
 8001e88:	1884      	adds	r4, r0, r2
 8001e8a:	603c      	str	r4, [r7, #0]
 8001e8c:	eb41 0303 	adc.w	r3, r1, r3
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001e96:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	return ((float)p/256);
 8001e9a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8001e9e:	f7fe fee3 	bl	8000c68 <__aeabi_l2f>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe ffcf 	bl	8000e4c <__aeabi_fdiv>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fab1 	bl	8000418 <__aeabi_f2d>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1

}
 8001eba:	4610      	mov	r0, r2
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001ec8 <BMP280_Control_Status>:


bool BMP280_Control_Status(BMP280_HandleTypeDef *BMP280){
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af04      	add	r7, sp, #16
 8001ece:	6078      	str	r0, [r7, #4]

	HAL_I2C_Mem_Read(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, BMP280_Status_REG, 1, &BMP280->BMP280_Status, 1, 1000);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6998      	ldr	r0, [r3, #24]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3326      	adds	r3, #38	; 0x26
 8001edc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ee0:	9202      	str	r2, [sp, #8]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	9201      	str	r2, [sp, #4]
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	2301      	movs	r3, #1
 8001eea:	22f3      	movs	r2, #243	; 0xf3
 8001eec:	f000 feec 	bl	8002cc8 <HAL_I2C_Mem_Read>


	while(!(BMP280->BMP280_Status & 0x01)){
 8001ef0:	e00f      	b.n	8001f12 <BMP280_Control_Status+0x4a>

		HAL_I2C_Mem_Read(BMP280->i2c, BMP280->BMP280_I2C_ADDRESS, BMP280_Status_REG, 1, &BMP280->BMP280_Status, 1, 1000);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6998      	ldr	r0, [r3, #24]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	8c59      	ldrh	r1, [r3, #34]	; 0x22
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3326      	adds	r3, #38	; 0x26
 8001efe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f02:	9202      	str	r2, [sp, #8]
 8001f04:	2201      	movs	r2, #1
 8001f06:	9201      	str	r2, [sp, #4]
 8001f08:	9300      	str	r3, [sp, #0]
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	22f3      	movs	r2, #243	; 0xf3
 8001f0e:	f000 fedb 	bl	8002cc8 <HAL_I2C_Mem_Read>
	while(!(BMP280->BMP280_Status & 0x01)){
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0e8      	beq.n	8001ef2 <BMP280_Control_Status+0x2a>

	}

	return true;
 8001f20:	2301      	movs	r3, #1

}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f30:	f000 f9b2 	bl	8002298 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f34:	f000 f824 	bl	8001f80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f38:	f000 f896 	bl	8002068 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f3c:	f000 f866 	bl	800200c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

#ifdef BMP280_DEV

  BMP280_Set_DefaultParams(&BMP280.BMP280_Params);
 8001f40:	4809      	ldr	r0, [pc, #36]	; (8001f68 <main+0x3c>)
 8001f42:	f7ff fbd3 	bl	80016ec <BMP280_Set_DefaultParams>
  BMP280.BMP280_I2C_ADDRESS = BMP280_I2C_DEV_ADDRESS;
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <main+0x40>)
 8001f48:	22ec      	movs	r2, #236	; 0xec
 8001f4a:	845a      	strh	r2, [r3, #34]	; 0x22
  BMP280.i2c = &hi2c1;
 8001f4c:	4b07      	ldr	r3, [pc, #28]	; (8001f6c <main+0x40>)
 8001f4e:	4a08      	ldr	r2, [pc, #32]	; (8001f70 <main+0x44>)
 8001f50:	619a      	str	r2, [r3, #24]
  BMP280_Init(&BMP280);
 8001f52:	4806      	ldr	r0, [pc, #24]	; (8001f6c <main+0x40>)
 8001f54:	f7ff f9d0 	bl	80012f8 <BMP280_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	BMP280_GetVal_TemperatureAndPressure(&BMP280, &BMP280_Temperature, &BMP280_Pressure, &BMP280_Altitude);
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <main+0x48>)
 8001f5a:	4a07      	ldr	r2, [pc, #28]	; (8001f78 <main+0x4c>)
 8001f5c:	4907      	ldr	r1, [pc, #28]	; (8001f7c <main+0x50>)
 8001f5e:	4803      	ldr	r0, [pc, #12]	; (8001f6c <main+0x40>)
 8001f60:	f7ff fbdf 	bl	8001722 <BMP280_GetVal_TemperatureAndPressure>
 8001f64:	e7f8      	b.n	8001f58 <main+0x2c>
 8001f66:	bf00      	nop
 8001f68:	20000104 	.word	0x20000104
 8001f6c:	200000e8 	.word	0x200000e8
 8001f70:	20000094 	.word	0x20000094
 8001f74:	20000120 	.word	0x20000120
 8001f78:	20000110 	.word	0x20000110
 8001f7c:	20000118 	.word	0x20000118

08001f80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b090      	sub	sp, #64	; 0x40
 8001f84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f86:	f107 0318 	add.w	r3, r7, #24
 8001f8a:	2228      	movs	r2, #40	; 0x28
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f002 f9e0 	bl	8004354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f94:	1d3b      	adds	r3, r7, #4
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	60da      	str	r2, [r3, #12]
 8001fa0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001faa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fbc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fbe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fc4:	f107 0318 	add.w	r3, r7, #24
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f001 fdc7 	bl	8003b5c <HAL_RCC_OscConfig>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001fd4:	f000 f894 	bl	8002100 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fd8:	230f      	movs	r3, #15
 8001fda:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fe8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	2102      	movs	r1, #2
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f002 f834 	bl	8004060 <HAL_RCC_ClockConfig>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001ffe:	f000 f87f 	bl	8002100 <Error_Handler>
  }
}
 8002002:	bf00      	nop
 8002004:	3740      	adds	r7, #64	; 0x40
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <MX_I2C1_Init+0x50>)
 8002012:	4a13      	ldr	r2, [pc, #76]	; (8002060 <MX_I2C1_Init+0x54>)
 8002014:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002016:	4b11      	ldr	r3, [pc, #68]	; (800205c <MX_I2C1_Init+0x50>)
 8002018:	4a12      	ldr	r2, [pc, #72]	; (8002064 <MX_I2C1_Init+0x58>)
 800201a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <MX_I2C1_Init+0x50>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <MX_I2C1_Init+0x50>)
 8002024:	2200      	movs	r2, #0
 8002026:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <MX_I2C1_Init+0x50>)
 800202a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800202e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002030:	4b0a      	ldr	r3, [pc, #40]	; (800205c <MX_I2C1_Init+0x50>)
 8002032:	2200      	movs	r2, #0
 8002034:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002036:	4b09      	ldr	r3, [pc, #36]	; (800205c <MX_I2C1_Init+0x50>)
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800203c:	4b07      	ldr	r3, [pc, #28]	; (800205c <MX_I2C1_Init+0x50>)
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <MX_I2C1_Init+0x50>)
 8002044:	2200      	movs	r2, #0
 8002046:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002048:	4804      	ldr	r0, [pc, #16]	; (800205c <MX_I2C1_Init+0x50>)
 800204a:	f000 fbff 	bl	800284c <HAL_I2C_Init>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002054:	f000 f854 	bl	8002100 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000094 	.word	0x20000094
 8002060:	40005400 	.word	0x40005400
 8002064:	000186a0 	.word	0x000186a0

08002068 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206e:	f107 0310 	add.w	r3, r7, #16
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	609a      	str	r2, [r3, #8]
 800207a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800207c:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <MX_GPIO_Init+0x90>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	4a1d      	ldr	r2, [pc, #116]	; (80020f8 <MX_GPIO_Init+0x90>)
 8002082:	f043 0320 	orr.w	r3, r3, #32
 8002086:	6193      	str	r3, [r2, #24]
 8002088:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <MX_GPIO_Init+0x90>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f003 0320 	and.w	r3, r3, #32
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002094:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <MX_GPIO_Init+0x90>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	4a17      	ldr	r2, [pc, #92]	; (80020f8 <MX_GPIO_Init+0x90>)
 800209a:	f043 0304 	orr.w	r3, r3, #4
 800209e:	6193      	str	r3, [r2, #24]
 80020a0:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <MX_GPIO_Init+0x90>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <MX_GPIO_Init+0x90>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	4a11      	ldr	r2, [pc, #68]	; (80020f8 <MX_GPIO_Init+0x90>)
 80020b2:	f043 0308 	orr.w	r3, r3, #8
 80020b6:	6193      	str	r3, [r2, #24]
 80020b8:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <MX_GPIO_Init+0x90>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80020c4:	2200      	movs	r2, #0
 80020c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ca:	480c      	ldr	r0, [pc, #48]	; (80020fc <MX_GPIO_Init+0x94>)
 80020cc:	f000 fba6 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d6:	2301      	movs	r3, #1
 80020d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020de:	2302      	movs	r3, #2
 80020e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e2:	f107 0310 	add.w	r3, r7, #16
 80020e6:	4619      	mov	r1, r3
 80020e8:	4804      	ldr	r0, [pc, #16]	; (80020fc <MX_GPIO_Init+0x94>)
 80020ea:	f000 fa1b 	bl	8002524 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020ee:	bf00      	nop
 80020f0:	3720      	adds	r7, #32
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40010c00 	.word	0x40010c00

08002100 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002104:	b672      	cpsid	i
}
 8002106:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002108:	e7fe      	b.n	8002108 <Error_Handler+0x8>
	...

0800210c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002112:	4b15      	ldr	r3, [pc, #84]	; (8002168 <HAL_MspInit+0x5c>)
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	4a14      	ldr	r2, [pc, #80]	; (8002168 <HAL_MspInit+0x5c>)
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6193      	str	r3, [r2, #24]
 800211e:	4b12      	ldr	r3, [pc, #72]	; (8002168 <HAL_MspInit+0x5c>)
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800212a:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <HAL_MspInit+0x5c>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	4a0e      	ldr	r2, [pc, #56]	; (8002168 <HAL_MspInit+0x5c>)
 8002130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002134:	61d3      	str	r3, [r2, #28]
 8002136:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <HAL_MspInit+0x5c>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002142:	4b0a      	ldr	r3, [pc, #40]	; (800216c <HAL_MspInit+0x60>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	4a04      	ldr	r2, [pc, #16]	; (800216c <HAL_MspInit+0x60>)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800215e:	bf00      	nop
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr
 8002168:	40021000 	.word	0x40021000
 800216c:	40010000 	.word	0x40010000

08002170 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b088      	sub	sp, #32
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	609a      	str	r2, [r3, #8]
 8002184:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a16      	ldr	r2, [pc, #88]	; (80021e4 <HAL_I2C_MspInit+0x74>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d125      	bne.n	80021dc <HAL_I2C_MspInit+0x6c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002190:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <HAL_I2C_MspInit+0x78>)
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	4a14      	ldr	r2, [pc, #80]	; (80021e8 <HAL_I2C_MspInit+0x78>)
 8002196:	f043 0308 	orr.w	r3, r3, #8
 800219a:	6193      	str	r3, [r2, #24]
 800219c:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <HAL_I2C_MspInit+0x78>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f003 0308 	and.w	r3, r3, #8
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021a8:	23c0      	movs	r3, #192	; 0xc0
 80021aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ac:	2312      	movs	r3, #18
 80021ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021b4:	2303      	movs	r3, #3
 80021b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b8:	f107 0310 	add.w	r3, r7, #16
 80021bc:	4619      	mov	r1, r3
 80021be:	480b      	ldr	r0, [pc, #44]	; (80021ec <HAL_I2C_MspInit+0x7c>)
 80021c0:	f000 f9b0 	bl	8002524 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021c4:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <HAL_I2C_MspInit+0x78>)
 80021c6:	69db      	ldr	r3, [r3, #28]
 80021c8:	4a07      	ldr	r2, [pc, #28]	; (80021e8 <HAL_I2C_MspInit+0x78>)
 80021ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ce:	61d3      	str	r3, [r2, #28]
 80021d0:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <HAL_I2C_MspInit+0x78>)
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021dc:	bf00      	nop
 80021de:	3720      	adds	r7, #32
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40005400 	.word	0x40005400
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40010c00 	.word	0x40010c00

080021f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021f4:	e7fe      	b.n	80021f4 <NMI_Handler+0x4>

080021f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f6:	b480      	push	{r7}
 80021f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021fa:	e7fe      	b.n	80021fa <HardFault_Handler+0x4>

080021fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002200:	e7fe      	b.n	8002200 <MemManage_Handler+0x4>

08002202 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002202:	b480      	push	{r7}
 8002204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002206:	e7fe      	b.n	8002206 <BusFault_Handler+0x4>

08002208 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800220c:	e7fe      	b.n	800220c <UsageFault_Handler+0x4>

0800220e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	46bd      	mov	sp, r7
 8002216:	bc80      	pop	{r7}
 8002218:	4770      	bx	lr

0800221a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800221a:	b480      	push	{r7}
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr

08002226 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002226:	b480      	push	{r7}
 8002228:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002236:	f000 f875 	bl	8002324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}

0800223e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800223e:	b480      	push	{r7}
 8002240:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002242:	bf00      	nop
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
	...

0800224c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800224c:	f7ff fff7 	bl	800223e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002250:	480b      	ldr	r0, [pc, #44]	; (8002280 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002252:	490c      	ldr	r1, [pc, #48]	; (8002284 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002254:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002258:	e002      	b.n	8002260 <LoopCopyDataInit>

0800225a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800225c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800225e:	3304      	adds	r3, #4

08002260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002264:	d3f9      	bcc.n	800225a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002266:	4a09      	ldr	r2, [pc, #36]	; (800228c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002268:	4c09      	ldr	r4, [pc, #36]	; (8002290 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800226a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800226c:	e001      	b.n	8002272 <LoopFillZerobss>

0800226e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800226e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002270:	3204      	adds	r2, #4

08002272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002274:	d3fb      	bcc.n	800226e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002276:	f002 f87b 	bl	8004370 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800227a:	f7ff fe57 	bl	8001f2c <main>
  bx lr
 800227e:	4770      	bx	lr
  ldr r0, =_sdata
 8002280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002284:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002288:	08005258 	.word	0x08005258
  ldr r2, =_sbss
 800228c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002290:	20000260 	.word	0x20000260

08002294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002294:	e7fe      	b.n	8002294 <ADC1_2_IRQHandler>
	...

08002298 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800229c:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <HAL_Init+0x28>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a07      	ldr	r2, [pc, #28]	; (80022c0 <HAL_Init+0x28>)
 80022a2:	f043 0310 	orr.w	r3, r3, #16
 80022a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a8:	2003      	movs	r0, #3
 80022aa:	f000 f907 	bl	80024bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ae:	200f      	movs	r0, #15
 80022b0:	f000 f808 	bl	80022c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022b4:	f7ff ff2a 	bl	800210c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40022000 	.word	0x40022000

080022c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022cc:	4b12      	ldr	r3, [pc, #72]	; (8002318 <HAL_InitTick+0x54>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <HAL_InitTick+0x58>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	4619      	mov	r1, r3
 80022d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022da:	fbb3 f3f1 	udiv	r3, r3, r1
 80022de:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 f911 	bl	800250a <HAL_SYSTICK_Config>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e00e      	b.n	8002310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b0f      	cmp	r3, #15
 80022f6:	d80a      	bhi.n	800230e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f8:	2200      	movs	r2, #0
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002300:	f000 f8e7 	bl	80024d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002304:	4a06      	ldr	r2, [pc, #24]	; (8002320 <HAL_InitTick+0x5c>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e000      	b.n	8002310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000000 	.word	0x20000000
 800231c:	20000008 	.word	0x20000008
 8002320:	20000004 	.word	0x20000004

08002324 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002328:	4b05      	ldr	r3, [pc, #20]	; (8002340 <HAL_IncTick+0x1c>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4b05      	ldr	r3, [pc, #20]	; (8002344 <HAL_IncTick+0x20>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4413      	add	r3, r2
 8002334:	4a03      	ldr	r2, [pc, #12]	; (8002344 <HAL_IncTick+0x20>)
 8002336:	6013      	str	r3, [r2, #0]
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr
 8002340:	20000008 	.word	0x20000008
 8002344:	20000124 	.word	0x20000124

08002348 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return uwTick;
 800234c:	4b02      	ldr	r3, [pc, #8]	; (8002358 <HAL_GetTick+0x10>)
 800234e:	681b      	ldr	r3, [r3, #0]
}
 8002350:	4618      	mov	r0, r3
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr
 8002358:	20000124 	.word	0x20000124

0800235c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800236c:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002378:	4013      	ands	r3, r2
 800237a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002384:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800238c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800238e:	4a04      	ldr	r2, [pc, #16]	; (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	60d3      	str	r3, [r2, #12]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a8:	4b04      	ldr	r3, [pc, #16]	; (80023bc <__NVIC_GetPriorityGrouping+0x18>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	0a1b      	lsrs	r3, r3, #8
 80023ae:	f003 0307 	and.w	r3, r3, #7
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	6039      	str	r1, [r7, #0]
 80023ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	db0a      	blt.n	80023ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	490c      	ldr	r1, [pc, #48]	; (800240c <__NVIC_SetPriority+0x4c>)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	0112      	lsls	r2, r2, #4
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	440b      	add	r3, r1
 80023e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e8:	e00a      	b.n	8002400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4908      	ldr	r1, [pc, #32]	; (8002410 <__NVIC_SetPriority+0x50>)
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	3b04      	subs	r3, #4
 80023f8:	0112      	lsls	r2, r2, #4
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	440b      	add	r3, r1
 80023fe:	761a      	strb	r2, [r3, #24]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000e100 	.word	0xe000e100
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	; 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f1c3 0307 	rsb	r3, r3, #7
 800242e:	2b04      	cmp	r3, #4
 8002430:	bf28      	it	cs
 8002432:	2304      	movcs	r3, #4
 8002434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3304      	adds	r3, #4
 800243a:	2b06      	cmp	r3, #6
 800243c:	d902      	bls.n	8002444 <NVIC_EncodePriority+0x30>
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3b03      	subs	r3, #3
 8002442:	e000      	b.n	8002446 <NVIC_EncodePriority+0x32>
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002448:	f04f 32ff 	mov.w	r2, #4294967295
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43da      	mvns	r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	401a      	ands	r2, r3
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800245c:	f04f 31ff 	mov.w	r1, #4294967295
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	fa01 f303 	lsl.w	r3, r1, r3
 8002466:	43d9      	mvns	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	4313      	orrs	r3, r2
         );
}
 800246e:	4618      	mov	r0, r3
 8002470:	3724      	adds	r7, #36	; 0x24
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr

08002478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3b01      	subs	r3, #1
 8002484:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002488:	d301      	bcc.n	800248e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800248a:	2301      	movs	r3, #1
 800248c:	e00f      	b.n	80024ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800248e:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <SysTick_Config+0x40>)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002496:	210f      	movs	r1, #15
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f7ff ff90 	bl	80023c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <SysTick_Config+0x40>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a6:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <SysTick_Config+0x40>)
 80024a8:	2207      	movs	r2, #7
 80024aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	e000e010 	.word	0xe000e010

080024bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff ff49 	bl	800235c <__NVIC_SetPriorityGrouping>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b086      	sub	sp, #24
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	607a      	str	r2, [r7, #4]
 80024de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024e4:	f7ff ff5e 	bl	80023a4 <__NVIC_GetPriorityGrouping>
 80024e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	68b9      	ldr	r1, [r7, #8]
 80024ee:	6978      	ldr	r0, [r7, #20]
 80024f0:	f7ff ff90 	bl	8002414 <NVIC_EncodePriority>
 80024f4:	4602      	mov	r2, r0
 80024f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024fa:	4611      	mov	r1, r2
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff5f 	bl	80023c0 <__NVIC_SetPriority>
}
 8002502:	bf00      	nop
 8002504:	3718      	adds	r7, #24
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff ffb0 	bl	8002478 <SysTick_Config>
 8002518:	4603      	mov	r3, r0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002524:	b480      	push	{r7}
 8002526:	b08b      	sub	sp, #44	; 0x2c
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800252e:	2300      	movs	r3, #0
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002532:	2300      	movs	r3, #0
 8002534:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002536:	e161      	b.n	80027fc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002538:	2201      	movs	r2, #1
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	429a      	cmp	r2, r3
 8002552:	f040 8150 	bne.w	80027f6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	4a97      	ldr	r2, [pc, #604]	; (80027b8 <HAL_GPIO_Init+0x294>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d05e      	beq.n	800261e <HAL_GPIO_Init+0xfa>
 8002560:	4a95      	ldr	r2, [pc, #596]	; (80027b8 <HAL_GPIO_Init+0x294>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d875      	bhi.n	8002652 <HAL_GPIO_Init+0x12e>
 8002566:	4a95      	ldr	r2, [pc, #596]	; (80027bc <HAL_GPIO_Init+0x298>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d058      	beq.n	800261e <HAL_GPIO_Init+0xfa>
 800256c:	4a93      	ldr	r2, [pc, #588]	; (80027bc <HAL_GPIO_Init+0x298>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d86f      	bhi.n	8002652 <HAL_GPIO_Init+0x12e>
 8002572:	4a93      	ldr	r2, [pc, #588]	; (80027c0 <HAL_GPIO_Init+0x29c>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d052      	beq.n	800261e <HAL_GPIO_Init+0xfa>
 8002578:	4a91      	ldr	r2, [pc, #580]	; (80027c0 <HAL_GPIO_Init+0x29c>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d869      	bhi.n	8002652 <HAL_GPIO_Init+0x12e>
 800257e:	4a91      	ldr	r2, [pc, #580]	; (80027c4 <HAL_GPIO_Init+0x2a0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d04c      	beq.n	800261e <HAL_GPIO_Init+0xfa>
 8002584:	4a8f      	ldr	r2, [pc, #572]	; (80027c4 <HAL_GPIO_Init+0x2a0>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d863      	bhi.n	8002652 <HAL_GPIO_Init+0x12e>
 800258a:	4a8f      	ldr	r2, [pc, #572]	; (80027c8 <HAL_GPIO_Init+0x2a4>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d046      	beq.n	800261e <HAL_GPIO_Init+0xfa>
 8002590:	4a8d      	ldr	r2, [pc, #564]	; (80027c8 <HAL_GPIO_Init+0x2a4>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d85d      	bhi.n	8002652 <HAL_GPIO_Init+0x12e>
 8002596:	2b12      	cmp	r3, #18
 8002598:	d82a      	bhi.n	80025f0 <HAL_GPIO_Init+0xcc>
 800259a:	2b12      	cmp	r3, #18
 800259c:	d859      	bhi.n	8002652 <HAL_GPIO_Init+0x12e>
 800259e:	a201      	add	r2, pc, #4	; (adr r2, 80025a4 <HAL_GPIO_Init+0x80>)
 80025a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a4:	0800261f 	.word	0x0800261f
 80025a8:	080025f9 	.word	0x080025f9
 80025ac:	0800260b 	.word	0x0800260b
 80025b0:	0800264d 	.word	0x0800264d
 80025b4:	08002653 	.word	0x08002653
 80025b8:	08002653 	.word	0x08002653
 80025bc:	08002653 	.word	0x08002653
 80025c0:	08002653 	.word	0x08002653
 80025c4:	08002653 	.word	0x08002653
 80025c8:	08002653 	.word	0x08002653
 80025cc:	08002653 	.word	0x08002653
 80025d0:	08002653 	.word	0x08002653
 80025d4:	08002653 	.word	0x08002653
 80025d8:	08002653 	.word	0x08002653
 80025dc:	08002653 	.word	0x08002653
 80025e0:	08002653 	.word	0x08002653
 80025e4:	08002653 	.word	0x08002653
 80025e8:	08002601 	.word	0x08002601
 80025ec:	08002615 	.word	0x08002615
 80025f0:	4a76      	ldr	r2, [pc, #472]	; (80027cc <HAL_GPIO_Init+0x2a8>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d013      	beq.n	800261e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025f6:	e02c      	b.n	8002652 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	623b      	str	r3, [r7, #32]
          break;
 80025fe:	e029      	b.n	8002654 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	3304      	adds	r3, #4
 8002606:	623b      	str	r3, [r7, #32]
          break;
 8002608:	e024      	b.n	8002654 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	3308      	adds	r3, #8
 8002610:	623b      	str	r3, [r7, #32]
          break;
 8002612:	e01f      	b.n	8002654 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	330c      	adds	r3, #12
 800261a:	623b      	str	r3, [r7, #32]
          break;
 800261c:	e01a      	b.n	8002654 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d102      	bne.n	800262c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002626:	2304      	movs	r3, #4
 8002628:	623b      	str	r3, [r7, #32]
          break;
 800262a:	e013      	b.n	8002654 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d105      	bne.n	8002640 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002634:	2308      	movs	r3, #8
 8002636:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	69fa      	ldr	r2, [r7, #28]
 800263c:	611a      	str	r2, [r3, #16]
          break;
 800263e:	e009      	b.n	8002654 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002640:	2308      	movs	r3, #8
 8002642:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69fa      	ldr	r2, [r7, #28]
 8002648:	615a      	str	r2, [r3, #20]
          break;
 800264a:	e003      	b.n	8002654 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800264c:	2300      	movs	r3, #0
 800264e:	623b      	str	r3, [r7, #32]
          break;
 8002650:	e000      	b.n	8002654 <HAL_GPIO_Init+0x130>
          break;
 8002652:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	2bff      	cmp	r3, #255	; 0xff
 8002658:	d801      	bhi.n	800265e <HAL_GPIO_Init+0x13a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	e001      	b.n	8002662 <HAL_GPIO_Init+0x13e>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3304      	adds	r3, #4
 8002662:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2bff      	cmp	r3, #255	; 0xff
 8002668:	d802      	bhi.n	8002670 <HAL_GPIO_Init+0x14c>
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	e002      	b.n	8002676 <HAL_GPIO_Init+0x152>
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	3b08      	subs	r3, #8
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	210f      	movs	r1, #15
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	fa01 f303 	lsl.w	r3, r1, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	401a      	ands	r2, r3
 8002688:	6a39      	ldr	r1, [r7, #32]
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	fa01 f303 	lsl.w	r3, r1, r3
 8002690:	431a      	orrs	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 80a9 	beq.w	80027f6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026a4:	4b4a      	ldr	r3, [pc, #296]	; (80027d0 <HAL_GPIO_Init+0x2ac>)
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	4a49      	ldr	r2, [pc, #292]	; (80027d0 <HAL_GPIO_Init+0x2ac>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	6193      	str	r3, [r2, #24]
 80026b0:	4b47      	ldr	r3, [pc, #284]	; (80027d0 <HAL_GPIO_Init+0x2ac>)
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026bc:	4a45      	ldr	r2, [pc, #276]	; (80027d4 <HAL_GPIO_Init+0x2b0>)
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	089b      	lsrs	r3, r3, #2
 80026c2:	3302      	adds	r3, #2
 80026c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	f003 0303 	and.w	r3, r3, #3
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	220f      	movs	r2, #15
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	4013      	ands	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a3d      	ldr	r2, [pc, #244]	; (80027d8 <HAL_GPIO_Init+0x2b4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d00d      	beq.n	8002704 <HAL_GPIO_Init+0x1e0>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a3c      	ldr	r2, [pc, #240]	; (80027dc <HAL_GPIO_Init+0x2b8>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d007      	beq.n	8002700 <HAL_GPIO_Init+0x1dc>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a3b      	ldr	r2, [pc, #236]	; (80027e0 <HAL_GPIO_Init+0x2bc>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d101      	bne.n	80026fc <HAL_GPIO_Init+0x1d8>
 80026f8:	2302      	movs	r3, #2
 80026fa:	e004      	b.n	8002706 <HAL_GPIO_Init+0x1e2>
 80026fc:	2303      	movs	r3, #3
 80026fe:	e002      	b.n	8002706 <HAL_GPIO_Init+0x1e2>
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <HAL_GPIO_Init+0x1e2>
 8002704:	2300      	movs	r3, #0
 8002706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002708:	f002 0203 	and.w	r2, r2, #3
 800270c:	0092      	lsls	r2, r2, #2
 800270e:	4093      	lsls	r3, r2
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	4313      	orrs	r3, r2
 8002714:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002716:	492f      	ldr	r1, [pc, #188]	; (80027d4 <HAL_GPIO_Init+0x2b0>)
 8002718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271a:	089b      	lsrs	r3, r3, #2
 800271c:	3302      	adds	r3, #2
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d006      	beq.n	800273e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002730:	4b2c      	ldr	r3, [pc, #176]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	492b      	ldr	r1, [pc, #172]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	4313      	orrs	r3, r2
 800273a:	608b      	str	r3, [r1, #8]
 800273c:	e006      	b.n	800274c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800273e:	4b29      	ldr	r3, [pc, #164]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	43db      	mvns	r3, r3
 8002746:	4927      	ldr	r1, [pc, #156]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002748:	4013      	ands	r3, r2
 800274a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d006      	beq.n	8002766 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002758:	4b22      	ldr	r3, [pc, #136]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	4921      	ldr	r1, [pc, #132]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	4313      	orrs	r3, r2
 8002762:	60cb      	str	r3, [r1, #12]
 8002764:	e006      	b.n	8002774 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002766:	4b1f      	ldr	r3, [pc, #124]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	43db      	mvns	r3, r3
 800276e:	491d      	ldr	r1, [pc, #116]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002770:	4013      	ands	r3, r2
 8002772:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d006      	beq.n	800278e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002780:	4b18      	ldr	r3, [pc, #96]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	4917      	ldr	r1, [pc, #92]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	4313      	orrs	r3, r2
 800278a:	604b      	str	r3, [r1, #4]
 800278c:	e006      	b.n	800279c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800278e:	4b15      	ldr	r3, [pc, #84]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	43db      	mvns	r3, r3
 8002796:	4913      	ldr	r1, [pc, #76]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 8002798:	4013      	ands	r3, r2
 800279a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d01f      	beq.n	80027e8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80027a8:	4b0e      	ldr	r3, [pc, #56]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	490d      	ldr	r1, [pc, #52]	; (80027e4 <HAL_GPIO_Init+0x2c0>)
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	600b      	str	r3, [r1, #0]
 80027b4:	e01f      	b.n	80027f6 <HAL_GPIO_Init+0x2d2>
 80027b6:	bf00      	nop
 80027b8:	10320000 	.word	0x10320000
 80027bc:	10310000 	.word	0x10310000
 80027c0:	10220000 	.word	0x10220000
 80027c4:	10210000 	.word	0x10210000
 80027c8:	10120000 	.word	0x10120000
 80027cc:	10110000 	.word	0x10110000
 80027d0:	40021000 	.word	0x40021000
 80027d4:	40010000 	.word	0x40010000
 80027d8:	40010800 	.word	0x40010800
 80027dc:	40010c00 	.word	0x40010c00
 80027e0:	40011000 	.word	0x40011000
 80027e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_GPIO_Init+0x2f4>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	4909      	ldr	r1, [pc, #36]	; (8002818 <HAL_GPIO_Init+0x2f4>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	3301      	adds	r3, #1
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002802:	fa22 f303 	lsr.w	r3, r2, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	f47f ae96 	bne.w	8002538 <HAL_GPIO_Init+0x14>
  }
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	372c      	adds	r7, #44	; 0x2c
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr
 8002818:	40010400 	.word	0x40010400

0800281c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
 8002828:	4613      	mov	r3, r2
 800282a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002838:	e003      	b.n	8002842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	041a      	lsls	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	611a      	str	r2, [r3, #16]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e12b      	b.n	8002ab6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d106      	bne.n	8002878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7ff fc7c 	bl	8002170 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2224      	movs	r2, #36	; 0x24
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0201 	bic.w	r2, r2, #1
 800288e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800289e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028b0:	f001 fd1e 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 80028b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4a81      	ldr	r2, [pc, #516]	; (8002ac0 <HAL_I2C_Init+0x274>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d807      	bhi.n	80028d0 <HAL_I2C_Init+0x84>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4a80      	ldr	r2, [pc, #512]	; (8002ac4 <HAL_I2C_Init+0x278>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	bf94      	ite	ls
 80028c8:	2301      	movls	r3, #1
 80028ca:	2300      	movhi	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	e006      	b.n	80028de <HAL_I2C_Init+0x92>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a7d      	ldr	r2, [pc, #500]	; (8002ac8 <HAL_I2C_Init+0x27c>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	bf94      	ite	ls
 80028d8:	2301      	movls	r3, #1
 80028da:	2300      	movhi	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e0e7      	b.n	8002ab6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4a78      	ldr	r2, [pc, #480]	; (8002acc <HAL_I2C_Init+0x280>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	0c9b      	lsrs	r3, r3, #18
 80028f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	430a      	orrs	r2, r1
 8002904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	4a6a      	ldr	r2, [pc, #424]	; (8002ac0 <HAL_I2C_Init+0x274>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d802      	bhi.n	8002920 <HAL_I2C_Init+0xd4>
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	3301      	adds	r3, #1
 800291e:	e009      	b.n	8002934 <HAL_I2C_Init+0xe8>
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002926:	fb02 f303 	mul.w	r3, r2, r3
 800292a:	4a69      	ldr	r2, [pc, #420]	; (8002ad0 <HAL_I2C_Init+0x284>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	099b      	lsrs	r3, r3, #6
 8002932:	3301      	adds	r3, #1
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	430b      	orrs	r3, r1
 800293a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002946:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	495c      	ldr	r1, [pc, #368]	; (8002ac0 <HAL_I2C_Init+0x274>)
 8002950:	428b      	cmp	r3, r1
 8002952:	d819      	bhi.n	8002988 <HAL_I2C_Init+0x13c>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	1e59      	subs	r1, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002962:	1c59      	adds	r1, r3, #1
 8002964:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002968:	400b      	ands	r3, r1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00a      	beq.n	8002984 <HAL_I2C_Init+0x138>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	1e59      	subs	r1, r3, #1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	fbb1 f3f3 	udiv	r3, r1, r3
 800297c:	3301      	adds	r3, #1
 800297e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002982:	e051      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 8002984:	2304      	movs	r3, #4
 8002986:	e04f      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d111      	bne.n	80029b4 <HAL_I2C_Init+0x168>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1e58      	subs	r0, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	440b      	add	r3, r1
 800299e:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a2:	3301      	adds	r3, #1
 80029a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf0c      	ite	eq
 80029ac:	2301      	moveq	r3, #1
 80029ae:	2300      	movne	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	e012      	b.n	80029da <HAL_I2C_Init+0x18e>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	1e58      	subs	r0, r3, #1
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	0099      	lsls	r1, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ca:	3301      	adds	r3, #1
 80029cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	bf0c      	ite	eq
 80029d4:	2301      	moveq	r3, #1
 80029d6:	2300      	movne	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_I2C_Init+0x196>
 80029de:	2301      	movs	r3, #1
 80029e0:	e022      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d10e      	bne.n	8002a08 <HAL_I2C_Init+0x1bc>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	1e58      	subs	r0, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6859      	ldr	r1, [r3, #4]
 80029f2:	460b      	mov	r3, r1
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	440b      	add	r3, r1
 80029f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a06:	e00f      	b.n	8002a28 <HAL_I2C_Init+0x1dc>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1e58      	subs	r0, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6859      	ldr	r1, [r3, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	0099      	lsls	r1, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	6809      	ldr	r1, [r1, #0]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69da      	ldr	r2, [r3, #28]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6911      	ldr	r1, [r2, #16]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	68d2      	ldr	r2, [r2, #12]
 8002a62:	4311      	orrs	r1, r2
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0201 	orr.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3710      	adds	r7, #16
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	000186a0 	.word	0x000186a0
 8002ac4:	001e847f 	.word	0x001e847f
 8002ac8:	003d08ff 	.word	0x003d08ff
 8002acc:	431bde83 	.word	0x431bde83
 8002ad0:	10624dd3 	.word	0x10624dd3

08002ad4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	4608      	mov	r0, r1
 8002ade:	4611      	mov	r1, r2
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	817b      	strh	r3, [r7, #10]
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	813b      	strh	r3, [r7, #8]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002aee:	f7ff fc2b 	bl	8002348 <HAL_GetTick>
 8002af2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	f040 80d9 	bne.w	8002cb4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2319      	movs	r3, #25
 8002b08:	2201      	movs	r2, #1
 8002b0a:	496d      	ldr	r1, [pc, #436]	; (8002cc0 <HAL_I2C_Mem_Write+0x1ec>)
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 fdef 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e0cc      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d101      	bne.n	8002b2a <HAL_I2C_Mem_Write+0x56>
 8002b26:	2302      	movs	r3, #2
 8002b28:	e0c5      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d007      	beq.n	8002b50 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2221      	movs	r2, #33	; 0x21
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2240      	movs	r2, #64	; 0x40
 8002b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a3a      	ldr	r2, [r7, #32]
 8002b7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4a4d      	ldr	r2, [pc, #308]	; (8002cc4 <HAL_I2C_Mem_Write+0x1f0>)
 8002b90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b92:	88f8      	ldrh	r0, [r7, #6]
 8002b94:	893a      	ldrh	r2, [r7, #8]
 8002b96:	8979      	ldrh	r1, [r7, #10]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 fc26 	bl	80033f4 <I2C_RequestMemoryWrite>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d052      	beq.n	8002c54 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e081      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f000 feb4 	bl	8003924 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00d      	beq.n	8002bde <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d107      	bne.n	8002bda <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06b      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	781a      	ldrb	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	1c5a      	adds	r2, r3, #1
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	3b01      	subs	r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d11b      	bne.n	8002c54 <HAL_I2C_Mem_Write+0x180>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	781a      	ldrb	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1aa      	bne.n	8002bb2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f000 fea7 	bl	80039b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00d      	beq.n	8002c88 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	2b04      	cmp	r3, #4
 8002c72:	d107      	bne.n	8002c84 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c82:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e016      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e000      	b.n	8002cb6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002cb4:	2302      	movs	r3, #2
  }
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	00100002 	.word	0x00100002
 8002cc4:	ffff0000 	.word	0xffff0000

08002cc8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08c      	sub	sp, #48	; 0x30
 8002ccc:	af02      	add	r7, sp, #8
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	4611      	mov	r1, r2
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	817b      	strh	r3, [r7, #10]
 8002cda:	460b      	mov	r3, r1
 8002cdc:	813b      	strh	r3, [r7, #8]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ce6:	f7ff fb2f 	bl	8002348 <HAL_GetTick>
 8002cea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	f040 8244 	bne.w	8003182 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	2319      	movs	r3, #25
 8002d00:	2201      	movs	r2, #1
 8002d02:	4982      	ldr	r1, [pc, #520]	; (8002f0c <HAL_I2C_Mem_Read+0x244>)
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 fcf3 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002d10:	2302      	movs	r3, #2
 8002d12:	e237      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d101      	bne.n	8002d22 <HAL_I2C_Mem_Read+0x5a>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e230      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d007      	beq.n	8002d48 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0201 	orr.w	r2, r2, #1
 8002d46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2222      	movs	r2, #34	; 0x22
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2240      	movs	r2, #64	; 0x40
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4a62      	ldr	r2, [pc, #392]	; (8002f10 <HAL_I2C_Mem_Read+0x248>)
 8002d88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d8a:	88f8      	ldrh	r0, [r7, #6]
 8002d8c:	893a      	ldrh	r2, [r7, #8]
 8002d8e:	8979      	ldrh	r1, [r7, #10]
 8002d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d92:	9301      	str	r3, [sp, #4]
 8002d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	4603      	mov	r3, r0
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 fbc0 	bl	8003520 <I2C_RequestMemoryRead>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e1ec      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d113      	bne.n	8002dda <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002db2:	2300      	movs	r3, #0
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	61fb      	str	r3, [r7, #28]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	61fb      	str	r3, [r7, #28]
 8002dc6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	e1c0      	b.n	800315c <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d11e      	bne.n	8002e20 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002df0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002df2:	b672      	cpsid	i
}
 8002df4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002df6:	2300      	movs	r3, #0
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	61bb      	str	r3, [r7, #24]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	61bb      	str	r3, [r7, #24]
 8002e0a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e1a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e1c:	b662      	cpsie	i
}
 8002e1e:	e035      	b.n	8002e8c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d11e      	bne.n	8002e66 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e38:	b672      	cpsid	i
}
 8002e3a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e62:	b662      	cpsie	i
}
 8002e64:	e012      	b.n	8002e8c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e74:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e8c:	e166      	b.n	800315c <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e92:	2b03      	cmp	r3, #3
 8002e94:	f200 811f 	bhi.w	80030d6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d123      	bne.n	8002ee8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ea2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fdcd 	bl	8003a44 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e167      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	691a      	ldr	r2, [r3, #16]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ee6:	e139      	b.n	800315c <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d152      	bne.n	8002f96 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	4906      	ldr	r1, [pc, #24]	; (8002f14 <HAL_I2C_Mem_Read+0x24c>)
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 fbf8 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d008      	beq.n	8002f18 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e13c      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
 8002f0a:	bf00      	nop
 8002f0c:	00100002 	.word	0x00100002
 8002f10:	ffff0000 	.word	0xffff0000
 8002f14:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f18:	b672      	cpsid	i
}
 8002f1a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	691a      	ldr	r2, [r3, #16]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f5e:	b662      	cpsie	i
}
 8002f60:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6c:	b2d2      	uxtb	r2, r2
 8002f6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	1c5a      	adds	r2, r3, #1
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f94:	e0e2      	b.n	800315c <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	497b      	ldr	r1, [pc, #492]	; (800318c <HAL_I2C_Mem_Read+0x4c4>)
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fba5 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e0e9      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fbe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fc0:	b672      	cpsid	i
}
 8002fc2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	691a      	ldr	r2, [r3, #16]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002ff6:	4b66      	ldr	r3, [pc, #408]	; (8003190 <HAL_I2C_Mem_Read+0x4c8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	08db      	lsrs	r3, r3, #3
 8002ffc:	4a65      	ldr	r2, [pc, #404]	; (8003194 <HAL_I2C_Mem_Read+0x4cc>)
 8002ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8003002:	0a1a      	lsrs	r2, r3, #8
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	00da      	lsls	r2, r3, #3
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003010:	6a3b      	ldr	r3, [r7, #32]
 8003012:	3b01      	subs	r3, #1
 8003014:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003016:	6a3b      	ldr	r3, [r7, #32]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d118      	bne.n	800304e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	f043 0220 	orr.w	r2, r3, #32
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800303e:	b662      	cpsie	i
}
 8003040:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e09a      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b04      	cmp	r3, #4
 800305a:	d1d9      	bne.n	8003010 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800306a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307e:	1c5a      	adds	r2, r3, #1
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800309e:	b662      	cpsie	i
}
 80030a0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	1c5a      	adds	r2, r3, #1
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030d4:	e042      	b.n	800315c <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 fcb2 	bl	8003a44 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e04c      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003112:	b29b      	uxth	r3, r3
 8003114:	3b01      	subs	r3, #1
 8003116:	b29a      	uxth	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b04      	cmp	r3, #4
 8003128:	d118      	bne.n	800315c <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	691a      	ldr	r2, [r3, #16]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	b2d2      	uxtb	r2, r2
 8003136:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	1c5a      	adds	r2, r3, #1
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003160:	2b00      	cmp	r3, #0
 8003162:	f47f ae94 	bne.w	8002e8e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2220      	movs	r2, #32
 800316a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e000      	b.n	8003184 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003182:	2302      	movs	r3, #2
  }
}
 8003184:	4618      	mov	r0, r3
 8003186:	3728      	adds	r7, #40	; 0x28
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	00010004 	.word	0x00010004
 8003190:	20000000 	.word	0x20000000
 8003194:	14f8b589 	.word	0x14f8b589

08003198 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b08a      	sub	sp, #40	; 0x28
 800319c:	af02      	add	r7, sp, #8
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	607a      	str	r2, [r7, #4]
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	460b      	mov	r3, r1
 80031a6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80031a8:	f7ff f8ce 	bl	8002348 <HAL_GetTick>
 80031ac:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b20      	cmp	r3, #32
 80031bc:	f040 8111 	bne.w	80033e2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	2319      	movs	r3, #25
 80031c6:	2201      	movs	r2, #1
 80031c8:	4988      	ldr	r1, [pc, #544]	; (80033ec <HAL_I2C_IsDeviceReady+0x254>)
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f000 fa90 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80031d6:	2302      	movs	r3, #2
 80031d8:	e104      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d101      	bne.n	80031e8 <HAL_I2C_IsDeviceReady+0x50>
 80031e4:	2302      	movs	r3, #2
 80031e6:	e0fd      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d007      	beq.n	800320e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0201 	orr.w	r2, r2, #1
 800320c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800321c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2224      	movs	r2, #36	; 0x24
 8003222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4a70      	ldr	r2, [pc, #448]	; (80033f0 <HAL_I2C_IsDeviceReady+0x258>)
 8003230:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003240:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	9300      	str	r3, [sp, #0]
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2200      	movs	r2, #0
 800324a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 fa4e 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00d      	beq.n	8003276 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003268:	d103      	bne.n	8003272 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003270:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e0b6      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003276:	897b      	ldrh	r3, [r7, #10]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003284:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003286:	f7ff f85f 	bl	8002348 <HAL_GetTick>
 800328a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b02      	cmp	r3, #2
 8003298:	bf0c      	ite	eq
 800329a:	2301      	moveq	r3, #1
 800329c:	2300      	movne	r3, #0
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b0:	bf0c      	ite	eq
 80032b2:	2301      	moveq	r3, #1
 80032b4:	2300      	movne	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032ba:	e025      	b.n	8003308 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032bc:	f7ff f844 	bl	8002348 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d302      	bcc.n	80032d2 <HAL_I2C_IsDeviceReady+0x13a>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d103      	bne.n	80032da <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	22a0      	movs	r2, #160	; 0xa0
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	bf0c      	ite	eq
 80032e8:	2301      	moveq	r3, #1
 80032ea:	2300      	movne	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2ba0      	cmp	r3, #160	; 0xa0
 8003312:	d005      	beq.n	8003320 <HAL_I2C_IsDeviceReady+0x188>
 8003314:	7dfb      	ldrb	r3, [r7, #23]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d102      	bne.n	8003320 <HAL_I2C_IsDeviceReady+0x188>
 800331a:	7dbb      	ldrb	r3, [r7, #22]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0cd      	beq.n	80032bc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2220      	movs	r2, #32
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b02      	cmp	r3, #2
 8003334:	d129      	bne.n	800338a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003344:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003346:	2300      	movs	r3, #0
 8003348:	613b      	str	r3, [r7, #16]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2319      	movs	r3, #25
 8003362:	2201      	movs	r2, #1
 8003364:	4921      	ldr	r1, [pc, #132]	; (80033ec <HAL_I2C_IsDeviceReady+0x254>)
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 f9c2 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e036      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2220      	movs	r2, #32
 800337a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003386:	2300      	movs	r3, #0
 8003388:	e02c      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003398:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033a2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	2319      	movs	r3, #25
 80033aa:	2201      	movs	r2, #1
 80033ac:	490f      	ldr	r1, [pc, #60]	; (80033ec <HAL_I2C_IsDeviceReady+0x254>)
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 f99e 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e012      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	3301      	adds	r3, #1
 80033c2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	f4ff af32 	bcc.w	8003232 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2220      	movs	r2, #32
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80033e2:	2302      	movs	r3, #2
  }
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3720      	adds	r7, #32
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	00100002 	.word	0x00100002
 80033f0:	ffff0000 	.word	0xffff0000

080033f4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b088      	sub	sp, #32
 80033f8:	af02      	add	r7, sp, #8
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	4608      	mov	r0, r1
 80033fe:	4611      	mov	r1, r2
 8003400:	461a      	mov	r2, r3
 8003402:	4603      	mov	r3, r0
 8003404:	817b      	strh	r3, [r7, #10]
 8003406:	460b      	mov	r3, r1
 8003408:	813b      	strh	r3, [r7, #8]
 800340a:	4613      	mov	r3, r2
 800340c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800341c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	2200      	movs	r2, #0
 8003426:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f960 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003444:	d103      	bne.n	800344e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800344c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e05f      	b.n	8003512 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003452:	897b      	ldrh	r3, [r7, #10]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003460:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003464:	6a3a      	ldr	r2, [r7, #32]
 8003466:	492d      	ldr	r1, [pc, #180]	; (800351c <I2C_RequestMemoryWrite+0x128>)
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 f9bb 	bl	80037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e04c      	b.n	8003512 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003478:	2300      	movs	r3, #0
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800348e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003490:	6a39      	ldr	r1, [r7, #32]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 fa46 	bl	8003924 <I2C_WaitOnTXEFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00d      	beq.n	80034ba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d107      	bne.n	80034b6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e02b      	b.n	8003512 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d105      	bne.n	80034cc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034c0:	893b      	ldrh	r3, [r7, #8]
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	611a      	str	r2, [r3, #16]
 80034ca:	e021      	b.n	8003510 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034cc:	893b      	ldrh	r3, [r7, #8]
 80034ce:	0a1b      	lsrs	r3, r3, #8
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034dc:	6a39      	ldr	r1, [r7, #32]
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 fa20 	bl	8003924 <I2C_WaitOnTXEFlagUntilTimeout>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00d      	beq.n	8003506 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d107      	bne.n	8003502 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003500:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e005      	b.n	8003512 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003506:	893b      	ldrh	r3, [r7, #8]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	00010002 	.word	0x00010002

08003520 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b088      	sub	sp, #32
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	4608      	mov	r0, r1
 800352a:	4611      	mov	r1, r2
 800352c:	461a      	mov	r2, r3
 800352e:	4603      	mov	r3, r0
 8003530:	817b      	strh	r3, [r7, #10]
 8003532:	460b      	mov	r3, r1
 8003534:	813b      	strh	r3, [r7, #8]
 8003536:	4613      	mov	r3, r2
 8003538:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003548:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003558:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800355a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	2200      	movs	r2, #0
 8003562:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 f8c2 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00d      	beq.n	800358e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800357c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003580:	d103      	bne.n	800358a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003588:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e0aa      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800358e:	897b      	ldrh	r3, [r7, #10]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800359c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	6a3a      	ldr	r2, [r7, #32]
 80035a2:	4952      	ldr	r1, [pc, #328]	; (80036ec <I2C_RequestMemoryRead+0x1cc>)
 80035a4:	68f8      	ldr	r0, [r7, #12]
 80035a6:	f000 f91d 	bl	80037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e097      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	617b      	str	r3, [r7, #20]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035cc:	6a39      	ldr	r1, [r7, #32]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 f9a8 	bl	8003924 <I2C_WaitOnTXEFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00d      	beq.n	80035f6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d107      	bne.n	80035f2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e076      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035f6:	88fb      	ldrh	r3, [r7, #6]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d105      	bne.n	8003608 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035fc:	893b      	ldrh	r3, [r7, #8]
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	611a      	str	r2, [r3, #16]
 8003606:	e021      	b.n	800364c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003608:	893b      	ldrh	r3, [r7, #8]
 800360a:	0a1b      	lsrs	r3, r3, #8
 800360c:	b29b      	uxth	r3, r3
 800360e:	b2da      	uxtb	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003616:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003618:	6a39      	ldr	r1, [r7, #32]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f982 	bl	8003924 <I2C_WaitOnTXEFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00d      	beq.n	8003642 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	2b04      	cmp	r3, #4
 800362c:	d107      	bne.n	800363e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800363c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e050      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003642:	893b      	ldrh	r3, [r7, #8]
 8003644:	b2da      	uxtb	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800364c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800364e:	6a39      	ldr	r1, [r7, #32]
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 f967 	bl	8003924 <I2C_WaitOnTXEFlagUntilTimeout>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00d      	beq.n	8003678 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	2b04      	cmp	r3, #4
 8003662:	d107      	bne.n	8003674 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003672:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e035      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003686:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	6a3b      	ldr	r3, [r7, #32]
 800368e:	2200      	movs	r2, #0
 8003690:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f82b 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00d      	beq.n	80036bc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ae:	d103      	bne.n	80036b8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e013      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036bc:	897b      	ldrh	r3, [r7, #10]
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	6a3a      	ldr	r2, [r7, #32]
 80036d0:	4906      	ldr	r1, [pc, #24]	; (80036ec <I2C_RequestMemoryRead+0x1cc>)
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 f886 	bl	80037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	00010002 	.word	0x00010002

080036f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	4613      	mov	r3, r2
 80036fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003700:	e048      	b.n	8003794 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003708:	d044      	beq.n	8003794 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800370a:	f7fe fe1d 	bl	8002348 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d302      	bcc.n	8003720 <I2C_WaitOnFlagUntilTimeout+0x30>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d139      	bne.n	8003794 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	0c1b      	lsrs	r3, r3, #16
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b01      	cmp	r3, #1
 8003728:	d10d      	bne.n	8003746 <I2C_WaitOnFlagUntilTimeout+0x56>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	43da      	mvns	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	4013      	ands	r3, r2
 8003736:	b29b      	uxth	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	bf0c      	ite	eq
 800373c:	2301      	moveq	r3, #1
 800373e:	2300      	movne	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	461a      	mov	r2, r3
 8003744:	e00c      	b.n	8003760 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	43da      	mvns	r2, r3
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	4013      	ands	r3, r2
 8003752:	b29b      	uxth	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	bf0c      	ite	eq
 8003758:	2301      	moveq	r3, #1
 800375a:	2300      	movne	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	429a      	cmp	r2, r3
 8003764:	d116      	bne.n	8003794 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2220      	movs	r2, #32
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	f043 0220 	orr.w	r2, r3, #32
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e023      	b.n	80037dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	0c1b      	lsrs	r3, r3, #16
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b01      	cmp	r3, #1
 800379c:	d10d      	bne.n	80037ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	43da      	mvns	r2, r3
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4013      	ands	r3, r2
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	e00c      	b.n	80037d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	43da      	mvns	r2, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	4013      	ands	r3, r2
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	bf0c      	ite	eq
 80037cc:	2301      	moveq	r3, #1
 80037ce:	2300      	movne	r3, #0
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	461a      	mov	r2, r3
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d093      	beq.n	8003702 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037f2:	e071      	b.n	80038d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003802:	d123      	bne.n	800384c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003812:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800381c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f043 0204 	orr.w	r2, r3, #4
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e067      	b.n	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003852:	d041      	beq.n	80038d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003854:	f7fe fd78 	bl	8002348 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	429a      	cmp	r2, r3
 8003862:	d302      	bcc.n	800386a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d136      	bne.n	80038d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	0c1b      	lsrs	r3, r3, #16
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b01      	cmp	r3, #1
 8003872:	d10c      	bne.n	800388e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	43da      	mvns	r2, r3
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	4013      	ands	r3, r2
 8003880:	b29b      	uxth	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	bf14      	ite	ne
 8003886:	2301      	movne	r3, #1
 8003888:	2300      	moveq	r3, #0
 800388a:	b2db      	uxtb	r3, r3
 800388c:	e00b      	b.n	80038a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	43da      	mvns	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	4013      	ands	r3, r2
 800389a:	b29b      	uxth	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	bf14      	ite	ne
 80038a0:	2301      	movne	r3, #1
 80038a2:	2300      	moveq	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d016      	beq.n	80038d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2220      	movs	r2, #32
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	f043 0220 	orr.w	r2, r3, #32
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e021      	b.n	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	0c1b      	lsrs	r3, r3, #16
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d10c      	bne.n	80038fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	43da      	mvns	r2, r3
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	4013      	ands	r3, r2
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	bf14      	ite	ne
 80038f4:	2301      	movne	r3, #1
 80038f6:	2300      	moveq	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	e00b      	b.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	43da      	mvns	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4013      	ands	r3, r2
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	bf14      	ite	ne
 800390e:	2301      	movne	r3, #1
 8003910:	2300      	moveq	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	f47f af6d 	bne.w	80037f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003930:	e034      	b.n	800399c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f8e3 	bl	8003afe <I2C_IsAcknowledgeFailed>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e034      	b.n	80039ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003948:	d028      	beq.n	800399c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394a:	f7fe fcfd 	bl	8002348 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	429a      	cmp	r2, r3
 8003958:	d302      	bcc.n	8003960 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d11d      	bne.n	800399c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396a:	2b80      	cmp	r3, #128	; 0x80
 800396c:	d016      	beq.n	800399c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	f043 0220 	orr.w	r2, r3, #32
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e007      	b.n	80039ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a6:	2b80      	cmp	r3, #128	; 0x80
 80039a8:	d1c3      	bne.n	8003932 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039c0:	e034      	b.n	8003a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f000 f89b 	bl	8003afe <I2C_IsAcknowledgeFailed>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d001      	beq.n	80039d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e034      	b.n	8003a3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d8:	d028      	beq.n	8003a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039da:	f7fe fcb5 	bl	8002348 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	68ba      	ldr	r2, [r7, #8]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d302      	bcc.n	80039f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d11d      	bne.n	8003a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	f003 0304 	and.w	r3, r3, #4
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	d016      	beq.n	8003a2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2220      	movs	r2, #32
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	f043 0220 	orr.w	r2, r3, #32
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e007      	b.n	8003a3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b04      	cmp	r3, #4
 8003a38:	d1c3      	bne.n	80039c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a50:	e049      	b.n	8003ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	f003 0310 	and.w	r3, r3, #16
 8003a5c:	2b10      	cmp	r3, #16
 8003a5e:	d119      	bne.n	8003a94 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f06f 0210 	mvn.w	r2, #16
 8003a68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e030      	b.n	8003af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a94:	f7fe fc58 	bl	8002348 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d302      	bcc.n	8003aaa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d11d      	bne.n	8003ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab4:	2b40      	cmp	r3, #64	; 0x40
 8003ab6:	d016      	beq.n	8003ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	f043 0220 	orr.w	r2, r3, #32
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e007      	b.n	8003af6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af0:	2b40      	cmp	r3, #64	; 0x40
 8003af2:	d1ae      	bne.n	8003a52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3710      	adds	r7, #16
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b14:	d11b      	bne.n	8003b4e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b1e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2220      	movs	r2, #32
 8003b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	f043 0204 	orr.w	r2, r3, #4
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr
	...

08003b5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e272      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 8087 	beq.w	8003c8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b7c:	4b92      	ldr	r3, [pc, #584]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f003 030c 	and.w	r3, r3, #12
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d00c      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b88:	4b8f      	ldr	r3, [pc, #572]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 030c 	and.w	r3, r3, #12
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d112      	bne.n	8003bba <HAL_RCC_OscConfig+0x5e>
 8003b94:	4b8c      	ldr	r3, [pc, #560]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba0:	d10b      	bne.n	8003bba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba2:	4b89      	ldr	r3, [pc, #548]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d06c      	beq.n	8003c88 <HAL_RCC_OscConfig+0x12c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d168      	bne.n	8003c88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e24c      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc2:	d106      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x76>
 8003bc4:	4b80      	ldr	r3, [pc, #512]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a7f      	ldr	r2, [pc, #508]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bce:	6013      	str	r3, [r2, #0]
 8003bd0:	e02e      	b.n	8003c30 <HAL_RCC_OscConfig+0xd4>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x98>
 8003bda:	4b7b      	ldr	r3, [pc, #492]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a7a      	ldr	r2, [pc, #488]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	4b78      	ldr	r3, [pc, #480]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a77      	ldr	r2, [pc, #476]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	e01d      	b.n	8003c30 <HAL_RCC_OscConfig+0xd4>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bfc:	d10c      	bne.n	8003c18 <HAL_RCC_OscConfig+0xbc>
 8003bfe:	4b72      	ldr	r3, [pc, #456]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a71      	ldr	r2, [pc, #452]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	4b6f      	ldr	r3, [pc, #444]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a6e      	ldr	r2, [pc, #440]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e00b      	b.n	8003c30 <HAL_RCC_OscConfig+0xd4>
 8003c18:	4b6b      	ldr	r3, [pc, #428]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a6a      	ldr	r2, [pc, #424]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c22:	6013      	str	r3, [r2, #0]
 8003c24:	4b68      	ldr	r3, [pc, #416]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a67      	ldr	r2, [pc, #412]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d013      	beq.n	8003c60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c38:	f7fe fb86 	bl	8002348 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c40:	f7fe fb82 	bl	8002348 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	; 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e200      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c52:	4b5d      	ldr	r3, [pc, #372]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCC_OscConfig+0xe4>
 8003c5e:	e014      	b.n	8003c8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c60:	f7fe fb72 	bl	8002348 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fe fb6e 	bl	8002348 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	; 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e1ec      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c7a:	4b53      	ldr	r3, [pc, #332]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1f0      	bne.n	8003c68 <HAL_RCC_OscConfig+0x10c>
 8003c86:	e000      	b.n	8003c8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d063      	beq.n	8003d5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c96:	4b4c      	ldr	r3, [pc, #304]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f003 030c 	and.w	r3, r3, #12
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00b      	beq.n	8003cba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ca2:	4b49      	ldr	r3, [pc, #292]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d11c      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x18c>
 8003cae:	4b46      	ldr	r3, [pc, #280]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d116      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cba:	4b43      	ldr	r3, [pc, #268]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x176>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d001      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e1c0      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd2:	4b3d      	ldr	r3, [pc, #244]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4939      	ldr	r1, [pc, #228]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce6:	e03a      	b.n	8003d5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d020      	beq.n	8003d32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cf0:	4b36      	ldr	r3, [pc, #216]	; (8003dcc <HAL_RCC_OscConfig+0x270>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf6:	f7fe fb27 	bl	8002348 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfc:	e008      	b.n	8003d10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cfe:	f7fe fb23 	bl	8002348 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e1a1      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d10:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0f0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d1c:	4b2a      	ldr	r3, [pc, #168]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	4927      	ldr	r1, [pc, #156]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	600b      	str	r3, [r1, #0]
 8003d30:	e015      	b.n	8003d5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d32:	4b26      	ldr	r3, [pc, #152]	; (8003dcc <HAL_RCC_OscConfig+0x270>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fe fb06 	bl	8002348 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d40:	f7fe fb02 	bl	8002348 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e180      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d52:	4b1d      	ldr	r3, [pc, #116]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d03a      	beq.n	8003de0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d019      	beq.n	8003da6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d72:	4b17      	ldr	r3, [pc, #92]	; (8003dd0 <HAL_RCC_OscConfig+0x274>)
 8003d74:	2201      	movs	r2, #1
 8003d76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d78:	f7fe fae6 	bl	8002348 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d80:	f7fe fae2 	bl	8002348 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e160      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d92:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0f0      	beq.n	8003d80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d9e:	2001      	movs	r0, #1
 8003da0:	f000 faba 	bl	8004318 <RCC_Delay>
 8003da4:	e01c      	b.n	8003de0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003da6:	4b0a      	ldr	r3, [pc, #40]	; (8003dd0 <HAL_RCC_OscConfig+0x274>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dac:	f7fe facc 	bl	8002348 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db2:	e00f      	b.n	8003dd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003db4:	f7fe fac8 	bl	8002348 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d908      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e146      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
 8003dc6:	bf00      	nop
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	42420000 	.word	0x42420000
 8003dd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd4:	4b92      	ldr	r3, [pc, #584]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1e9      	bne.n	8003db4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 80a6 	beq.w	8003f3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dee:	2300      	movs	r3, #0
 8003df0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003df2:	4b8b      	ldr	r3, [pc, #556]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10d      	bne.n	8003e1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dfe:	4b88      	ldr	r3, [pc, #544]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	4a87      	ldr	r2, [pc, #540]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e08:	61d3      	str	r3, [r2, #28]
 8003e0a:	4b85      	ldr	r3, [pc, #532]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e12:	60bb      	str	r3, [r7, #8]
 8003e14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e16:	2301      	movs	r3, #1
 8003e18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1a:	4b82      	ldr	r3, [pc, #520]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d118      	bne.n	8003e58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e26:	4b7f      	ldr	r3, [pc, #508]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a7e      	ldr	r2, [pc, #504]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e32:	f7fe fa89 	bl	8002348 <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e38:	e008      	b.n	8003e4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e3a:	f7fe fa85 	bl	8002348 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b64      	cmp	r3, #100	; 0x64
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e103      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4c:	4b75      	ldr	r3, [pc, #468]	; (8004024 <HAL_RCC_OscConfig+0x4c8>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d0f0      	beq.n	8003e3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d106      	bne.n	8003e6e <HAL_RCC_OscConfig+0x312>
 8003e60:	4b6f      	ldr	r3, [pc, #444]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	4a6e      	ldr	r2, [pc, #440]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e66:	f043 0301 	orr.w	r3, r3, #1
 8003e6a:	6213      	str	r3, [r2, #32]
 8003e6c:	e02d      	b.n	8003eca <HAL_RCC_OscConfig+0x36e>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10c      	bne.n	8003e90 <HAL_RCC_OscConfig+0x334>
 8003e76:	4b6a      	ldr	r3, [pc, #424]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	6a1b      	ldr	r3, [r3, #32]
 8003e7a:	4a69      	ldr	r2, [pc, #420]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	f023 0301 	bic.w	r3, r3, #1
 8003e80:	6213      	str	r3, [r2, #32]
 8003e82:	4b67      	ldr	r3, [pc, #412]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	4a66      	ldr	r2, [pc, #408]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	f023 0304 	bic.w	r3, r3, #4
 8003e8c:	6213      	str	r3, [r2, #32]
 8003e8e:	e01c      	b.n	8003eca <HAL_RCC_OscConfig+0x36e>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	2b05      	cmp	r3, #5
 8003e96:	d10c      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x356>
 8003e98:	4b61      	ldr	r3, [pc, #388]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	4a60      	ldr	r2, [pc, #384]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	f043 0304 	orr.w	r3, r3, #4
 8003ea2:	6213      	str	r3, [r2, #32]
 8003ea4:	4b5e      	ldr	r3, [pc, #376]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	4a5d      	ldr	r2, [pc, #372]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6213      	str	r3, [r2, #32]
 8003eb0:	e00b      	b.n	8003eca <HAL_RCC_OscConfig+0x36e>
 8003eb2:	4b5b      	ldr	r3, [pc, #364]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	4a5a      	ldr	r2, [pc, #360]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	6213      	str	r3, [r2, #32]
 8003ebe:	4b58      	ldr	r3, [pc, #352]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	4a57      	ldr	r2, [pc, #348]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	f023 0304 	bic.w	r3, r3, #4
 8003ec8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d015      	beq.n	8003efe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed2:	f7fe fa39 	bl	8002348 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eda:	f7fe fa35 	bl	8002348 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e0b1      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef0:	4b4b      	ldr	r3, [pc, #300]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003ef2:	6a1b      	ldr	r3, [r3, #32]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0ee      	beq.n	8003eda <HAL_RCC_OscConfig+0x37e>
 8003efc:	e014      	b.n	8003f28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efe:	f7fe fa23 	bl	8002348 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f04:	e00a      	b.n	8003f1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f06:	f7fe fa1f 	bl	8002348 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e09b      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f1c:	4b40      	ldr	r3, [pc, #256]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1ee      	bne.n	8003f06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f28:	7dfb      	ldrb	r3, [r7, #23]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d105      	bne.n	8003f3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f2e:	4b3c      	ldr	r3, [pc, #240]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	69db      	ldr	r3, [r3, #28]
 8003f32:	4a3b      	ldr	r2, [pc, #236]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 8087 	beq.w	8004052 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f44:	4b36      	ldr	r3, [pc, #216]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 030c 	and.w	r3, r3, #12
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d061      	beq.n	8004014 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d146      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f58:	4b33      	ldr	r3, [pc, #204]	; (8004028 <HAL_RCC_OscConfig+0x4cc>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5e:	f7fe f9f3 	bl	8002348 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f66:	f7fe f9ef 	bl	8002348 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e06d      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f78:	4b29      	ldr	r3, [pc, #164]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1f0      	bne.n	8003f66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a1b      	ldr	r3, [r3, #32]
 8003f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f8c:	d108      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	4921      	ldr	r1, [pc, #132]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fa0:	4b1f      	ldr	r3, [pc, #124]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a19      	ldr	r1, [r3, #32]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	491b      	ldr	r1, [pc, #108]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb8:	4b1b      	ldr	r3, [pc, #108]	; (8004028 <HAL_RCC_OscConfig+0x4cc>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbe:	f7fe f9c3 	bl	8002348 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc6:	f7fe f9bf 	bl	8002348 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e03d      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fd8:	4b11      	ldr	r3, [pc, #68]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0f0      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x46a>
 8003fe4:	e035      	b.n	8004052 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe6:	4b10      	ldr	r3, [pc, #64]	; (8004028 <HAL_RCC_OscConfig+0x4cc>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fec:	f7fe f9ac 	bl	8002348 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff4:	f7fe f9a8 	bl	8002348 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e026      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004006:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x498>
 8004012:	e01e      	b.n	8004052 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d107      	bne.n	800402c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e019      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
 8004020:	40021000 	.word	0x40021000
 8004024:	40007000 	.word	0x40007000
 8004028:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800402c:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCC_OscConfig+0x500>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	429a      	cmp	r2, r3
 800403e:	d106      	bne.n	800404e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800404a:	429a      	cmp	r2, r3
 800404c:	d001      	beq.n	8004052 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e000      	b.n	8004054 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40021000 	.word	0x40021000

08004060 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0d0      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004074:	4b6a      	ldr	r3, [pc, #424]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	429a      	cmp	r2, r3
 8004080:	d910      	bls.n	80040a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004082:	4b67      	ldr	r3, [pc, #412]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f023 0207 	bic.w	r2, r3, #7
 800408a:	4965      	ldr	r1, [pc, #404]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	4313      	orrs	r3, r2
 8004090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004092:	4b63      	ldr	r3, [pc, #396]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0307 	and.w	r3, r3, #7
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	429a      	cmp	r2, r3
 800409e:	d001      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e0b8      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d020      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040bc:	4b59      	ldr	r3, [pc, #356]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a58      	ldr	r2, [pc, #352]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040d4:	4b53      	ldr	r3, [pc, #332]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	4a52      	ldr	r2, [pc, #328]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e0:	4b50      	ldr	r3, [pc, #320]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	494d      	ldr	r1, [pc, #308]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d040      	beq.n	8004180 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d107      	bne.n	8004116 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004106:	4b47      	ldr	r3, [pc, #284]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d115      	bne.n	800413e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e07f      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d107      	bne.n	800412e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411e:	4b41      	ldr	r3, [pc, #260]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d109      	bne.n	800413e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e073      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412e:	4b3d      	ldr	r3, [pc, #244]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e06b      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800413e:	4b39      	ldr	r3, [pc, #228]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f023 0203 	bic.w	r2, r3, #3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	4936      	ldr	r1, [pc, #216]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 800414c:	4313      	orrs	r3, r2
 800414e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004150:	f7fe f8fa 	bl	8002348 <HAL_GetTick>
 8004154:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004156:	e00a      	b.n	800416e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004158:	f7fe f8f6 	bl	8002348 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	f241 3288 	movw	r2, #5000	; 0x1388
 8004166:	4293      	cmp	r3, r2
 8004168:	d901      	bls.n	800416e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e053      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416e:	4b2d      	ldr	r3, [pc, #180]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f003 020c 	and.w	r2, r3, #12
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	429a      	cmp	r2, r3
 800417e:	d1eb      	bne.n	8004158 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004180:	4b27      	ldr	r3, [pc, #156]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d210      	bcs.n	80041b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418e:	4b24      	ldr	r3, [pc, #144]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f023 0207 	bic.w	r2, r3, #7
 8004196:	4922      	ldr	r1, [pc, #136]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	4313      	orrs	r3, r2
 800419c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b20      	ldr	r3, [pc, #128]	; (8004220 <HAL_RCC_ClockConfig+0x1c0>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d001      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e032      	b.n	8004216 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0304 	and.w	r3, r3, #4
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d008      	beq.n	80041ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041bc:	4b19      	ldr	r3, [pc, #100]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4916      	ldr	r1, [pc, #88]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d009      	beq.n	80041ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041da:	4b12      	ldr	r3, [pc, #72]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	490e      	ldr	r1, [pc, #56]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041ee:	f000 f821 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 80041f2:	4602      	mov	r2, r0
 80041f4:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <HAL_RCC_ClockConfig+0x1c4>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	091b      	lsrs	r3, r3, #4
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	490a      	ldr	r1, [pc, #40]	; (8004228 <HAL_RCC_ClockConfig+0x1c8>)
 8004200:	5ccb      	ldrb	r3, [r1, r3]
 8004202:	fa22 f303 	lsr.w	r3, r2, r3
 8004206:	4a09      	ldr	r2, [pc, #36]	; (800422c <HAL_RCC_ClockConfig+0x1cc>)
 8004208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800420a:	4b09      	ldr	r3, [pc, #36]	; (8004230 <HAL_RCC_ClockConfig+0x1d0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f7fe f858 	bl	80022c4 <HAL_InitTick>

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40022000 	.word	0x40022000
 8004224:	40021000 	.word	0x40021000
 8004228:	080051e8 	.word	0x080051e8
 800422c:	20000000 	.word	0x20000000
 8004230:	20000004 	.word	0x20000004

08004234 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800423a:	2300      	movs	r3, #0
 800423c:	60fb      	str	r3, [r7, #12]
 800423e:	2300      	movs	r3, #0
 8004240:	60bb      	str	r3, [r7, #8]
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	2300      	movs	r3, #0
 8004248:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800424a:	2300      	movs	r3, #0
 800424c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800424e:	4b1e      	ldr	r3, [pc, #120]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f003 030c 	and.w	r3, r3, #12
 800425a:	2b04      	cmp	r3, #4
 800425c:	d002      	beq.n	8004264 <HAL_RCC_GetSysClockFreq+0x30>
 800425e:	2b08      	cmp	r3, #8
 8004260:	d003      	beq.n	800426a <HAL_RCC_GetSysClockFreq+0x36>
 8004262:	e027      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004264:	4b19      	ldr	r3, [pc, #100]	; (80042cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004266:	613b      	str	r3, [r7, #16]
      break;
 8004268:	e027      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	0c9b      	lsrs	r3, r3, #18
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	4a17      	ldr	r2, [pc, #92]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004274:	5cd3      	ldrb	r3, [r2, r3]
 8004276:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d010      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004282:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	0c5b      	lsrs	r3, r3, #17
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	4a11      	ldr	r2, [pc, #68]	; (80042d4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800428e:	5cd3      	ldrb	r3, [r2, r3]
 8004290:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a0d      	ldr	r2, [pc, #52]	; (80042cc <HAL_RCC_GetSysClockFreq+0x98>)
 8004296:	fb03 f202 	mul.w	r2, r3, r2
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	e004      	b.n	80042ae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a0c      	ldr	r2, [pc, #48]	; (80042d8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042a8:	fb02 f303 	mul.w	r3, r2, r3
 80042ac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	613b      	str	r3, [r7, #16]
      break;
 80042b2:	e002      	b.n	80042ba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042b4:	4b05      	ldr	r3, [pc, #20]	; (80042cc <HAL_RCC_GetSysClockFreq+0x98>)
 80042b6:	613b      	str	r3, [r7, #16]
      break;
 80042b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ba:	693b      	ldr	r3, [r7, #16]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bc80      	pop	{r7}
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	40021000 	.word	0x40021000
 80042cc:	007a1200 	.word	0x007a1200
 80042d0:	08005200 	.word	0x08005200
 80042d4:	08005210 	.word	0x08005210
 80042d8:	003d0900 	.word	0x003d0900

080042dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042e0:	4b02      	ldr	r3, [pc, #8]	; (80042ec <HAL_RCC_GetHCLKFreq+0x10>)
 80042e2:	681b      	ldr	r3, [r3, #0]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr
 80042ec:	20000000 	.word	0x20000000

080042f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042f4:	f7ff fff2 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	0a1b      	lsrs	r3, r3, #8
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	; (8004314 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40021000 	.word	0x40021000
 8004314:	080051f8 	.word	0x080051f8

08004318 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004320:	4b0a      	ldr	r3, [pc, #40]	; (800434c <RCC_Delay+0x34>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a0a      	ldr	r2, [pc, #40]	; (8004350 <RCC_Delay+0x38>)
 8004326:	fba2 2303 	umull	r2, r3, r2, r3
 800432a:	0a5b      	lsrs	r3, r3, #9
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	fb02 f303 	mul.w	r3, r2, r3
 8004332:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004334:	bf00      	nop
  }
  while (Delay --);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1e5a      	subs	r2, r3, #1
 800433a:	60fa      	str	r2, [r7, #12]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1f9      	bne.n	8004334 <RCC_Delay+0x1c>
}
 8004340:	bf00      	nop
 8004342:	bf00      	nop
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	bc80      	pop	{r7}
 800434a:	4770      	bx	lr
 800434c:	20000000 	.word	0x20000000
 8004350:	10624dd3 	.word	0x10624dd3

08004354 <memset>:
 8004354:	4603      	mov	r3, r0
 8004356:	4402      	add	r2, r0
 8004358:	4293      	cmp	r3, r2
 800435a:	d100      	bne.n	800435e <memset+0xa>
 800435c:	4770      	bx	lr
 800435e:	f803 1b01 	strb.w	r1, [r3], #1
 8004362:	e7f9      	b.n	8004358 <memset+0x4>

08004364 <__errno>:
 8004364:	4b01      	ldr	r3, [pc, #4]	; (800436c <__errno+0x8>)
 8004366:	6818      	ldr	r0, [r3, #0]
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	20000058 	.word	0x20000058

08004370 <__libc_init_array>:
 8004370:	b570      	push	{r4, r5, r6, lr}
 8004372:	2600      	movs	r6, #0
 8004374:	4d0c      	ldr	r5, [pc, #48]	; (80043a8 <__libc_init_array+0x38>)
 8004376:	4c0d      	ldr	r4, [pc, #52]	; (80043ac <__libc_init_array+0x3c>)
 8004378:	1b64      	subs	r4, r4, r5
 800437a:	10a4      	asrs	r4, r4, #2
 800437c:	42a6      	cmp	r6, r4
 800437e:	d109      	bne.n	8004394 <__libc_init_array+0x24>
 8004380:	f000 ff24 	bl	80051cc <_init>
 8004384:	2600      	movs	r6, #0
 8004386:	4d0a      	ldr	r5, [pc, #40]	; (80043b0 <__libc_init_array+0x40>)
 8004388:	4c0a      	ldr	r4, [pc, #40]	; (80043b4 <__libc_init_array+0x44>)
 800438a:	1b64      	subs	r4, r4, r5
 800438c:	10a4      	asrs	r4, r4, #2
 800438e:	42a6      	cmp	r6, r4
 8004390:	d105      	bne.n	800439e <__libc_init_array+0x2e>
 8004392:	bd70      	pop	{r4, r5, r6, pc}
 8004394:	f855 3b04 	ldr.w	r3, [r5], #4
 8004398:	4798      	blx	r3
 800439a:	3601      	adds	r6, #1
 800439c:	e7ee      	b.n	800437c <__libc_init_array+0xc>
 800439e:	f855 3b04 	ldr.w	r3, [r5], #4
 80043a2:	4798      	blx	r3
 80043a4:	3601      	adds	r6, #1
 80043a6:	e7f2      	b.n	800438e <__libc_init_array+0x1e>
 80043a8:	08005250 	.word	0x08005250
 80043ac:	08005250 	.word	0x08005250
 80043b0:	08005250 	.word	0x08005250
 80043b4:	08005254 	.word	0x08005254

080043b8 <pow>:
 80043b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043bc:	4614      	mov	r4, r2
 80043be:	461d      	mov	r5, r3
 80043c0:	4680      	mov	r8, r0
 80043c2:	4689      	mov	r9, r1
 80043c4:	f000 f868 	bl	8004498 <__ieee754_pow>
 80043c8:	4622      	mov	r2, r4
 80043ca:	4606      	mov	r6, r0
 80043cc:	460f      	mov	r7, r1
 80043ce:	462b      	mov	r3, r5
 80043d0:	4620      	mov	r0, r4
 80043d2:	4629      	mov	r1, r5
 80043d4:	f7fc fb12 	bl	80009fc <__aeabi_dcmpun>
 80043d8:	bbc8      	cbnz	r0, 800444e <pow+0x96>
 80043da:	2200      	movs	r2, #0
 80043dc:	2300      	movs	r3, #0
 80043de:	4640      	mov	r0, r8
 80043e0:	4649      	mov	r1, r9
 80043e2:	f7fc fad9 	bl	8000998 <__aeabi_dcmpeq>
 80043e6:	b1b8      	cbz	r0, 8004418 <pow+0x60>
 80043e8:	2200      	movs	r2, #0
 80043ea:	2300      	movs	r3, #0
 80043ec:	4620      	mov	r0, r4
 80043ee:	4629      	mov	r1, r5
 80043f0:	f7fc fad2 	bl	8000998 <__aeabi_dcmpeq>
 80043f4:	2800      	cmp	r0, #0
 80043f6:	d141      	bne.n	800447c <pow+0xc4>
 80043f8:	4620      	mov	r0, r4
 80043fa:	4629      	mov	r1, r5
 80043fc:	f000 f844 	bl	8004488 <finite>
 8004400:	b328      	cbz	r0, 800444e <pow+0x96>
 8004402:	2200      	movs	r2, #0
 8004404:	2300      	movs	r3, #0
 8004406:	4620      	mov	r0, r4
 8004408:	4629      	mov	r1, r5
 800440a:	f7fc facf 	bl	80009ac <__aeabi_dcmplt>
 800440e:	b1f0      	cbz	r0, 800444e <pow+0x96>
 8004410:	f7ff ffa8 	bl	8004364 <__errno>
 8004414:	2322      	movs	r3, #34	; 0x22
 8004416:	e019      	b.n	800444c <pow+0x94>
 8004418:	4630      	mov	r0, r6
 800441a:	4639      	mov	r1, r7
 800441c:	f000 f834 	bl	8004488 <finite>
 8004420:	b9c8      	cbnz	r0, 8004456 <pow+0x9e>
 8004422:	4640      	mov	r0, r8
 8004424:	4649      	mov	r1, r9
 8004426:	f000 f82f 	bl	8004488 <finite>
 800442a:	b1a0      	cbz	r0, 8004456 <pow+0x9e>
 800442c:	4620      	mov	r0, r4
 800442e:	4629      	mov	r1, r5
 8004430:	f000 f82a 	bl	8004488 <finite>
 8004434:	b178      	cbz	r0, 8004456 <pow+0x9e>
 8004436:	4632      	mov	r2, r6
 8004438:	463b      	mov	r3, r7
 800443a:	4630      	mov	r0, r6
 800443c:	4639      	mov	r1, r7
 800443e:	f7fc fadd 	bl	80009fc <__aeabi_dcmpun>
 8004442:	2800      	cmp	r0, #0
 8004444:	d0e4      	beq.n	8004410 <pow+0x58>
 8004446:	f7ff ff8d 	bl	8004364 <__errno>
 800444a:	2321      	movs	r3, #33	; 0x21
 800444c:	6003      	str	r3, [r0, #0]
 800444e:	4630      	mov	r0, r6
 8004450:	4639      	mov	r1, r7
 8004452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004456:	2200      	movs	r2, #0
 8004458:	2300      	movs	r3, #0
 800445a:	4630      	mov	r0, r6
 800445c:	4639      	mov	r1, r7
 800445e:	f7fc fa9b 	bl	8000998 <__aeabi_dcmpeq>
 8004462:	2800      	cmp	r0, #0
 8004464:	d0f3      	beq.n	800444e <pow+0x96>
 8004466:	4640      	mov	r0, r8
 8004468:	4649      	mov	r1, r9
 800446a:	f000 f80d 	bl	8004488 <finite>
 800446e:	2800      	cmp	r0, #0
 8004470:	d0ed      	beq.n	800444e <pow+0x96>
 8004472:	4620      	mov	r0, r4
 8004474:	4629      	mov	r1, r5
 8004476:	f000 f807 	bl	8004488 <finite>
 800447a:	e7c8      	b.n	800440e <pow+0x56>
 800447c:	2600      	movs	r6, #0
 800447e:	4f01      	ldr	r7, [pc, #4]	; (8004484 <pow+0xcc>)
 8004480:	e7e5      	b.n	800444e <pow+0x96>
 8004482:	bf00      	nop
 8004484:	3ff00000 	.word	0x3ff00000

08004488 <finite>:
 8004488:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800448c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8004490:	0fc0      	lsrs	r0, r0, #31
 8004492:	4770      	bx	lr
 8004494:	0000      	movs	r0, r0
	...

08004498 <__ieee754_pow>:
 8004498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800449c:	b093      	sub	sp, #76	; 0x4c
 800449e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80044a2:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 80044a6:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80044aa:	4689      	mov	r9, r1
 80044ac:	ea56 0102 	orrs.w	r1, r6, r2
 80044b0:	4680      	mov	r8, r0
 80044b2:	d111      	bne.n	80044d8 <__ieee754_pow+0x40>
 80044b4:	1803      	adds	r3, r0, r0
 80044b6:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 80044ba:	4152      	adcs	r2, r2
 80044bc:	4299      	cmp	r1, r3
 80044be:	4b82      	ldr	r3, [pc, #520]	; (80046c8 <__ieee754_pow+0x230>)
 80044c0:	4193      	sbcs	r3, r2
 80044c2:	f080 84ba 	bcs.w	8004e3a <__ieee754_pow+0x9a2>
 80044c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80044ca:	4640      	mov	r0, r8
 80044cc:	4649      	mov	r1, r9
 80044ce:	f7fb fe45 	bl	800015c <__adddf3>
 80044d2:	4683      	mov	fp, r0
 80044d4:	468c      	mov	ip, r1
 80044d6:	e06f      	b.n	80045b8 <__ieee754_pow+0x120>
 80044d8:	4b7c      	ldr	r3, [pc, #496]	; (80046cc <__ieee754_pow+0x234>)
 80044da:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 80044de:	429c      	cmp	r4, r3
 80044e0:	464d      	mov	r5, r9
 80044e2:	4682      	mov	sl, r0
 80044e4:	dc06      	bgt.n	80044f4 <__ieee754_pow+0x5c>
 80044e6:	d101      	bne.n	80044ec <__ieee754_pow+0x54>
 80044e8:	2800      	cmp	r0, #0
 80044ea:	d1ec      	bne.n	80044c6 <__ieee754_pow+0x2e>
 80044ec:	429e      	cmp	r6, r3
 80044ee:	dc01      	bgt.n	80044f4 <__ieee754_pow+0x5c>
 80044f0:	d10f      	bne.n	8004512 <__ieee754_pow+0x7a>
 80044f2:	b172      	cbz	r2, 8004512 <__ieee754_pow+0x7a>
 80044f4:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80044f8:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80044fc:	ea55 050a 	orrs.w	r5, r5, sl
 8004500:	d1e1      	bne.n	80044c6 <__ieee754_pow+0x2e>
 8004502:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004506:	18db      	adds	r3, r3, r3
 8004508:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800450c:	4152      	adcs	r2, r2
 800450e:	429d      	cmp	r5, r3
 8004510:	e7d5      	b.n	80044be <__ieee754_pow+0x26>
 8004512:	2d00      	cmp	r5, #0
 8004514:	da39      	bge.n	800458a <__ieee754_pow+0xf2>
 8004516:	4b6e      	ldr	r3, [pc, #440]	; (80046d0 <__ieee754_pow+0x238>)
 8004518:	429e      	cmp	r6, r3
 800451a:	dc52      	bgt.n	80045c2 <__ieee754_pow+0x12a>
 800451c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004520:	429e      	cmp	r6, r3
 8004522:	f340 849d 	ble.w	8004e60 <__ieee754_pow+0x9c8>
 8004526:	1533      	asrs	r3, r6, #20
 8004528:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800452c:	2b14      	cmp	r3, #20
 800452e:	dd0f      	ble.n	8004550 <__ieee754_pow+0xb8>
 8004530:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004534:	fa22 f103 	lsr.w	r1, r2, r3
 8004538:	fa01 f303 	lsl.w	r3, r1, r3
 800453c:	4293      	cmp	r3, r2
 800453e:	f040 848f 	bne.w	8004e60 <__ieee754_pow+0x9c8>
 8004542:	f001 0101 	and.w	r1, r1, #1
 8004546:	f1c1 0302 	rsb	r3, r1, #2
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	b182      	cbz	r2, 8004570 <__ieee754_pow+0xd8>
 800454e:	e05d      	b.n	800460c <__ieee754_pow+0x174>
 8004550:	2a00      	cmp	r2, #0
 8004552:	d159      	bne.n	8004608 <__ieee754_pow+0x170>
 8004554:	f1c3 0314 	rsb	r3, r3, #20
 8004558:	fa46 f103 	asr.w	r1, r6, r3
 800455c:	fa01 f303 	lsl.w	r3, r1, r3
 8004560:	42b3      	cmp	r3, r6
 8004562:	f040 847a 	bne.w	8004e5a <__ieee754_pow+0x9c2>
 8004566:	f001 0101 	and.w	r1, r1, #1
 800456a:	f1c1 0302 	rsb	r3, r1, #2
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	4b58      	ldr	r3, [pc, #352]	; (80046d4 <__ieee754_pow+0x23c>)
 8004572:	429e      	cmp	r6, r3
 8004574:	d132      	bne.n	80045dc <__ieee754_pow+0x144>
 8004576:	2f00      	cmp	r7, #0
 8004578:	f280 846b 	bge.w	8004e52 <__ieee754_pow+0x9ba>
 800457c:	4642      	mov	r2, r8
 800457e:	464b      	mov	r3, r9
 8004580:	2000      	movs	r0, #0
 8004582:	4954      	ldr	r1, [pc, #336]	; (80046d4 <__ieee754_pow+0x23c>)
 8004584:	f7fc f8ca 	bl	800071c <__aeabi_ddiv>
 8004588:	e7a3      	b.n	80044d2 <__ieee754_pow+0x3a>
 800458a:	2300      	movs	r3, #0
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	2a00      	cmp	r2, #0
 8004590:	d13c      	bne.n	800460c <__ieee754_pow+0x174>
 8004592:	4b4e      	ldr	r3, [pc, #312]	; (80046cc <__ieee754_pow+0x234>)
 8004594:	429e      	cmp	r6, r3
 8004596:	d1eb      	bne.n	8004570 <__ieee754_pow+0xd8>
 8004598:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800459c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80045a0:	ea53 030a 	orrs.w	r3, r3, sl
 80045a4:	f000 8449 	beq.w	8004e3a <__ieee754_pow+0x9a2>
 80045a8:	4b4b      	ldr	r3, [pc, #300]	; (80046d8 <__ieee754_pow+0x240>)
 80045aa:	429c      	cmp	r4, r3
 80045ac:	dd0b      	ble.n	80045c6 <__ieee754_pow+0x12e>
 80045ae:	2f00      	cmp	r7, #0
 80045b0:	f2c0 8449 	blt.w	8004e46 <__ieee754_pow+0x9ae>
 80045b4:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80045b8:	4658      	mov	r0, fp
 80045ba:	4661      	mov	r1, ip
 80045bc:	b013      	add	sp, #76	; 0x4c
 80045be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c2:	2302      	movs	r3, #2
 80045c4:	e7e2      	b.n	800458c <__ieee754_pow+0xf4>
 80045c6:	2f00      	cmp	r7, #0
 80045c8:	f04f 0b00 	mov.w	fp, #0
 80045cc:	f04f 0c00 	mov.w	ip, #0
 80045d0:	daf2      	bge.n	80045b8 <__ieee754_pow+0x120>
 80045d2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80045d6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80045da:	e7ed      	b.n	80045b8 <__ieee754_pow+0x120>
 80045dc:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80045e0:	d106      	bne.n	80045f0 <__ieee754_pow+0x158>
 80045e2:	4642      	mov	r2, r8
 80045e4:	464b      	mov	r3, r9
 80045e6:	4640      	mov	r0, r8
 80045e8:	4649      	mov	r1, r9
 80045ea:	f7fb ff6d 	bl	80004c8 <__aeabi_dmul>
 80045ee:	e770      	b.n	80044d2 <__ieee754_pow+0x3a>
 80045f0:	4b3a      	ldr	r3, [pc, #232]	; (80046dc <__ieee754_pow+0x244>)
 80045f2:	429f      	cmp	r7, r3
 80045f4:	d10a      	bne.n	800460c <__ieee754_pow+0x174>
 80045f6:	2d00      	cmp	r5, #0
 80045f8:	db08      	blt.n	800460c <__ieee754_pow+0x174>
 80045fa:	4640      	mov	r0, r8
 80045fc:	4649      	mov	r1, r9
 80045fe:	b013      	add	sp, #76	; 0x4c
 8004600:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004604:	f000 bd0a 	b.w	800501c <__ieee754_sqrt>
 8004608:	2300      	movs	r3, #0
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	4640      	mov	r0, r8
 800460e:	4649      	mov	r1, r9
 8004610:	f000 fc58 	bl	8004ec4 <fabs>
 8004614:	4683      	mov	fp, r0
 8004616:	468c      	mov	ip, r1
 8004618:	f1ba 0f00 	cmp.w	sl, #0
 800461c:	d128      	bne.n	8004670 <__ieee754_pow+0x1d8>
 800461e:	b124      	cbz	r4, 800462a <__ieee754_pow+0x192>
 8004620:	4b2c      	ldr	r3, [pc, #176]	; (80046d4 <__ieee754_pow+0x23c>)
 8004622:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004626:	429a      	cmp	r2, r3
 8004628:	d122      	bne.n	8004670 <__ieee754_pow+0x1d8>
 800462a:	2f00      	cmp	r7, #0
 800462c:	da07      	bge.n	800463e <__ieee754_pow+0x1a6>
 800462e:	465a      	mov	r2, fp
 8004630:	4663      	mov	r3, ip
 8004632:	2000      	movs	r0, #0
 8004634:	4927      	ldr	r1, [pc, #156]	; (80046d4 <__ieee754_pow+0x23c>)
 8004636:	f7fc f871 	bl	800071c <__aeabi_ddiv>
 800463a:	4683      	mov	fp, r0
 800463c:	468c      	mov	ip, r1
 800463e:	2d00      	cmp	r5, #0
 8004640:	daba      	bge.n	80045b8 <__ieee754_pow+0x120>
 8004642:	9b00      	ldr	r3, [sp, #0]
 8004644:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004648:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800464c:	431c      	orrs	r4, r3
 800464e:	d108      	bne.n	8004662 <__ieee754_pow+0x1ca>
 8004650:	465a      	mov	r2, fp
 8004652:	4663      	mov	r3, ip
 8004654:	4658      	mov	r0, fp
 8004656:	4661      	mov	r1, ip
 8004658:	f7fb fd7e 	bl	8000158 <__aeabi_dsub>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	e790      	b.n	8004584 <__ieee754_pow+0xec>
 8004662:	9b00      	ldr	r3, [sp, #0]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d1a7      	bne.n	80045b8 <__ieee754_pow+0x120>
 8004668:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800466c:	469c      	mov	ip, r3
 800466e:	e7a3      	b.n	80045b8 <__ieee754_pow+0x120>
 8004670:	0feb      	lsrs	r3, r5, #31
 8004672:	3b01      	subs	r3, #1
 8004674:	930c      	str	r3, [sp, #48]	; 0x30
 8004676:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004678:	9b00      	ldr	r3, [sp, #0]
 800467a:	4313      	orrs	r3, r2
 800467c:	d104      	bne.n	8004688 <__ieee754_pow+0x1f0>
 800467e:	4642      	mov	r2, r8
 8004680:	464b      	mov	r3, r9
 8004682:	4640      	mov	r0, r8
 8004684:	4649      	mov	r1, r9
 8004686:	e7e7      	b.n	8004658 <__ieee754_pow+0x1c0>
 8004688:	4b15      	ldr	r3, [pc, #84]	; (80046e0 <__ieee754_pow+0x248>)
 800468a:	429e      	cmp	r6, r3
 800468c:	f340 80f6 	ble.w	800487c <__ieee754_pow+0x3e4>
 8004690:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8004694:	429e      	cmp	r6, r3
 8004696:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <__ieee754_pow+0x240>)
 8004698:	dd09      	ble.n	80046ae <__ieee754_pow+0x216>
 800469a:	429c      	cmp	r4, r3
 800469c:	dc0c      	bgt.n	80046b8 <__ieee754_pow+0x220>
 800469e:	2f00      	cmp	r7, #0
 80046a0:	da0c      	bge.n	80046bc <__ieee754_pow+0x224>
 80046a2:	2000      	movs	r0, #0
 80046a4:	b013      	add	sp, #76	; 0x4c
 80046a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046aa:	f000 bcb2 	b.w	8005012 <__math_oflow>
 80046ae:	429c      	cmp	r4, r3
 80046b0:	dbf5      	blt.n	800469e <__ieee754_pow+0x206>
 80046b2:	4b08      	ldr	r3, [pc, #32]	; (80046d4 <__ieee754_pow+0x23c>)
 80046b4:	429c      	cmp	r4, r3
 80046b6:	dd15      	ble.n	80046e4 <__ieee754_pow+0x24c>
 80046b8:	2f00      	cmp	r7, #0
 80046ba:	dcf2      	bgt.n	80046a2 <__ieee754_pow+0x20a>
 80046bc:	2000      	movs	r0, #0
 80046be:	b013      	add	sp, #76	; 0x4c
 80046c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046c4:	f000 bca0 	b.w	8005008 <__math_uflow>
 80046c8:	fff00000 	.word	0xfff00000
 80046cc:	7ff00000 	.word	0x7ff00000
 80046d0:	433fffff 	.word	0x433fffff
 80046d4:	3ff00000 	.word	0x3ff00000
 80046d8:	3fefffff 	.word	0x3fefffff
 80046dc:	3fe00000 	.word	0x3fe00000
 80046e0:	41e00000 	.word	0x41e00000
 80046e4:	4661      	mov	r1, ip
 80046e6:	2200      	movs	r2, #0
 80046e8:	4658      	mov	r0, fp
 80046ea:	4b5f      	ldr	r3, [pc, #380]	; (8004868 <__ieee754_pow+0x3d0>)
 80046ec:	f7fb fd34 	bl	8000158 <__aeabi_dsub>
 80046f0:	a355      	add	r3, pc, #340	; (adr r3, 8004848 <__ieee754_pow+0x3b0>)
 80046f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f6:	4604      	mov	r4, r0
 80046f8:	460d      	mov	r5, r1
 80046fa:	f7fb fee5 	bl	80004c8 <__aeabi_dmul>
 80046fe:	a354      	add	r3, pc, #336	; (adr r3, 8004850 <__ieee754_pow+0x3b8>)
 8004700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004704:	4606      	mov	r6, r0
 8004706:	460f      	mov	r7, r1
 8004708:	4620      	mov	r0, r4
 800470a:	4629      	mov	r1, r5
 800470c:	f7fb fedc 	bl	80004c8 <__aeabi_dmul>
 8004710:	2200      	movs	r2, #0
 8004712:	4682      	mov	sl, r0
 8004714:	468b      	mov	fp, r1
 8004716:	4620      	mov	r0, r4
 8004718:	4629      	mov	r1, r5
 800471a:	4b54      	ldr	r3, [pc, #336]	; (800486c <__ieee754_pow+0x3d4>)
 800471c:	f7fb fed4 	bl	80004c8 <__aeabi_dmul>
 8004720:	4602      	mov	r2, r0
 8004722:	460b      	mov	r3, r1
 8004724:	a14c      	add	r1, pc, #304	; (adr r1, 8004858 <__ieee754_pow+0x3c0>)
 8004726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800472a:	f7fb fd15 	bl	8000158 <__aeabi_dsub>
 800472e:	4622      	mov	r2, r4
 8004730:	462b      	mov	r3, r5
 8004732:	f7fb fec9 	bl	80004c8 <__aeabi_dmul>
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	2000      	movs	r0, #0
 800473c:	494c      	ldr	r1, [pc, #304]	; (8004870 <__ieee754_pow+0x3d8>)
 800473e:	f7fb fd0b 	bl	8000158 <__aeabi_dsub>
 8004742:	4622      	mov	r2, r4
 8004744:	462b      	mov	r3, r5
 8004746:	4680      	mov	r8, r0
 8004748:	4689      	mov	r9, r1
 800474a:	4620      	mov	r0, r4
 800474c:	4629      	mov	r1, r5
 800474e:	f7fb febb 	bl	80004c8 <__aeabi_dmul>
 8004752:	4602      	mov	r2, r0
 8004754:	460b      	mov	r3, r1
 8004756:	4640      	mov	r0, r8
 8004758:	4649      	mov	r1, r9
 800475a:	f7fb feb5 	bl	80004c8 <__aeabi_dmul>
 800475e:	a340      	add	r3, pc, #256	; (adr r3, 8004860 <__ieee754_pow+0x3c8>)
 8004760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004764:	f7fb feb0 	bl	80004c8 <__aeabi_dmul>
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	4650      	mov	r0, sl
 800476e:	4659      	mov	r1, fp
 8004770:	f7fb fcf2 	bl	8000158 <__aeabi_dsub>
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	4604      	mov	r4, r0
 800477a:	460d      	mov	r5, r1
 800477c:	4630      	mov	r0, r6
 800477e:	4639      	mov	r1, r7
 8004780:	f7fb fcec 	bl	800015c <__adddf3>
 8004784:	2000      	movs	r0, #0
 8004786:	4632      	mov	r2, r6
 8004788:	463b      	mov	r3, r7
 800478a:	4682      	mov	sl, r0
 800478c:	468b      	mov	fp, r1
 800478e:	f7fb fce3 	bl	8000158 <__aeabi_dsub>
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4620      	mov	r0, r4
 8004798:	4629      	mov	r1, r5
 800479a:	f7fb fcdd 	bl	8000158 <__aeabi_dsub>
 800479e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80047a2:	9b00      	ldr	r3, [sp, #0]
 80047a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80047a6:	3b01      	subs	r3, #1
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f04f 0600 	mov.w	r6, #0
 80047ae:	f04f 0200 	mov.w	r2, #0
 80047b2:	bf0c      	ite	eq
 80047b4:	4b2f      	ldreq	r3, [pc, #188]	; (8004874 <__ieee754_pow+0x3dc>)
 80047b6:	4b2c      	ldrne	r3, [pc, #176]	; (8004868 <__ieee754_pow+0x3d0>)
 80047b8:	4604      	mov	r4, r0
 80047ba:	460d      	mov	r5, r1
 80047bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047c0:	e9cd 2300 	strd	r2, r3, [sp]
 80047c4:	4632      	mov	r2, r6
 80047c6:	463b      	mov	r3, r7
 80047c8:	f7fb fcc6 	bl	8000158 <__aeabi_dsub>
 80047cc:	4652      	mov	r2, sl
 80047ce:	465b      	mov	r3, fp
 80047d0:	f7fb fe7a 	bl	80004c8 <__aeabi_dmul>
 80047d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047d8:	4680      	mov	r8, r0
 80047da:	4689      	mov	r9, r1
 80047dc:	4620      	mov	r0, r4
 80047de:	4629      	mov	r1, r5
 80047e0:	f7fb fe72 	bl	80004c8 <__aeabi_dmul>
 80047e4:	4602      	mov	r2, r0
 80047e6:	460b      	mov	r3, r1
 80047e8:	4640      	mov	r0, r8
 80047ea:	4649      	mov	r1, r9
 80047ec:	f7fb fcb6 	bl	800015c <__adddf3>
 80047f0:	4632      	mov	r2, r6
 80047f2:	463b      	mov	r3, r7
 80047f4:	4680      	mov	r8, r0
 80047f6:	4689      	mov	r9, r1
 80047f8:	4650      	mov	r0, sl
 80047fa:	4659      	mov	r1, fp
 80047fc:	f7fb fe64 	bl	80004c8 <__aeabi_dmul>
 8004800:	4604      	mov	r4, r0
 8004802:	460d      	mov	r5, r1
 8004804:	460b      	mov	r3, r1
 8004806:	4602      	mov	r2, r0
 8004808:	4649      	mov	r1, r9
 800480a:	4640      	mov	r0, r8
 800480c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004810:	f7fb fca4 	bl	800015c <__adddf3>
 8004814:	4b18      	ldr	r3, [pc, #96]	; (8004878 <__ieee754_pow+0x3e0>)
 8004816:	4682      	mov	sl, r0
 8004818:	4299      	cmp	r1, r3
 800481a:	460f      	mov	r7, r1
 800481c:	460e      	mov	r6, r1
 800481e:	f340 82e7 	ble.w	8004df0 <__ieee754_pow+0x958>
 8004822:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004826:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800482a:	4303      	orrs	r3, r0
 800482c:	f000 81e2 	beq.w	8004bf4 <__ieee754_pow+0x75c>
 8004830:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004834:	2200      	movs	r2, #0
 8004836:	2300      	movs	r3, #0
 8004838:	f7fc f8b8 	bl	80009ac <__aeabi_dcmplt>
 800483c:	3800      	subs	r0, #0
 800483e:	bf18      	it	ne
 8004840:	2001      	movne	r0, #1
 8004842:	e72f      	b.n	80046a4 <__ieee754_pow+0x20c>
 8004844:	f3af 8000 	nop.w
 8004848:	60000000 	.word	0x60000000
 800484c:	3ff71547 	.word	0x3ff71547
 8004850:	f85ddf44 	.word	0xf85ddf44
 8004854:	3e54ae0b 	.word	0x3e54ae0b
 8004858:	55555555 	.word	0x55555555
 800485c:	3fd55555 	.word	0x3fd55555
 8004860:	652b82fe 	.word	0x652b82fe
 8004864:	3ff71547 	.word	0x3ff71547
 8004868:	3ff00000 	.word	0x3ff00000
 800486c:	3fd00000 	.word	0x3fd00000
 8004870:	3fe00000 	.word	0x3fe00000
 8004874:	bff00000 	.word	0xbff00000
 8004878:	408fffff 	.word	0x408fffff
 800487c:	4bd4      	ldr	r3, [pc, #848]	; (8004bd0 <__ieee754_pow+0x738>)
 800487e:	2200      	movs	r2, #0
 8004880:	402b      	ands	r3, r5
 8004882:	b943      	cbnz	r3, 8004896 <__ieee754_pow+0x3fe>
 8004884:	4658      	mov	r0, fp
 8004886:	4661      	mov	r1, ip
 8004888:	4bd2      	ldr	r3, [pc, #840]	; (8004bd4 <__ieee754_pow+0x73c>)
 800488a:	f7fb fe1d 	bl	80004c8 <__aeabi_dmul>
 800488e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004892:	4683      	mov	fp, r0
 8004894:	460c      	mov	r4, r1
 8004896:	1523      	asrs	r3, r4, #20
 8004898:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800489c:	4413      	add	r3, r2
 800489e:	930b      	str	r3, [sp, #44]	; 0x2c
 80048a0:	4bcd      	ldr	r3, [pc, #820]	; (8004bd8 <__ieee754_pow+0x740>)
 80048a2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80048a6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80048aa:	429c      	cmp	r4, r3
 80048ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80048b0:	dd08      	ble.n	80048c4 <__ieee754_pow+0x42c>
 80048b2:	4bca      	ldr	r3, [pc, #808]	; (8004bdc <__ieee754_pow+0x744>)
 80048b4:	429c      	cmp	r4, r3
 80048b6:	f340 8164 	ble.w	8004b82 <__ieee754_pow+0x6ea>
 80048ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048bc:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80048c0:	3301      	adds	r3, #1
 80048c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80048c4:	2600      	movs	r6, #0
 80048c6:	00f3      	lsls	r3, r6, #3
 80048c8:	930d      	str	r3, [sp, #52]	; 0x34
 80048ca:	4bc5      	ldr	r3, [pc, #788]	; (8004be0 <__ieee754_pow+0x748>)
 80048cc:	4658      	mov	r0, fp
 80048ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80048d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048d6:	4629      	mov	r1, r5
 80048d8:	461a      	mov	r2, r3
 80048da:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80048de:	4623      	mov	r3, r4
 80048e0:	f7fb fc3a 	bl	8000158 <__aeabi_dsub>
 80048e4:	46da      	mov	sl, fp
 80048e6:	462b      	mov	r3, r5
 80048e8:	4652      	mov	r2, sl
 80048ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80048ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80048f2:	f7fb fc33 	bl	800015c <__adddf3>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	2000      	movs	r0, #0
 80048fc:	49b9      	ldr	r1, [pc, #740]	; (8004be4 <__ieee754_pow+0x74c>)
 80048fe:	f7fb ff0d 	bl	800071c <__aeabi_ddiv>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800490a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800490e:	f7fb fddb 	bl	80004c8 <__aeabi_dmul>
 8004912:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004916:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800491a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800491e:	2300      	movs	r3, #0
 8004920:	2200      	movs	r2, #0
 8004922:	46ab      	mov	fp, r5
 8004924:	106d      	asrs	r5, r5, #1
 8004926:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800492a:	9304      	str	r3, [sp, #16]
 800492c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004930:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004934:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8004938:	4640      	mov	r0, r8
 800493a:	4649      	mov	r1, r9
 800493c:	4614      	mov	r4, r2
 800493e:	461d      	mov	r5, r3
 8004940:	f7fb fdc2 	bl	80004c8 <__aeabi_dmul>
 8004944:	4602      	mov	r2, r0
 8004946:	460b      	mov	r3, r1
 8004948:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800494c:	f7fb fc04 	bl	8000158 <__aeabi_dsub>
 8004950:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004954:	4606      	mov	r6, r0
 8004956:	460f      	mov	r7, r1
 8004958:	4620      	mov	r0, r4
 800495a:	4629      	mov	r1, r5
 800495c:	f7fb fbfc 	bl	8000158 <__aeabi_dsub>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	4650      	mov	r0, sl
 8004966:	4659      	mov	r1, fp
 8004968:	f7fb fbf6 	bl	8000158 <__aeabi_dsub>
 800496c:	4642      	mov	r2, r8
 800496e:	464b      	mov	r3, r9
 8004970:	f7fb fdaa 	bl	80004c8 <__aeabi_dmul>
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	4630      	mov	r0, r6
 800497a:	4639      	mov	r1, r7
 800497c:	f7fb fbec 	bl	8000158 <__aeabi_dsub>
 8004980:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004984:	f7fb fda0 	bl	80004c8 <__aeabi_dmul>
 8004988:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800498c:	4682      	mov	sl, r0
 800498e:	468b      	mov	fp, r1
 8004990:	4610      	mov	r0, r2
 8004992:	4619      	mov	r1, r3
 8004994:	f7fb fd98 	bl	80004c8 <__aeabi_dmul>
 8004998:	a37b      	add	r3, pc, #492	; (adr r3, 8004b88 <__ieee754_pow+0x6f0>)
 800499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499e:	4604      	mov	r4, r0
 80049a0:	460d      	mov	r5, r1
 80049a2:	f7fb fd91 	bl	80004c8 <__aeabi_dmul>
 80049a6:	a37a      	add	r3, pc, #488	; (adr r3, 8004b90 <__ieee754_pow+0x6f8>)
 80049a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ac:	f7fb fbd6 	bl	800015c <__adddf3>
 80049b0:	4622      	mov	r2, r4
 80049b2:	462b      	mov	r3, r5
 80049b4:	f7fb fd88 	bl	80004c8 <__aeabi_dmul>
 80049b8:	a377      	add	r3, pc, #476	; (adr r3, 8004b98 <__ieee754_pow+0x700>)
 80049ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049be:	f7fb fbcd 	bl	800015c <__adddf3>
 80049c2:	4622      	mov	r2, r4
 80049c4:	462b      	mov	r3, r5
 80049c6:	f7fb fd7f 	bl	80004c8 <__aeabi_dmul>
 80049ca:	a375      	add	r3, pc, #468	; (adr r3, 8004ba0 <__ieee754_pow+0x708>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	f7fb fbc4 	bl	800015c <__adddf3>
 80049d4:	4622      	mov	r2, r4
 80049d6:	462b      	mov	r3, r5
 80049d8:	f7fb fd76 	bl	80004c8 <__aeabi_dmul>
 80049dc:	a372      	add	r3, pc, #456	; (adr r3, 8004ba8 <__ieee754_pow+0x710>)
 80049de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e2:	f7fb fbbb 	bl	800015c <__adddf3>
 80049e6:	4622      	mov	r2, r4
 80049e8:	462b      	mov	r3, r5
 80049ea:	f7fb fd6d 	bl	80004c8 <__aeabi_dmul>
 80049ee:	a370      	add	r3, pc, #448	; (adr r3, 8004bb0 <__ieee754_pow+0x718>)
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f7fb fbb2 	bl	800015c <__adddf3>
 80049f8:	4622      	mov	r2, r4
 80049fa:	4606      	mov	r6, r0
 80049fc:	460f      	mov	r7, r1
 80049fe:	462b      	mov	r3, r5
 8004a00:	4620      	mov	r0, r4
 8004a02:	4629      	mov	r1, r5
 8004a04:	f7fb fd60 	bl	80004c8 <__aeabi_dmul>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	4639      	mov	r1, r7
 8004a10:	f7fb fd5a 	bl	80004c8 <__aeabi_dmul>
 8004a14:	4604      	mov	r4, r0
 8004a16:	460d      	mov	r5, r1
 8004a18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a1c:	4642      	mov	r2, r8
 8004a1e:	464b      	mov	r3, r9
 8004a20:	f7fb fb9c 	bl	800015c <__adddf3>
 8004a24:	4652      	mov	r2, sl
 8004a26:	465b      	mov	r3, fp
 8004a28:	f7fb fd4e 	bl	80004c8 <__aeabi_dmul>
 8004a2c:	4622      	mov	r2, r4
 8004a2e:	462b      	mov	r3, r5
 8004a30:	f7fb fb94 	bl	800015c <__adddf3>
 8004a34:	4642      	mov	r2, r8
 8004a36:	4606      	mov	r6, r0
 8004a38:	460f      	mov	r7, r1
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	4640      	mov	r0, r8
 8004a3e:	4649      	mov	r1, r9
 8004a40:	f7fb fd42 	bl	80004c8 <__aeabi_dmul>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	4b66      	ldr	r3, [pc, #408]	; (8004be8 <__ieee754_pow+0x750>)
 8004a50:	f7fb fb84 	bl	800015c <__adddf3>
 8004a54:	4632      	mov	r2, r6
 8004a56:	463b      	mov	r3, r7
 8004a58:	f7fb fb80 	bl	800015c <__adddf3>
 8004a5c:	2400      	movs	r4, #0
 8004a5e:	460d      	mov	r5, r1
 8004a60:	4622      	mov	r2, r4
 8004a62:	460b      	mov	r3, r1
 8004a64:	4640      	mov	r0, r8
 8004a66:	4649      	mov	r1, r9
 8004a68:	f7fb fd2e 	bl	80004c8 <__aeabi_dmul>
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	4680      	mov	r8, r0
 8004a70:	4689      	mov	r9, r1
 8004a72:	4620      	mov	r0, r4
 8004a74:	4629      	mov	r1, r5
 8004a76:	4b5c      	ldr	r3, [pc, #368]	; (8004be8 <__ieee754_pow+0x750>)
 8004a78:	f7fb fb6e 	bl	8000158 <__aeabi_dsub>
 8004a7c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a80:	f7fb fb6a 	bl	8000158 <__aeabi_dsub>
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4630      	mov	r0, r6
 8004a8a:	4639      	mov	r1, r7
 8004a8c:	f7fb fb64 	bl	8000158 <__aeabi_dsub>
 8004a90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a94:	f7fb fd18 	bl	80004c8 <__aeabi_dmul>
 8004a98:	4622      	mov	r2, r4
 8004a9a:	4606      	mov	r6, r0
 8004a9c:	460f      	mov	r7, r1
 8004a9e:	462b      	mov	r3, r5
 8004aa0:	4650      	mov	r0, sl
 8004aa2:	4659      	mov	r1, fp
 8004aa4:	f7fb fd10 	bl	80004c8 <__aeabi_dmul>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	460b      	mov	r3, r1
 8004aac:	4630      	mov	r0, r6
 8004aae:	4639      	mov	r1, r7
 8004ab0:	f7fb fb54 	bl	800015c <__adddf3>
 8004ab4:	2400      	movs	r4, #0
 8004ab6:	4606      	mov	r6, r0
 8004ab8:	460f      	mov	r7, r1
 8004aba:	4602      	mov	r2, r0
 8004abc:	460b      	mov	r3, r1
 8004abe:	4640      	mov	r0, r8
 8004ac0:	4649      	mov	r1, r9
 8004ac2:	f7fb fb4b 	bl	800015c <__adddf3>
 8004ac6:	a33c      	add	r3, pc, #240	; (adr r3, 8004bb8 <__ieee754_pow+0x720>)
 8004ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004acc:	4620      	mov	r0, r4
 8004ace:	460d      	mov	r5, r1
 8004ad0:	f7fb fcfa 	bl	80004c8 <__aeabi_dmul>
 8004ad4:	4642      	mov	r2, r8
 8004ad6:	464b      	mov	r3, r9
 8004ad8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004adc:	4620      	mov	r0, r4
 8004ade:	4629      	mov	r1, r5
 8004ae0:	f7fb fb3a 	bl	8000158 <__aeabi_dsub>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4630      	mov	r0, r6
 8004aea:	4639      	mov	r1, r7
 8004aec:	f7fb fb34 	bl	8000158 <__aeabi_dsub>
 8004af0:	a333      	add	r3, pc, #204	; (adr r3, 8004bc0 <__ieee754_pow+0x728>)
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	f7fb fce7 	bl	80004c8 <__aeabi_dmul>
 8004afa:	a333      	add	r3, pc, #204	; (adr r3, 8004bc8 <__ieee754_pow+0x730>)
 8004afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b00:	4606      	mov	r6, r0
 8004b02:	460f      	mov	r7, r1
 8004b04:	4620      	mov	r0, r4
 8004b06:	4629      	mov	r1, r5
 8004b08:	f7fb fcde 	bl	80004c8 <__aeabi_dmul>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	460b      	mov	r3, r1
 8004b10:	4630      	mov	r0, r6
 8004b12:	4639      	mov	r1, r7
 8004b14:	f7fb fb22 	bl	800015c <__adddf3>
 8004b18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004b1a:	4b34      	ldr	r3, [pc, #208]	; (8004bec <__ieee754_pow+0x754>)
 8004b1c:	4413      	add	r3, r2
 8004b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b22:	f7fb fb1b 	bl	800015c <__adddf3>
 8004b26:	4680      	mov	r8, r0
 8004b28:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004b2a:	4689      	mov	r9, r1
 8004b2c:	f7fb fc62 	bl	80003f4 <__aeabi_i2d>
 8004b30:	4604      	mov	r4, r0
 8004b32:	460d      	mov	r5, r1
 8004b34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004b3a:	4b2d      	ldr	r3, [pc, #180]	; (8004bf0 <__ieee754_pow+0x758>)
 8004b3c:	4413      	add	r3, r2
 8004b3e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004b42:	4642      	mov	r2, r8
 8004b44:	464b      	mov	r3, r9
 8004b46:	f7fb fb09 	bl	800015c <__adddf3>
 8004b4a:	4632      	mov	r2, r6
 8004b4c:	463b      	mov	r3, r7
 8004b4e:	f7fb fb05 	bl	800015c <__adddf3>
 8004b52:	4622      	mov	r2, r4
 8004b54:	462b      	mov	r3, r5
 8004b56:	f7fb fb01 	bl	800015c <__adddf3>
 8004b5a:	2000      	movs	r0, #0
 8004b5c:	4622      	mov	r2, r4
 8004b5e:	462b      	mov	r3, r5
 8004b60:	4682      	mov	sl, r0
 8004b62:	468b      	mov	fp, r1
 8004b64:	f7fb faf8 	bl	8000158 <__aeabi_dsub>
 8004b68:	4632      	mov	r2, r6
 8004b6a:	463b      	mov	r3, r7
 8004b6c:	f7fb faf4 	bl	8000158 <__aeabi_dsub>
 8004b70:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b74:	f7fb faf0 	bl	8000158 <__aeabi_dsub>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4640      	mov	r0, r8
 8004b7e:	4649      	mov	r1, r9
 8004b80:	e60b      	b.n	800479a <__ieee754_pow+0x302>
 8004b82:	2601      	movs	r6, #1
 8004b84:	e69f      	b.n	80048c6 <__ieee754_pow+0x42e>
 8004b86:	bf00      	nop
 8004b88:	4a454eef 	.word	0x4a454eef
 8004b8c:	3fca7e28 	.word	0x3fca7e28
 8004b90:	93c9db65 	.word	0x93c9db65
 8004b94:	3fcd864a 	.word	0x3fcd864a
 8004b98:	a91d4101 	.word	0xa91d4101
 8004b9c:	3fd17460 	.word	0x3fd17460
 8004ba0:	518f264d 	.word	0x518f264d
 8004ba4:	3fd55555 	.word	0x3fd55555
 8004ba8:	db6fabff 	.word	0xdb6fabff
 8004bac:	3fdb6db6 	.word	0x3fdb6db6
 8004bb0:	33333303 	.word	0x33333303
 8004bb4:	3fe33333 	.word	0x3fe33333
 8004bb8:	e0000000 	.word	0xe0000000
 8004bbc:	3feec709 	.word	0x3feec709
 8004bc0:	dc3a03fd 	.word	0xdc3a03fd
 8004bc4:	3feec709 	.word	0x3feec709
 8004bc8:	145b01f5 	.word	0x145b01f5
 8004bcc:	be3e2fe0 	.word	0xbe3e2fe0
 8004bd0:	7ff00000 	.word	0x7ff00000
 8004bd4:	43400000 	.word	0x43400000
 8004bd8:	0003988e 	.word	0x0003988e
 8004bdc:	000bb679 	.word	0x000bb679
 8004be0:	08005218 	.word	0x08005218
 8004be4:	3ff00000 	.word	0x3ff00000
 8004be8:	40080000 	.word	0x40080000
 8004bec:	08005238 	.word	0x08005238
 8004bf0:	08005228 	.word	0x08005228
 8004bf4:	a39c      	add	r3, pc, #624	; (adr r3, 8004e68 <__ieee754_pow+0x9d0>)
 8004bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfa:	4640      	mov	r0, r8
 8004bfc:	4649      	mov	r1, r9
 8004bfe:	f7fb faad 	bl	800015c <__adddf3>
 8004c02:	4622      	mov	r2, r4
 8004c04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c08:	462b      	mov	r3, r5
 8004c0a:	4650      	mov	r0, sl
 8004c0c:	4639      	mov	r1, r7
 8004c0e:	f7fb faa3 	bl	8000158 <__aeabi_dsub>
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c1a:	f7fb fee5 	bl	80009e8 <__aeabi_dcmpgt>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	f47f ae06 	bne.w	8004830 <__ieee754_pow+0x398>
 8004c24:	4aa2      	ldr	r2, [pc, #648]	; (8004eb0 <__ieee754_pow+0xa18>)
 8004c26:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	f340 8100 	ble.w	8004e30 <__ieee754_pow+0x998>
 8004c30:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004c34:	151b      	asrs	r3, r3, #20
 8004c36:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004c3a:	fa4a fa03 	asr.w	sl, sl, r3
 8004c3e:	44b2      	add	sl, r6
 8004c40:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8004c44:	489b      	ldr	r0, [pc, #620]	; (8004eb4 <__ieee754_pow+0xa1c>)
 8004c46:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004c4a:	4108      	asrs	r0, r1
 8004c4c:	ea00 030a 	and.w	r3, r0, sl
 8004c50:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8004c54:	f1c1 0114 	rsb	r1, r1, #20
 8004c58:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004c5c:	fa4a fa01 	asr.w	sl, sl, r1
 8004c60:	2e00      	cmp	r6, #0
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	4620      	mov	r0, r4
 8004c68:	4629      	mov	r1, r5
 8004c6a:	bfb8      	it	lt
 8004c6c:	f1ca 0a00 	rsblt	sl, sl, #0
 8004c70:	f7fb fa72 	bl	8000158 <__aeabi_dsub>
 8004c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c7c:	2400      	movs	r4, #0
 8004c7e:	4642      	mov	r2, r8
 8004c80:	464b      	mov	r3, r9
 8004c82:	f7fb fa6b 	bl	800015c <__adddf3>
 8004c86:	a37a      	add	r3, pc, #488	; (adr r3, 8004e70 <__ieee754_pow+0x9d8>)
 8004c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	460d      	mov	r5, r1
 8004c90:	f7fb fc1a 	bl	80004c8 <__aeabi_dmul>
 8004c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c98:	4606      	mov	r6, r0
 8004c9a:	460f      	mov	r7, r1
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	4629      	mov	r1, r5
 8004ca0:	f7fb fa5a 	bl	8000158 <__aeabi_dsub>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	4640      	mov	r0, r8
 8004caa:	4649      	mov	r1, r9
 8004cac:	f7fb fa54 	bl	8000158 <__aeabi_dsub>
 8004cb0:	a371      	add	r3, pc, #452	; (adr r3, 8004e78 <__ieee754_pow+0x9e0>)
 8004cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb6:	f7fb fc07 	bl	80004c8 <__aeabi_dmul>
 8004cba:	a371      	add	r3, pc, #452	; (adr r3, 8004e80 <__ieee754_pow+0x9e8>)
 8004cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc0:	4680      	mov	r8, r0
 8004cc2:	4689      	mov	r9, r1
 8004cc4:	4620      	mov	r0, r4
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	f7fb fbfe 	bl	80004c8 <__aeabi_dmul>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4640      	mov	r0, r8
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	f7fb fa42 	bl	800015c <__adddf3>
 8004cd8:	4604      	mov	r4, r0
 8004cda:	460d      	mov	r5, r1
 8004cdc:	4602      	mov	r2, r0
 8004cde:	460b      	mov	r3, r1
 8004ce0:	4630      	mov	r0, r6
 8004ce2:	4639      	mov	r1, r7
 8004ce4:	f7fb fa3a 	bl	800015c <__adddf3>
 8004ce8:	4632      	mov	r2, r6
 8004cea:	463b      	mov	r3, r7
 8004cec:	4680      	mov	r8, r0
 8004cee:	4689      	mov	r9, r1
 8004cf0:	f7fb fa32 	bl	8000158 <__aeabi_dsub>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f7fb fa2c 	bl	8000158 <__aeabi_dsub>
 8004d00:	4642      	mov	r2, r8
 8004d02:	4606      	mov	r6, r0
 8004d04:	460f      	mov	r7, r1
 8004d06:	464b      	mov	r3, r9
 8004d08:	4640      	mov	r0, r8
 8004d0a:	4649      	mov	r1, r9
 8004d0c:	f7fb fbdc 	bl	80004c8 <__aeabi_dmul>
 8004d10:	a35d      	add	r3, pc, #372	; (adr r3, 8004e88 <__ieee754_pow+0x9f0>)
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	4604      	mov	r4, r0
 8004d18:	460d      	mov	r5, r1
 8004d1a:	f7fb fbd5 	bl	80004c8 <__aeabi_dmul>
 8004d1e:	a35c      	add	r3, pc, #368	; (adr r3, 8004e90 <__ieee754_pow+0x9f8>)
 8004d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d24:	f7fb fa18 	bl	8000158 <__aeabi_dsub>
 8004d28:	4622      	mov	r2, r4
 8004d2a:	462b      	mov	r3, r5
 8004d2c:	f7fb fbcc 	bl	80004c8 <__aeabi_dmul>
 8004d30:	a359      	add	r3, pc, #356	; (adr r3, 8004e98 <__ieee754_pow+0xa00>)
 8004d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d36:	f7fb fa11 	bl	800015c <__adddf3>
 8004d3a:	4622      	mov	r2, r4
 8004d3c:	462b      	mov	r3, r5
 8004d3e:	f7fb fbc3 	bl	80004c8 <__aeabi_dmul>
 8004d42:	a357      	add	r3, pc, #348	; (adr r3, 8004ea0 <__ieee754_pow+0xa08>)
 8004d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d48:	f7fb fa06 	bl	8000158 <__aeabi_dsub>
 8004d4c:	4622      	mov	r2, r4
 8004d4e:	462b      	mov	r3, r5
 8004d50:	f7fb fbba 	bl	80004c8 <__aeabi_dmul>
 8004d54:	a354      	add	r3, pc, #336	; (adr r3, 8004ea8 <__ieee754_pow+0xa10>)
 8004d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5a:	f7fb f9ff 	bl	800015c <__adddf3>
 8004d5e:	4622      	mov	r2, r4
 8004d60:	462b      	mov	r3, r5
 8004d62:	f7fb fbb1 	bl	80004c8 <__aeabi_dmul>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4640      	mov	r0, r8
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	f7fb f9f3 	bl	8000158 <__aeabi_dsub>
 8004d72:	4604      	mov	r4, r0
 8004d74:	460d      	mov	r5, r1
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4640      	mov	r0, r8
 8004d7c:	4649      	mov	r1, r9
 8004d7e:	f7fb fba3 	bl	80004c8 <__aeabi_dmul>
 8004d82:	2200      	movs	r2, #0
 8004d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	4629      	mov	r1, r5
 8004d90:	f7fb f9e2 	bl	8000158 <__aeabi_dsub>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d9c:	f7fb fcbe 	bl	800071c <__aeabi_ddiv>
 8004da0:	4632      	mov	r2, r6
 8004da2:	4604      	mov	r4, r0
 8004da4:	460d      	mov	r5, r1
 8004da6:	463b      	mov	r3, r7
 8004da8:	4640      	mov	r0, r8
 8004daa:	4649      	mov	r1, r9
 8004dac:	f7fb fb8c 	bl	80004c8 <__aeabi_dmul>
 8004db0:	4632      	mov	r2, r6
 8004db2:	463b      	mov	r3, r7
 8004db4:	f7fb f9d2 	bl	800015c <__adddf3>
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	f7fb f9ca 	bl	8000158 <__aeabi_dsub>
 8004dc4:	4642      	mov	r2, r8
 8004dc6:	464b      	mov	r3, r9
 8004dc8:	f7fb f9c6 	bl	8000158 <__aeabi_dsub>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	460b      	mov	r3, r1
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	4939      	ldr	r1, [pc, #228]	; (8004eb8 <__ieee754_pow+0xa20>)
 8004dd4:	f7fb f9c0 	bl	8000158 <__aeabi_dsub>
 8004dd8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8004ddc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004de0:	da29      	bge.n	8004e36 <__ieee754_pow+0x99e>
 8004de2:	4652      	mov	r2, sl
 8004de4:	f000 f874 	bl	8004ed0 <scalbn>
 8004de8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004dec:	f7ff bbfd 	b.w	80045ea <__ieee754_pow+0x152>
 8004df0:	4b32      	ldr	r3, [pc, #200]	; (8004ebc <__ieee754_pow+0xa24>)
 8004df2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8004df6:	429f      	cmp	r7, r3
 8004df8:	f77f af14 	ble.w	8004c24 <__ieee754_pow+0x78c>
 8004dfc:	4b30      	ldr	r3, [pc, #192]	; (8004ec0 <__ieee754_pow+0xa28>)
 8004dfe:	440b      	add	r3, r1
 8004e00:	4303      	orrs	r3, r0
 8004e02:	d009      	beq.n	8004e18 <__ieee754_pow+0x980>
 8004e04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	f7fb fdce 	bl	80009ac <__aeabi_dcmplt>
 8004e10:	3800      	subs	r0, #0
 8004e12:	bf18      	it	ne
 8004e14:	2001      	movne	r0, #1
 8004e16:	e452      	b.n	80046be <__ieee754_pow+0x226>
 8004e18:	4622      	mov	r2, r4
 8004e1a:	462b      	mov	r3, r5
 8004e1c:	f7fb f99c 	bl	8000158 <__aeabi_dsub>
 8004e20:	4642      	mov	r2, r8
 8004e22:	464b      	mov	r3, r9
 8004e24:	f7fb fdd6 	bl	80009d4 <__aeabi_dcmpge>
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	f43f aefb 	beq.w	8004c24 <__ieee754_pow+0x78c>
 8004e2e:	e7e9      	b.n	8004e04 <__ieee754_pow+0x96c>
 8004e30:	f04f 0a00 	mov.w	sl, #0
 8004e34:	e720      	b.n	8004c78 <__ieee754_pow+0x7e0>
 8004e36:	4621      	mov	r1, r4
 8004e38:	e7d6      	b.n	8004de8 <__ieee754_pow+0x950>
 8004e3a:	f04f 0b00 	mov.w	fp, #0
 8004e3e:	f8df c078 	ldr.w	ip, [pc, #120]	; 8004eb8 <__ieee754_pow+0xa20>
 8004e42:	f7ff bbb9 	b.w	80045b8 <__ieee754_pow+0x120>
 8004e46:	f04f 0b00 	mov.w	fp, #0
 8004e4a:	f04f 0c00 	mov.w	ip, #0
 8004e4e:	f7ff bbb3 	b.w	80045b8 <__ieee754_pow+0x120>
 8004e52:	4640      	mov	r0, r8
 8004e54:	4649      	mov	r1, r9
 8004e56:	f7ff bb3c 	b.w	80044d2 <__ieee754_pow+0x3a>
 8004e5a:	9200      	str	r2, [sp, #0]
 8004e5c:	f7ff bb88 	b.w	8004570 <__ieee754_pow+0xd8>
 8004e60:	2300      	movs	r3, #0
 8004e62:	f7ff bb72 	b.w	800454a <__ieee754_pow+0xb2>
 8004e66:	bf00      	nop
 8004e68:	652b82fe 	.word	0x652b82fe
 8004e6c:	3c971547 	.word	0x3c971547
 8004e70:	00000000 	.word	0x00000000
 8004e74:	3fe62e43 	.word	0x3fe62e43
 8004e78:	fefa39ef 	.word	0xfefa39ef
 8004e7c:	3fe62e42 	.word	0x3fe62e42
 8004e80:	0ca86c39 	.word	0x0ca86c39
 8004e84:	be205c61 	.word	0xbe205c61
 8004e88:	72bea4d0 	.word	0x72bea4d0
 8004e8c:	3e663769 	.word	0x3e663769
 8004e90:	c5d26bf1 	.word	0xc5d26bf1
 8004e94:	3ebbbd41 	.word	0x3ebbbd41
 8004e98:	af25de2c 	.word	0xaf25de2c
 8004e9c:	3f11566a 	.word	0x3f11566a
 8004ea0:	16bebd93 	.word	0x16bebd93
 8004ea4:	3f66c16c 	.word	0x3f66c16c
 8004ea8:	5555553e 	.word	0x5555553e
 8004eac:	3fc55555 	.word	0x3fc55555
 8004eb0:	3fe00000 	.word	0x3fe00000
 8004eb4:	fff00000 	.word	0xfff00000
 8004eb8:	3ff00000 	.word	0x3ff00000
 8004ebc:	4090cbff 	.word	0x4090cbff
 8004ec0:	3f6f3400 	.word	0x3f6f3400

08004ec4 <fabs>:
 8004ec4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4770      	bx	lr
 8004ecc:	0000      	movs	r0, r0
	...

08004ed0 <scalbn>:
 8004ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed2:	4616      	mov	r6, r2
 8004ed4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004ed8:	4604      	mov	r4, r0
 8004eda:	460d      	mov	r5, r1
 8004edc:	460b      	mov	r3, r1
 8004ede:	b992      	cbnz	r2, 8004f06 <scalbn+0x36>
 8004ee0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004ee4:	4303      	orrs	r3, r0
 8004ee6:	d03c      	beq.n	8004f62 <scalbn+0x92>
 8004ee8:	4b31      	ldr	r3, [pc, #196]	; (8004fb0 <scalbn+0xe0>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	f7fb faec 	bl	80004c8 <__aeabi_dmul>
 8004ef0:	4b30      	ldr	r3, [pc, #192]	; (8004fb4 <scalbn+0xe4>)
 8004ef2:	4604      	mov	r4, r0
 8004ef4:	429e      	cmp	r6, r3
 8004ef6:	460d      	mov	r5, r1
 8004ef8:	da0f      	bge.n	8004f1a <scalbn+0x4a>
 8004efa:	a329      	add	r3, pc, #164	; (adr r3, 8004fa0 <scalbn+0xd0>)
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	f7fb fae2 	bl	80004c8 <__aeabi_dmul>
 8004f04:	e006      	b.n	8004f14 <scalbn+0x44>
 8004f06:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8004f0a:	42ba      	cmp	r2, r7
 8004f0c:	d109      	bne.n	8004f22 <scalbn+0x52>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	f7fb f924 	bl	800015c <__adddf3>
 8004f14:	4604      	mov	r4, r0
 8004f16:	460d      	mov	r5, r1
 8004f18:	e023      	b.n	8004f62 <scalbn+0x92>
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004f20:	3a36      	subs	r2, #54	; 0x36
 8004f22:	f24c 3150 	movw	r1, #50000	; 0xc350
 8004f26:	428e      	cmp	r6, r1
 8004f28:	dd0e      	ble.n	8004f48 <scalbn+0x78>
 8004f2a:	a31f      	add	r3, pc, #124	; (adr r3, 8004fa8 <scalbn+0xd8>)
 8004f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f30:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8004f34:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8004f38:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8004f3c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8004f40:	481d      	ldr	r0, [pc, #116]	; (8004fb8 <scalbn+0xe8>)
 8004f42:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8004f46:	e7db      	b.n	8004f00 <scalbn+0x30>
 8004f48:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004f4c:	4432      	add	r2, r6
 8004f4e:	428a      	cmp	r2, r1
 8004f50:	dceb      	bgt.n	8004f2a <scalbn+0x5a>
 8004f52:	2a00      	cmp	r2, #0
 8004f54:	dd08      	ble.n	8004f68 <scalbn+0x98>
 8004f56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004f5a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f5e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004f62:	4620      	mov	r0, r4
 8004f64:	4629      	mov	r1, r5
 8004f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f68:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004f6c:	da0c      	bge.n	8004f88 <scalbn+0xb8>
 8004f6e:	a30c      	add	r3, pc, #48	; (adr r3, 8004fa0 <scalbn+0xd0>)
 8004f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f74:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8004f78:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8004f7c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8004f80:	480e      	ldr	r0, [pc, #56]	; (8004fbc <scalbn+0xec>)
 8004f82:	f041 011f 	orr.w	r1, r1, #31
 8004f86:	e7bb      	b.n	8004f00 <scalbn+0x30>
 8004f88:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004f8c:	3236      	adds	r2, #54	; 0x36
 8004f8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f92:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004f96:	4620      	mov	r0, r4
 8004f98:	4629      	mov	r1, r5
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	4b08      	ldr	r3, [pc, #32]	; (8004fc0 <scalbn+0xf0>)
 8004f9e:	e7af      	b.n	8004f00 <scalbn+0x30>
 8004fa0:	c2f8f359 	.word	0xc2f8f359
 8004fa4:	01a56e1f 	.word	0x01a56e1f
 8004fa8:	8800759c 	.word	0x8800759c
 8004fac:	7e37e43c 	.word	0x7e37e43c
 8004fb0:	43500000 	.word	0x43500000
 8004fb4:	ffff3cb0 	.word	0xffff3cb0
 8004fb8:	8800759c 	.word	0x8800759c
 8004fbc:	c2f8f359 	.word	0xc2f8f359
 8004fc0:	3c900000 	.word	0x3c900000

08004fc4 <with_errno>:
 8004fc4:	b570      	push	{r4, r5, r6, lr}
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	460d      	mov	r5, r1
 8004fca:	4616      	mov	r6, r2
 8004fcc:	f7ff f9ca 	bl	8004364 <__errno>
 8004fd0:	4629      	mov	r1, r5
 8004fd2:	6006      	str	r6, [r0, #0]
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}

08004fd8 <xflow>:
 8004fd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fda:	4615      	mov	r5, r2
 8004fdc:	461c      	mov	r4, r3
 8004fde:	b180      	cbz	r0, 8005002 <xflow+0x2a>
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004fe6:	e9cd 0100 	strd	r0, r1, [sp]
 8004fea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fee:	4628      	mov	r0, r5
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	f7fb fa69 	bl	80004c8 <__aeabi_dmul>
 8004ff6:	2222      	movs	r2, #34	; 0x22
 8004ff8:	b003      	add	sp, #12
 8004ffa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ffe:	f7ff bfe1 	b.w	8004fc4 <with_errno>
 8005002:	4610      	mov	r0, r2
 8005004:	4619      	mov	r1, r3
 8005006:	e7ee      	b.n	8004fe6 <xflow+0xe>

08005008 <__math_uflow>:
 8005008:	2200      	movs	r2, #0
 800500a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800500e:	f7ff bfe3 	b.w	8004fd8 <xflow>

08005012 <__math_oflow>:
 8005012:	2200      	movs	r2, #0
 8005014:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005018:	f7ff bfde 	b.w	8004fd8 <xflow>

0800501c <__ieee754_sqrt>:
 800501c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80051c0 <__ieee754_sqrt+0x1a4>
 8005020:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005024:	ea3c 0c01 	bics.w	ip, ip, r1
 8005028:	460b      	mov	r3, r1
 800502a:	4606      	mov	r6, r0
 800502c:	460d      	mov	r5, r1
 800502e:	460a      	mov	r2, r1
 8005030:	4604      	mov	r4, r0
 8005032:	d10e      	bne.n	8005052 <__ieee754_sqrt+0x36>
 8005034:	4602      	mov	r2, r0
 8005036:	f7fb fa47 	bl	80004c8 <__aeabi_dmul>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	4630      	mov	r0, r6
 8005040:	4629      	mov	r1, r5
 8005042:	f7fb f88b 	bl	800015c <__adddf3>
 8005046:	4606      	mov	r6, r0
 8005048:	460d      	mov	r5, r1
 800504a:	4630      	mov	r0, r6
 800504c:	4629      	mov	r1, r5
 800504e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005052:	2900      	cmp	r1, #0
 8005054:	dc0d      	bgt.n	8005072 <__ieee754_sqrt+0x56>
 8005056:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800505a:	ea5c 0c00 	orrs.w	ip, ip, r0
 800505e:	d0f4      	beq.n	800504a <__ieee754_sqrt+0x2e>
 8005060:	b139      	cbz	r1, 8005072 <__ieee754_sqrt+0x56>
 8005062:	4602      	mov	r2, r0
 8005064:	f7fb f878 	bl	8000158 <__aeabi_dsub>
 8005068:	4602      	mov	r2, r0
 800506a:	460b      	mov	r3, r1
 800506c:	f7fb fb56 	bl	800071c <__aeabi_ddiv>
 8005070:	e7e9      	b.n	8005046 <__ieee754_sqrt+0x2a>
 8005072:	1512      	asrs	r2, r2, #20
 8005074:	f000 8089 	beq.w	800518a <__ieee754_sqrt+0x16e>
 8005078:	2500      	movs	r5, #0
 800507a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800507e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005082:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005086:	07d2      	lsls	r2, r2, #31
 8005088:	bf5c      	itt	pl
 800508a:	005b      	lslpl	r3, r3, #1
 800508c:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8005090:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005094:	bf58      	it	pl
 8005096:	0064      	lslpl	r4, r4, #1
 8005098:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800509c:	0062      	lsls	r2, r4, #1
 800509e:	2016      	movs	r0, #22
 80050a0:	4629      	mov	r1, r5
 80050a2:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 80050a6:	1076      	asrs	r6, r6, #1
 80050a8:	190f      	adds	r7, r1, r4
 80050aa:	429f      	cmp	r7, r3
 80050ac:	bfde      	ittt	le
 80050ae:	1bdb      	suble	r3, r3, r7
 80050b0:	1939      	addle	r1, r7, r4
 80050b2:	192d      	addle	r5, r5, r4
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	3801      	subs	r0, #1
 80050b8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80050bc:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80050c0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80050c4:	d1f0      	bne.n	80050a8 <__ieee754_sqrt+0x8c>
 80050c6:	4604      	mov	r4, r0
 80050c8:	2720      	movs	r7, #32
 80050ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80050ce:	428b      	cmp	r3, r1
 80050d0:	eb0c 0e00 	add.w	lr, ip, r0
 80050d4:	dc02      	bgt.n	80050dc <__ieee754_sqrt+0xc0>
 80050d6:	d113      	bne.n	8005100 <__ieee754_sqrt+0xe4>
 80050d8:	4596      	cmp	lr, r2
 80050da:	d811      	bhi.n	8005100 <__ieee754_sqrt+0xe4>
 80050dc:	f1be 0f00 	cmp.w	lr, #0
 80050e0:	eb0e 000c 	add.w	r0, lr, ip
 80050e4:	da56      	bge.n	8005194 <__ieee754_sqrt+0x178>
 80050e6:	2800      	cmp	r0, #0
 80050e8:	db54      	blt.n	8005194 <__ieee754_sqrt+0x178>
 80050ea:	f101 0801 	add.w	r8, r1, #1
 80050ee:	1a5b      	subs	r3, r3, r1
 80050f0:	4641      	mov	r1, r8
 80050f2:	4596      	cmp	lr, r2
 80050f4:	bf88      	it	hi
 80050f6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80050fa:	eba2 020e 	sub.w	r2, r2, lr
 80050fe:	4464      	add	r4, ip
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	3f01      	subs	r7, #1
 8005104:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8005108:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800510c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8005110:	d1dd      	bne.n	80050ce <__ieee754_sqrt+0xb2>
 8005112:	4313      	orrs	r3, r2
 8005114:	d01b      	beq.n	800514e <__ieee754_sqrt+0x132>
 8005116:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80051c4 <__ieee754_sqrt+0x1a8>
 800511a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80051c8 <__ieee754_sqrt+0x1ac>
 800511e:	e9da 0100 	ldrd	r0, r1, [sl]
 8005122:	e9db 2300 	ldrd	r2, r3, [fp]
 8005126:	f7fb f817 	bl	8000158 <__aeabi_dsub>
 800512a:	e9da 8900 	ldrd	r8, r9, [sl]
 800512e:	4602      	mov	r2, r0
 8005130:	460b      	mov	r3, r1
 8005132:	4640      	mov	r0, r8
 8005134:	4649      	mov	r1, r9
 8005136:	f7fb fc43 	bl	80009c0 <__aeabi_dcmple>
 800513a:	b140      	cbz	r0, 800514e <__ieee754_sqrt+0x132>
 800513c:	e9da 0100 	ldrd	r0, r1, [sl]
 8005140:	e9db 2300 	ldrd	r2, r3, [fp]
 8005144:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005148:	d126      	bne.n	8005198 <__ieee754_sqrt+0x17c>
 800514a:	463c      	mov	r4, r7
 800514c:	3501      	adds	r5, #1
 800514e:	106b      	asrs	r3, r5, #1
 8005150:	0864      	lsrs	r4, r4, #1
 8005152:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005156:	07ea      	lsls	r2, r5, #31
 8005158:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800515c:	bf48      	it	mi
 800515e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 8005162:	4620      	mov	r0, r4
 8005164:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8005168:	e76d      	b.n	8005046 <__ieee754_sqrt+0x2a>
 800516a:	0ae3      	lsrs	r3, r4, #11
 800516c:	3915      	subs	r1, #21
 800516e:	0564      	lsls	r4, r4, #21
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0fa      	beq.n	800516a <__ieee754_sqrt+0x14e>
 8005174:	02d8      	lsls	r0, r3, #11
 8005176:	d50a      	bpl.n	800518e <__ieee754_sqrt+0x172>
 8005178:	f1c2 0020 	rsb	r0, r2, #32
 800517c:	fa24 f000 	lsr.w	r0, r4, r0
 8005180:	1e55      	subs	r5, r2, #1
 8005182:	4094      	lsls	r4, r2
 8005184:	4303      	orrs	r3, r0
 8005186:	1b4a      	subs	r2, r1, r5
 8005188:	e776      	b.n	8005078 <__ieee754_sqrt+0x5c>
 800518a:	4611      	mov	r1, r2
 800518c:	e7f0      	b.n	8005170 <__ieee754_sqrt+0x154>
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	3201      	adds	r2, #1
 8005192:	e7ef      	b.n	8005174 <__ieee754_sqrt+0x158>
 8005194:	4688      	mov	r8, r1
 8005196:	e7aa      	b.n	80050ee <__ieee754_sqrt+0xd2>
 8005198:	f7fa ffe0 	bl	800015c <__adddf3>
 800519c:	e9da 8900 	ldrd	r8, r9, [sl]
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	4640      	mov	r0, r8
 80051a6:	4649      	mov	r1, r9
 80051a8:	f7fb fc00 	bl	80009ac <__aeabi_dcmplt>
 80051ac:	b120      	cbz	r0, 80051b8 <__ieee754_sqrt+0x19c>
 80051ae:	1ca1      	adds	r1, r4, #2
 80051b0:	bf08      	it	eq
 80051b2:	3501      	addeq	r5, #1
 80051b4:	3402      	adds	r4, #2
 80051b6:	e7ca      	b.n	800514e <__ieee754_sqrt+0x132>
 80051b8:	3401      	adds	r4, #1
 80051ba:	f024 0401 	bic.w	r4, r4, #1
 80051be:	e7c6      	b.n	800514e <__ieee754_sqrt+0x132>
 80051c0:	7ff00000 	.word	0x7ff00000
 80051c4:	20000060 	.word	0x20000060
 80051c8:	20000068 	.word	0x20000068

080051cc <_init>:
 80051cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ce:	bf00      	nop
 80051d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051d2:	bc08      	pop	{r3}
 80051d4:	469e      	mov	lr, r3
 80051d6:	4770      	bx	lr

080051d8 <_fini>:
 80051d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051da:	bf00      	nop
 80051dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051de:	bc08      	pop	{r3}
 80051e0:	469e      	mov	lr, r3
 80051e2:	4770      	bx	lr
