// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module two_mm_stream_ikj_ikj_mm1_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v0_address0,
        v0_ce0,
        v0_q0,
        v1_address0,
        v1_ce0,
        v1_q0,
        v611_din,
        v611_full_n,
        v611_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v0_address0;
output   v0_ce0;
input  [31:0] v0_q0;
output  [11:0] v1_address0;
output   v1_ce0;
input  [31:0] v1_q0;
output  [31:0] v611_din;
input   v611_full_n;
output   v611_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v611_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln30_fu_94_p1;
reg   [5:0] trunc_ln30_reg_121;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln24_fu_82_p2;
wire   [11:0] tmp_cast_fu_103_p3;
reg   [11:0] tmp_cast_reg_126;
wire    ap_CS_fsm_state4;
reg   [5:0] c_row_address0;
reg    c_row_ce0;
reg    c_row_we0;
reg   [31:0] c_row_d0;
wire   [31:0] c_row_q0;
reg    c_row_ce1;
wire   [31:0] c_row_q1;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_done;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_idle;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_ready;
wire   [5:0] grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_address0;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_ce0;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_we0;
wire   [31:0] grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_d0;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_done;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_idle;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_ready;
wire   [11:0] grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v0_address0;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v0_ce0;
wire   [11:0] grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v1_address0;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v1_ce0;
wire   [5:0] grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_address0;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_ce0;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_we0;
wire   [31:0] grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_d0;
wire   [5:0] grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_address1;
wire    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_ce1;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_done;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_idle;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_ready;
wire   [31:0] grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_v611_din;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_v611_write;
wire   [5:0] grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_c_row_address0;
wire    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_c_row_ce0;
reg    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [6:0] i_fu_44;
wire   [6:0] add_ln24_fu_88_p2;
reg    ap_block_state1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg = 1'b0;
#0 grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg = 1'b0;
#0 grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg = 1'b0;
end

two_mm_stream_ikj_ikj_mm1_stage_0_1_c_row #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
c_row_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_row_address0),
    .ce0(c_row_ce0),
    .we0(c_row_we0),
    .d0(c_row_d0),
    .q0(c_row_q0),
    .address1(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_address1),
    .ce1(c_row_ce1),
    .q1(c_row_q1)
);

two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1 grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start),
    .ap_done(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_done),
    .ap_idle(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_idle),
    .ap_ready(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_ready),
    .c_row_address0(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_address0),
    .c_row_ce0(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_ce0),
    .c_row_we0(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_we0),
    .c_row_d0(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_d0)
);

two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start),
    .ap_done(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_done),
    .ap_idle(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_idle),
    .ap_ready(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_ready),
    .zext_ln30(tmp_cast_reg_126),
    .v0_address0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v0_address0),
    .v0_ce0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v0_ce0),
    .v0_q0(v0_q0),
    .v1_address0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v1_address0),
    .v1_ce0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v1_ce0),
    .v1_q0(v1_q0),
    .c_row_address0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_address0),
    .c_row_ce0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_ce0),
    .c_row_we0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_we0),
    .c_row_d0(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_d0),
    .c_row_address1(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_address1),
    .c_row_ce1(grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_ce1),
    .c_row_q1(c_row_q1)
);

two_mm_stream_ikj_ikj_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2 grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start),
    .ap_done(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_done),
    .ap_idle(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_idle),
    .ap_ready(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_ready),
    .v611_din(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_v611_din),
    .v611_full_n(v611_full_n),
    .v611_write(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_v611_write),
    .c_row_address0(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_c_row_address0),
    .c_row_ce0(grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_c_row_ce0),
    .c_row_q0(c_row_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln24_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln24_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_ready == 1'b1)) begin
            grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg <= 1'b1;
        end else if ((grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_ready == 1'b1)) begin
            grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg <= 1'b1;
        end else if ((grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_ready == 1'b1)) begin
            grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_44 <= 7'd0;
    end else if (((icmp_ln24_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_44 <= add_ln24_fu_88_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_cast_reg_126[11 : 6] <= tmp_cast_fu_103_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_82_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln30_reg_121 <= trunc_ln30_fu_94_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_row_address0 = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_c_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_address0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_address0 = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_address0;
    end else begin
        c_row_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_row_ce0 = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_c_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_ce0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_ce0 = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_ce0;
    end else begin
        c_row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_ce1 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_ce1;
    end else begin
        c_row_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_d0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_d0 = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_d0;
    end else begin
        c_row_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_row_we0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_c_row_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_we0 = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_c_row_we0;
    end else begin
        c_row_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v611_write = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_v611_write;
    end else begin
        v611_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln24_fu_82_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_88_p2 = (i_fu_44 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_26_1_fu_52_ap_start_reg;

assign grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_ap_start_reg;

assign grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_ap_start_reg;

assign icmp_ln24_fu_82_p2 = ((i_fu_44 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_cast_fu_103_p3 = {{trunc_ln30_reg_121}, {6'd0}};

assign trunc_ln30_fu_94_p1 = i_fu_44[5:0];

assign v0_address0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v0_address0;

assign v0_ce0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v0_ce0;

assign v1_address0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v1_address0;

assign v1_ce0 = grp_mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_j_0_j_fu_57_v1_ce0;

assign v611_din = grp_mm1_stage_0_1_Pipeline_VITIS_LOOP_43_2_fu_67_v611_din;

always @ (posedge ap_clk) begin
    tmp_cast_reg_126[5:0] <= 6'b000000;
end

endmodule //two_mm_stream_ikj_ikj_mm1_stage_0_1
