<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06180492B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06180492</doc-number>
        <kind>B2</kind>
        <date>20010130</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6180492</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="22893158" extended-family-id="42114104">
      <document-id>
        <country>US</country>
        <doc-number>09237298</doc-number>
        <kind>A</kind>
        <date>19990125</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1999US-09237298</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>43172585</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>US</country>
        <doc-number>23729899</doc-number>
        <kind>A</kind>
        <date>19990125</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1999US-09237298</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010130</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>H01L  21/762       20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>762</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>438435000</text>
        <class>438</class>
        <subclass>435000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>257E21546</text>
        <class>257</class>
        <subclass>E21546</subclass>
      </further-classification>
      <further-classification sequence="2">
        <text>438424000</text>
        <class>438</class>
        <subclass>424000</subclass>
      </further-classification>
      <further-classification sequence="3">
        <text>438437000</text>
        <class>438</class>
        <subclass>437000</subclass>
      </further-classification>
      <further-classification sequence="4">
        <text>438787000</text>
        <class>438</class>
        <subclass>787000</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>H01L-021/762C</text>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>021</main-group>
        <subgroup>762C</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01L-021/76224</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>L</subclass>
        <main-group>21</main-group>
        <subgroup>76224</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>11</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>4</number-of-drawing-sheets>
      <number-of-figures>8</number-of-figures>
      <image-key data-format="questel">US6180492</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Method of forming a liner for shallow trench isolation</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>SASAKI YOSHITAKA</text>
          <document-id>
            <country>US</country>
            <doc-number>4471525</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4471525</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>WANG KANG L, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5155571</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5155571</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>KOZAI YUTAKA, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5541440</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5541440</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>YUUKI TOMOHIRO</text>
          <document-id>
            <country>US</country>
            <doc-number>5633212</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5633212</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="5">
          <text>LIN TRUE-LON, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5668026</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5668026</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="6">
          <text>IIDA MAKIO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5747846</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5747846</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="7">
          <text>PERERA ASANGA H</text>
          <document-id>
            <country>US</country>
            <doc-number>5786263</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5786263</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="8">
          <text>PAN PAI-HUNG, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5834358</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5834358</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="9">
          <text>YOO CHUE-SAN, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5858830</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5858830</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="10">
          <text>MAITI BIKAS, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5861347</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5861347</doc-number>
          </document-id>
        </patcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>United Microelectronics Corp.</orgname>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>UNITED MICROELECTRONICS</orgname>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Shih, Hsueh-Hao</name>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Yew, Tri-Rung</name>
            <address>
              <address-1>Hsinchu Hsien, TW</address-1>
              <city>Hsinchu Hsien</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="3">
          <addressbook lang="en">
            <name>Lur, Water</name>
            <address>
              <address-1>Taipei, TW</address-1>
              <city>Taipei</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="4">
          <addressbook lang="en">
            <name>Yang, Gwo-Shii</name>
            <address>
              <address-1>Hsinchu, TW</address-1>
              <city>Hsinchu</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
      </inventors>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Pham, Long</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>GRANTED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      An improved method for forming shallow trench isolation structure is described.
      <br/>
      The present method comprises the steps of providing a pad oxide layer and a mask layer on a semiconductor substrate and forming a trench structure therein.
      <br/>
      Next, a liner oxide layer is formed on the surface of the trench structure in the semiconductor substrate and is extensively formed on the side surface of the mask layer exposed therein and the top surface of the mask layer by wet oxidation.
      <br/>
      A dielectric material is deposited on the liner oxide layer and fills the trench structure.
      <br/>
      The dielectric material layer is planarized.
      <br/>
      The mask layer and the pad oxide layer are then removed to form the isolation structures.
      <br/>
      The method for forming the shallow trench structures on a semiconductor structure in accordance with the present invention can eliminate the kink effect that occurs in the conventional method.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="1">
      1.
      <br/>
      Field of the Invention
    </p>
    <p num="2">This invention in general relates to a method for forming semiconductor devices and more particularly, to a method for forming shallow trench isolations (STI) structure on a semiconductor substrate.</p>
    <p num="3">2. Description of the Related Art</p>
    <p num="4">
      Isolation structure on a semiconductor substrate is used to prevent carriers from migrating to the adjacent devices.
      <br/>
      Typically, the isolation structure is formed in a semiconductor substrate with densely packed devices, such as in DRAM or in field effect transistor (FET) devices, for mitigating leakage current induced along the edges of EFT devices.
    </p>
    <p num="5">
      One method for forming the isolation structure in the semiconductor substrate is local oxidation.
      <br/>
      However, there are some inherent problems in local oxidation technology, such as the stress of the isolation structure or bird's beak encroachment incurred thereby.
      <br/>
      Therefore, in high-density semiconductor devices, the use of shallow trench isolation structure is proposed.
    </p>
    <p num="6">
      The method for forming shallow trench isolation structures in semiconductor substrate comprises the application of anisotropic etching on a semiconductor substrate to form trenches therein and then filling the trenches with dielectric material.
      <br/>
      Since the field isolation effect provided by the shallow trench isolation structures is scaleable and the Bird's Beak Encroachment in field oxidation is also resolved, the technology of shallow trench isolation structure has become a trend in the technology of semiconductor.
    </p>
    <p num="7">
      FIGS. 1A to 1B schematically illustrate in cross-sectional representation of the conventional method for forming a shallow trench isolation structure.
      <br/>
      Referring to FIG. 1A, a pad oxide layer 102 and a silicon nitride layer 104 are provided on a substrate 100.
      <br/>
      The silicon nitride layer 104 is patterned as a mask to etch a trench 106 in the substrate 100.
      <br/>
      Then, a liner oxide layer 108 is formed on the surface of substrate exposed in the trench 106 by dry oxidation.
      <br/>
      Next, a silicon oxide layer 110 is overlaid on the substrate 110 and fills the trench 106 therein.
      <br/>
      Now referring to FIG. 1B, the oxide layer 110 is removed by chemical mechanical polishing until the silicon nitride layer 104, which is used as a stop layer, is exposed.
      <br/>
      Next, the silicon nitride layer 104 is removed and then, the pad oxide layer 102 is removed by hydrofluoric acid.
      <br/>
      A trench isolation structure 112 is formed to completion in the substrate 100.
    </p>
    <p num="8">
      In the above-described method, the silicon oxide layer 110 covered on the substrate is formed by chemical deposition, while the pad oxide layer is formed by thermal oxidation.
      <br/>
      The compactness of the former is less than that of the latter.
      <br/>
      Therefore, while using hydrofluoric acid as an etchant to remove the pad oxide layer 102, the silicon oxide 110 in the trench 106 is etched at a rate higher than that for pad oxide layer 102.
      <br/>
      As a result, lateral etching occurs on the top surface of trench 106 to form a groove 116, which results in the less-smooth corner profile at the corner 114.
      <br/>
      Due to the lateral etching, the gate layer subsequently formed on the substrate will be thinner at the corner area 114 than in other places, so the kink effect will occur on the substrate.
    </p>
    <p num="9">Therefore, a need exists to improve the method for forming shallow trench isolations (STI) structure on a semiconductor substrate to eliminate the above mentioned problems.</p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="10">It is therefore an object of the present invention to provide a method for forming a shallow trench isolation structure on a semiconductor substrate, such that the shallow trench isolation structure does not predispose occurrence of the kink effect.</p>
    <p num="11">
      To achieve the above objects and other advantages of the present invention, an improved method for forming shallow trench isolation structure is described.
      <br/>
      The present method comprises the steps of providing a pad oxide layer and a mask layer on a semiconductor substrate and forming a trench structure thereinto.
      <br/>
      Next, a liner oxide layer is formed on the surface of the trench structure in the semiconductor substrate and extensively formed on the side surface of the mask layer exposed therein and the top surface of the mask layer by wet oxidation.
      <br/>
      A dielectric material is deposited on the liner oxide layer and fills the trench structure.
      <br/>
      The dielectric material layer is planarized.
      <br/>
      The mask layer and the pad oxide layer are then removed to form the isolation structures.
      <br/>
      The method for forming the shallow trench structures on a semiconductor structure in accordance with the present invention can eliminate the kink effect that occur in the conventional method.
    </p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="12">
      Other objects, features, and advantages of the present invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The description is made with reference to the accompanying drawings in which:
      <br/>
      FIGS. 1A through 1B schematically illustrate in cross-sectional representation of the conventional method for forming a shallow trench isolation structure.
      <br/>
      FIGS. 2A through 2F schematically illustrate in cross-sectional representation of one preferred embodiment of this invention.
    </p>
    <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
    <p num="13">
      With reference to FIG. 2A, a semiconductor substrate 200 is provided.
      <br/>
      A pad oxide layer 202 is formed on the semiconductor substrate by, for example, thermal oxidation.
      <br/>
      Next, a mask layer 204 is overlaid thereon.
      <br/>
      A suitable material for the mask layer used in performance of the present method is preferably one selected from the groups consisting of silicon nitride, silicon oxide nitride, polysilicon and amorphous silicon.
      <br/>
      Typically, the mask layer is formed by chemical vapor deposition.
    </p>
    <p num="14">
      Now referring to FIG. 2B, the mask and pad oxide layers are defined for forming a trench structure 206 in the semiconductor substrate 200.
      <br/>
      In this process, the mask layer is used as a mask.
      <br/>
      The procedures for forming a trench structure on the semiconductor substrate typically comprise the steps of forming a photoresist layer (not shown in the drawings) on the mask layer, patterning the photoresist layer, subsequently etching the mask layer 204, the pad oxide layer 202 and the substrate 200.
    </p>
    <p num="15">
      Still referring to FIG. 2B, after formation of the trench structure, a liner oxide layer 212 is formed on the surface of the trench structure in the semiconductor substrate and extensively formed on the sidewall 216 and the top surface 218 of the mask layer 204 by wet oxidation at a temperature of about 950 (degree)  C. to 1180 (degree)  C., preferably at a of about 1100 (degree)  C. to 1150 (degree)  C. Under this condition for wet oxidation, the liner oxide layer is formed on the topographic surface of the substrate 200.
      <br/>
      In performance of the present method, the wet oxidation can be performed in a furnace in the presence of the hydrogen.
      <br/>
      Furthermore, the wet oxidation can be performed by rapid thermal oxidation.
      <br/>
      Preferably, the thickness of the liner oxide layer is 100  Angstrom  to 350  Angstrom .
    </p>
    <p num="16">
      Now referring to FIG. 2C, a dielectric material layer 220 is formed to cover the liner oxide layer and fill the trench structure 206.
      <br/>
      An example of the dielectric material is silicon oxide.
      <br/>
      The dielectric material layer is formed by chemical vapor deposition or high-density plasma chemical vapor deposition with, for example, tetraethyloxy silicon as a gas source.
      <br/>
      Preferably, the dielectric material 220 is thermally treated at a temperature of about 1000 (degree)  C. for about 10 to about 30 minutes for densification thereof after deposited by chemical vapor deposition.
    </p>
    <p num="17">
      Turning to FIG. 2D, the resulting dielectric material layer over the substrate is planarized by, for example, chemical mechanical polishing.
      <br/>
      This planarization treatment is preferred to use the mask layer as a stop layer so that the layers of dielectric material 220 and liner oxide 212 are removed.
    </p>
    <p num="18">
      Referring to FIG. 2E, the mask layer 204 is typically removed by wet etching.
      <br/>
      In the case that the mask material 204 is silicon nitride, the mask layer 204 is preferably etched by heated phosphoric acid.
      <br/>
      Since the etching rate of layers of liner oxide 212 and mask 204 are different, when removing the mask layer 204, the portion 212a of liner oxide layer 212 which formed on the sidewall 216 (as shown in FIGS. 2C and 2D) of mask layer 204 exposed in the trench still remains to protect the trench structure 206 in the semiconductor substrate.
    </p>
    <p num="19">
      Then, as shown in FIG. 2F, the pad oxide layer 202 is removed by, for example, wet etching.
      <br/>
      Typically, the suitable etchant used in performance of the present method is hydrofluoric acid.
      <br/>
      Because the compactness of the liner oxide and pad oxide are different, when removing the pad oxide layer 202 by wet etching, the liner oxide layer 212a still remains to protect the trench structure 206 from lateral etching as that occurs in the conventional method.
      <br/>
      Therefore, the corner profile in the trench isolation structure formed by the present method is smooth.
    </p>
    <p num="20">Accordingly, the present method for forming the shallow trench structures on a semiconductor structure can eliminate the kink effect that occurs in the conventional method.</p>
    <p num="21">
      While the invention has been particularly shown and described with reference to the preferred embodiment but not limited thereto, it is realized that other modifications and changes will occur to those skilled in the art.
      <br/>
      It is therefore to be understood that the appended claims are intended to cover all modifications and changes as fall within the true spirit and scope of the invention.
    </p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>A method for forming a shallow trench isolation structure on a semiconductor substrate, comprising the steps of:</claim-text>
      <claim-text>providing a pad oxide layer and a mask layer on the semiconductor substrate; forming a trench in the pad oxide layer, the mask layer, and the semiconductor substrate; forming a liner oxide layer by a wet oxidation on a surface of the trench in the semiconductor substrate and extensively on a sidewall of the mask layer exposed therein and a top surface of the mask layer, wherein the wet oxidation is performed with presence of hydrogen; depositing a dielectric material layer on the liner oxide layer and filling the trench therewith; planarizing the dielectric material layer to expose the mask layer and removing the mask layer and the pad oxide layer to form the isolation structure, wherein the liner oxide layer extends to a top surface of the dielectric material layer;</claim-text>
      <claim-text>and removing the pad oxide layer and the mask layer to expose the substrate, wherein the liner oxide layer remains to protect the dielectric material layer filled in the trench.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. The method as claimed in claim 1, wherein the wet oxidation is performed at a temperature of about 950 (degree)  C. to 1180 (degree)  C.</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. The method as claimed in claim 1, wherein the wet oxidation is performed at a temperature of about 1100 (degree)  C. to 1150 (degree)  C.</claim-text>
    </claim>
    <claim num="4">
      <claim-text>4. The method as claimed in claim 1, wherein the wet oxidation is performed in a furnace.</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5. The method as claimed in claim 1, wherein the wet oxidation is a rapid thermal oxidation.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. The method as claimed in claim 1, wherein a material for the mask layer is selected from the group consisting of silicon nitride, silicon oxide nitride, polysilicon and amorphous silicon.</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. A method for forming a shallow trench isolation structure on a semiconductor substrate, comprising the steps of: providing a pad oxide layer and a mask layer on the semiconductor substrate; forming a trench in the pad oxide layer, the mask layer, and the semiconductor substrate; forming a liner oxide layer on a surface of the trench in the semiconductor substrate and extensively on a sidewall of the mask layer exposed therein and a top surface of the mask layer, wherein the liner oxide layer is formed by wet oxidation with presence of hydrogen at a temperature of about 950 (degree)  C. to 1180 (degree)  C.; depositing a dielectric material layer on the liner oxide layer and filling the trench therewith; planarizing the dielectric material layer to expose the mask layer and removing the mask layer and the pad oxide layer to form the isolation structure, wherein the liner oxide layer extends to a top surface of the dielectric material layer;</claim-text>
      <claim-text>and removing the pad oxide layer and the mask layer to expose the substrate, wherein the liner oxide layer remains to protect the dielectric material layer filled in the trench.</claim-text>
    </claim>
    <claim num="8">
      <claim-text>8. The method as claimed in claim 7, wherein the wet oxidation is performed at a temperature of about 1100 (degree)  C. to 1150 (degree)  C.</claim-text>
    </claim>
    <claim num="9">
      <claim-text>9. The method as claimed in claim 7, wherein the wet oxidation is performed in a furnace.</claim-text>
    </claim>
    <claim num="10">
      <claim-text>10. The method as claimed in claim 7, wherein the wet oxidation is a rapid thermal oxidation.</claim-text>
    </claim>
    <claim num="11">
      <claim-text>11. The method as claimed in claim 7, wherein a material for the mask layer is selected from the group consisting of silicon nitride, silicon oxide nitride, polysilicon and amorphous silicon.</claim-text>
    </claim>
  </claims>
</questel-patent-document>