
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="Documentación de Verilog">
      
      
        <meta name="author" content="Ciro Fabian Bermudez Marquez">
      
      
        <link rel="canonical" href="https://cirofabianbermudez.com/curso_fpga/getting_started/verilog_reference/">
      
      
        <link rel="prev" href="../fpgas/">
      
      
        <link rel="next" href="../code_guidelines/">
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.13">
    
    
      
        <title>Verilog Reference - curso_fpga</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.7e359304.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      
  


  
  

<script id="__analytics">function __md_analytics(){function n(){dataLayer.push(arguments)}window.dataLayer=window.dataLayer||[],n("js",new Date),n("config","G-9K60RTS6RK"),document.addEventListener("DOMContentLoaded",function(){document.forms.search&&document.forms.search.query.addEventListener("blur",function(){this.value&&n("event","search",{search_term:this.value})}),document$.subscribe(function(){var a=document.forms.feedback;if(void 0!==a)for(var e of a.querySelectorAll("[type=submit]"))e.addEventListener("click",function(e){e.preventDefault();var t=document.location.pathname,e=this.getAttribute("data-md-value");n("event","feedback",{page:t,data:e}),a.firstElementChild.disabled=!0;e=a.querySelector(".md-feedback__note [data-md-value='"+e+"']");e&&(e.hidden=!1)}),a.hidden=!1}),location$.subscribe(function(e){n("config","G-9K60RTS6RK",{page_path:e.pathname})})});var e=document.createElement("script");e.async=!0,e.src="https://www.googletagmanager.com/gtag/js?id=G-9K60RTS6RK",document.getElementById("__analytics").insertAdjacentElement("afterEnd",e)}</script>
  
    <script>"undefined"!=typeof __md_analytics&&__md_analytics()</script>
  

    
    
      
        <meta  property="og:type"  content="website" >
      
        <meta  property="og:title"  content="Verilog Reference - curso_fpga" >
      
        <meta  property="og:description"  content="Documentación de Verilog" >
      
        <meta  property="og:image"  content="https://cirofabianbermudez.com/curso_fpga/assets/images/social/getting_started/verilog_reference.png" >
      
        <meta  property="og:image:type"  content="image/png" >
      
        <meta  property="og:image:width"  content="1200" >
      
        <meta  property="og:image:height"  content="630" >
      
        <meta  property="og:url"  content="https://cirofabianbermudez.com/curso_fpga/getting_started/verilog_reference/" >
      
        <meta  name="twitter:card"  content="summary_large_image" >
      
        <meta  name="twitter:title"  content="Verilog Reference - curso_fpga" >
      
        <meta  name="twitter:description"  content="Documentación de Verilog" >
      
        <meta  name="twitter:image"  content="https://cirofabianbermudez.com/curso_fpga/assets/images/social/getting_started/verilog_reference.png" >
      
    
    
   <link href="../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
    html.glightbox-open { overflow: initial; height: 100%; }
    .gslide-title { margin-top: 0px; user-select: text; }
    .gslide-desc { color: #666; user-select: text; }
    .gslide-image img { background: white; }
    .gscrollbar-fixer { padding-right: 15px; }
    .gdesc-inner { font-size: 0.75rem; }
    body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
    body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
    body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}</style> <script src="../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="teal" data-md-color-accent="teal">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#verilog-reference" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="curso_fpga" class="md-header__button md-logo" aria-label="curso_fpga" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            curso_fpga
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Verilog Reference
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="teal" data-md-color-accent="teal"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 18c-.89 0-1.74-.2-2.5-.55C11.56 16.5 13 14.42 13 12c0-2.42-1.44-4.5-3.5-5.45C10.26 6.2 11.11 6 12 6a6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12 20 8.69Z"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="teal"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a4 4 0 0 0-4 4 4 4 0 0 0 4 4 4 4 0 0 0 4-4 4 4 0 0 0-4-4m0 10a6 6 0 0 1-6-6 6 6 0 0 1 6-6 6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12 20 8.69Z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/cirofabianbermudez/curso_fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../.." class="md-tabs__link">
          
  
    
  
  Home

        </a>
      </li>
    
  

      
        
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="../" class="md-tabs__link">
          
  
    
  
  Getting started

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../documentacion/" class="md-tabs__link">
          
  
    
  
  Documentación

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../proyectos/" class="md-tabs__link">
          
  
    
  
  Proyectos

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="curso_fpga" class="md-nav__button md-logo" aria-label="curso_fpga" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    curso_fpga
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/cirofabianbermudez/curso_fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_1" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../.." class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Home
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_1" id="__nav_1_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_1_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_1">
            <span class="md-nav__icon md-icon"></span>
            Home
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../revisiones/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Revisiones
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
        
        
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" checked>
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Getting started
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_2" id="__nav_2_label" tabindex="">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            Getting started
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../scripts/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Scripts
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../bibliography/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Bibliografía
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../fpgas/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FPGA
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Verilog Reference
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Verilog Reference
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-elementos-lexicos" class="md-nav__link">
    <span class="md-ellipsis">
      1. Elementos léxicos
    </span>
  </a>
  
    <nav class="md-nav" aria-label="1. Elementos léxicos">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-lenguage-sensible-a-mayusculas-y-minusculas" class="md-nav__link">
    <span class="md-ellipsis">
      1.1. Lenguage sensible a mayúsculas y minúsculas
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-comentarios" class="md-nav__link">
    <span class="md-ellipsis">
      1.2. Comentarios
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-espacios-en-blanco" class="md-nav__link">
    <span class="md-ellipsis">
      1.3. Espacios en blanco
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-tipos-de-datos" class="md-nav__link">
    <span class="md-ellipsis">
      2. Tipos de datos
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2. Tipos de datos">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-sistema-de-cuatro-valores" class="md-nav__link">
    <span class="md-ellipsis">
      2.1. Sistema de cuatro valores
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-grupos-de-tipos-de-datos" class="md-nav__link">
    <span class="md-ellipsis">
      2.2. Grupos de tipos de datos
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23-representacion-numerica" class="md-nav__link">
    <span class="md-ellipsis">
      2.3. Representación numérica
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-esqueleto-del-programa" class="md-nav__link">
    <span class="md-ellipsis">
      3. Esqueleto del programa
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3. Esqueleto del programa">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-declaracion-de-puertos-io" class="md-nav__link">
    <span class="md-ellipsis">
      3.1. Declaración de puertos I/O
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-cuerpo-del-programa" class="md-nav__link">
    <span class="md-ellipsis">
      3.2. Cuerpo del programa
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-declaracion-de-senales" class="md-nav__link">
    <span class="md-ellipsis">
      3.3 Declaración de señales
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-descripcion-estructural" class="md-nav__link">
    <span class="md-ellipsis">
      4. Descripción estructural
    </span>
  </a>
  
    <nav class="md-nav" aria-label="4. Descripción estructural">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-conexion-por-nombre" class="md-nav__link">
    <span class="md-ellipsis">
      4.1 Conexión por nombre
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-conexion-por-nombre-conexion-por-lista-ordenada" class="md-nav__link">
    <span class="md-ellipsis">
      4.2 Conexión por nombre conexión por lista ordenada
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-operadores" class="md-nav__link">
    <span class="md-ellipsis">
      5. Operadores
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../code_guidelines/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Code Guidelines
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../acronyms/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Acrónimos
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../extra/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Extra
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../../documentacion/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Documentación
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_3" id="__nav_3_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            Documentación
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../../documentacion/combinacionales/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    1. Combinacionales
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_3_2" id="__nav_3_2_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3_2">
            <span class="md-nav__icon md-icon"></span>
            1. Combinacionales
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/look_up_table/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Look Up Tables
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/multiplexor/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Multiplexores
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/codificador/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Codificadores
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/decodificador/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Decodificadores
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/memorias_rom/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    ROMs
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/sumador/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Sumadores
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/restador/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Restadores
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/combinacionales/multiplicador/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Multiplicadores
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_3" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../../documentacion/secuenciales/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    2. Secuenciales
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_3_3" id="__nav_3_3_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3_3">
            <span class="md-nav__icon md-icon"></span>
            2. Secuenciales
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/secuenciales/flipflop/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Flip-Flop
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/secuenciales/register/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Registros
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/secuenciales/counter/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Contadores
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/secuenciales/fsm_moore/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FSM Moore
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/secuenciales/fsm_mealy/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FSM Mealy
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_4" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../../documentacion/teoria/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    3. Teoría
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_3_4" id="__nav_3_4_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3_4">
            <span class="md-nav__icon md-icon"></span>
            3. Teoría
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/teoria/fixed_point/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Punto Fijo
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../documentacion/teoria/scm/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    SCM
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
        
          
          
          <div class="md-nav__link md-nav__container">
            <a href="../../proyectos/" class="md-nav__link ">
              
  
  <span class="md-ellipsis">
    Proyectos
  </span>
  

            </a>
            
              
              <label class="md-nav__link " for="__nav_4" id="__nav_4_label" tabindex="0">
                <span class="md-nav__icon md-icon"></span>
              </label>
            
          </div>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            Proyectos
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../proyectos/10_rs232/rs232/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    RS232
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-elementos-lexicos" class="md-nav__link">
    <span class="md-ellipsis">
      1. Elementos léxicos
    </span>
  </a>
  
    <nav class="md-nav" aria-label="1. Elementos léxicos">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-lenguage-sensible-a-mayusculas-y-minusculas" class="md-nav__link">
    <span class="md-ellipsis">
      1.1. Lenguage sensible a mayúsculas y minúsculas
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-comentarios" class="md-nav__link">
    <span class="md-ellipsis">
      1.2. Comentarios
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-espacios-en-blanco" class="md-nav__link">
    <span class="md-ellipsis">
      1.3. Espacios en blanco
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-tipos-de-datos" class="md-nav__link">
    <span class="md-ellipsis">
      2. Tipos de datos
    </span>
  </a>
  
    <nav class="md-nav" aria-label="2. Tipos de datos">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-sistema-de-cuatro-valores" class="md-nav__link">
    <span class="md-ellipsis">
      2.1. Sistema de cuatro valores
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-grupos-de-tipos-de-datos" class="md-nav__link">
    <span class="md-ellipsis">
      2.2. Grupos de tipos de datos
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23-representacion-numerica" class="md-nav__link">
    <span class="md-ellipsis">
      2.3. Representación numérica
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-esqueleto-del-programa" class="md-nav__link">
    <span class="md-ellipsis">
      3. Esqueleto del programa
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3. Esqueleto del programa">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-declaracion-de-puertos-io" class="md-nav__link">
    <span class="md-ellipsis">
      3.1. Declaración de puertos I/O
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-cuerpo-del-programa" class="md-nav__link">
    <span class="md-ellipsis">
      3.2. Cuerpo del programa
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-declaracion-de-senales" class="md-nav__link">
    <span class="md-ellipsis">
      3.3 Declaración de señales
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-descripcion-estructural" class="md-nav__link">
    <span class="md-ellipsis">
      4. Descripción estructural
    </span>
  </a>
  
    <nav class="md-nav" aria-label="4. Descripción estructural">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-conexion-por-nombre" class="md-nav__link">
    <span class="md-ellipsis">
      4.1 Conexión por nombre
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-conexion-por-nombre-conexion-por-lista-ordenada" class="md-nav__link">
    <span class="md-ellipsis">
      4.2 Conexión por nombre conexión por lista ordenada
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-operadores" class="md-nav__link">
    <span class="md-ellipsis">
      5. Operadores
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="verilog-reference">Verilog Reference<a class="headerlink" href="#verilog-reference" title="Permanent link">&para;</a></h1>
<p>Este es un resumen de fundamentos básicos de Verilog extraído de los libros <sup id="fnref:1"><a class="footnote-ref" href="#fn:1">1</a></sup> <sup id="fnref:2"><a class="footnote-ref" href="#fn:2">2</a></sup> <sup id="fnref:3"><a class="footnote-ref" href="#fn:3">3</a></sup>.</p>
<h2 id="1-elementos-lexicos">1. Elementos léxicos<a class="headerlink" href="#1-elementos-lexicos" title="Permanent link">&para;</a></h2>
<h3 id="11-lenguage-sensible-a-mayusculas-y-minusculas">1.1. Lenguage sensible a mayúsculas y minúsculas<a class="headerlink" href="#11-lenguage-sensible-a-mayusculas-y-minusculas" title="Permanent link">&para;</a></h3>
<p>Verilog es un lenguaje que distingue entre mayúsculas y minúsculas. Así que, <code>data-bus</code>, <code>Data-bus</code> y <code>DATAEUS</code> se refieren a tres objetos diferentes.</p>
<h3 id="12-comentarios">1.2. Comentarios<a class="headerlink" href="#12-comentarios" title="Permanent link">&para;</a></h3>
<p>Los comentarios cortos empiezan con <code>//</code> y continúan hasta el final de la línea. Los comentarios largos empiezan con <code>/*</code> y terminan con <code>*/</code>.</p>
<h3 id="13-espacios-en-blanco">1.3. Espacios en blanco<a class="headerlink" href="#13-espacios-en-blanco" title="Permanent link">&para;</a></h3>
<p>Los espacios en blanco incluyen los caracteres espacio, tabulador y nueva línea, se utilizan para separar identificadores y pueden utilizarse libremente en el código Verilog. Podemos utilizar espacios en blanco adecuados para dar formato al código y hacerlo más legible.</p>
<h2 id="2-tipos-de-datos">2. Tipos de datos<a class="headerlink" href="#2-tipos-de-datos" title="Permanent link">&para;</a></h2>
<h3 id="21-sistema-de-cuatro-valores">2.1. Sistema de cuatro valores<a class="headerlink" href="#21-sistema-de-cuatro-valores" title="Permanent link">&para;</a></h3>
<p>En la mayoría de los casos se utilizan cuatro valores básicos:</p>
<figure>
<figcaption> <b>Tabla 1.</b> Conjunto de valores.</figcaption>
<table>
<thead>
<tr>
<th>Valor</th>
<th>Descripción</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>valor lógico 0</td>
</tr>
<tr>
<td>1</td>
<td>valor lógico 1</td>
</tr>
<tr>
<td>z</td>
<td>triestado (alta impedancia)</td>
</tr>
<tr>
<td>x</td>
<td>valor desconocido</td>
</tr>
</tbody>
</table>
</figure>
<h3 id="22-grupos-de-tipos-de-datos">2.2. Grupos de tipos de datos<a class="headerlink" href="#22-grupos-de-tipos-de-datos" title="Permanent link">&para;</a></h3>
<p>Verilog tiene dos grupos principales de tipos de datos: <em>net</em> y <em>variable</em>.</p>
<p><strong>Grupo net</strong>:  Los tipos de datos del grupo de <em>net</em> representan las conexiones físicas entre componentes de hardware. Se utilizan como salidas de asignaciones continuas (<em>continuous assignments</em>) y como señales de conexión entre distintos módulos. El tipo de datos más utilizado en este grupo es <strong>wire</strong>. Como su nombre indica, representa un cable de conexión.</p>
<p>El tipo de datos <strong>wire</strong> representa una señal de 1 bit, como:</p>
<p><div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-0-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1"></a><span class="kt">wire</span><span class="w"> </span><span class="n">po</span><span class="p">,</span><span class="w"> </span><span class="n">p1</span><span class="p">;</span><span class="w"> </span><span class="c1">// dos señales de 1 bit</span>
</span></code></pre></div></td></tr></table></div>
Cuando una colección de señales se agrupa en un bus, podemos representarlo mediante una arreglo unidimensional (vector), como:
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-1-1">1</a></span>
<span class="normal"><a href="#__codelineno-1-2">2</a></span>
<span class="normal"><a href="#__codelineno-1-3">3</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">datal</span><span class="p">,</span><span class="w"> </span><span class="n">data2</span><span class="p">;</span><span class="w"> </span><span class="c1">// bus de 8 bits</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="p">;</span><span class="w">         </span><span class="c1">// direccion de 32 bits</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">7</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="p">;</span><span class="w">          </span><span class="c1">// orden ascendete debe evitarse</span>
</span></code></pre></div></td></tr></table></div>
Aunque el rango del índice puede ser descendente (como en <code>[7:0]</code> ) o ascendente (como en <code>[0:7]</code> ), se prefiere el primero ya que la posición más a la izquierda (es decir, 7) corresponde al MSB de un número binario.</p>
<p>A veces se necesita una matriz bidimensional para representar una memoria. Por ejemplo, una memoria de 32 por 4 (es decir, una memoria tiene 32 palabras y cada palabra tiene 4 bits de ancho) puede representarse como:</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-2-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem1</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w">   </span><span class="c1">// memoria de 32 por 4</span>
</span></code></pre></div></td></tr></table></div>
<p><strong>Grupo variable</strong>: Los tipos de datos del grupo variable representan el almacenamiento abstracto en el modelado de comportamiento (<em>behavioral modeling</em>) y se utilizan en las salidas de las asignaciones de procedimiento (<em>procedural assignments</em>). Hay cinco tipos de datos en este grupo: <code>reg</code>, <code>integer</code>, <code>real</code>, <code>time</code> y <code>realtime</code>. El tipo de datos más utilizado en este grupo es <code>reg</code> y puede sintetizarse. El circuito inferido puede contener o no componentes físicos de almacenamiento. Los tres últimos tipos de datos sólo pueden utilizarse en modelado y simulación. </p>
<h3 id="23-representacion-numerica">2.3. Representación numérica<a class="headerlink" href="#23-representacion-numerica" title="Permanent link">&para;</a></h3>
<p>Una constante entera en Verilog puede representarse en varios formatos. Su forma general es:
<div class="language-text highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-3-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1"></a>[sign][size]&#39;[base][value]
</span></code></pre></div></td></tr></table></div></p>
<p>El término <code>[size]</code> especifica el número de bits de un número. Es opcional. El número se conoce como número dimensionado (<em>sized number</em>) cuando existe un término <code>[size]</code> y como número no dimensionado (<em>unsized number</em>) en caso contrario. </p>
<p>El término <code>[base]</code> especifica la base del número, que pueden ser los siguientes:</p>
<figure>
<figcaption> <b>Tabla 2.</b> Diferentes bases.</figcaption>
<table>
<thead>
<tr>
<th>Base</th>
<th>Descripción</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>decimal</td>
</tr>
<tr>
<td>b</td>
<td>binary</td>
</tr>
<tr>
<td>h</td>
<td>hexadecimal</td>
</tr>
<tr>
<td>o</td>
<td>octal</td>
</tr>
</tbody>
</table>
</figure>
<p>El término <code>[value]</code> especifica el valor del número en la base correspondiente. Puede incluirse el carácter de guión bajo <code>_</code> para mayor claridad.</p>
<p><strong>Sized number</strong>: Un número con tamaño especificado describe explícitamente el número de bits. Si el tamaño del valor es menor que el término <code>[size]</code> especificado, se rellenan ceros delante para extender el número, excepto en varios casos especiales. El valor <code>z</code> o <code>x</code> se rellena si el MSB del valor es <code>z</code> o <code>x</code>, y se rellena con el MSB si se utiliza el tipo de datos con signo (<code>signed</code>).</p>
<p><strong>Unsized number</strong>: Un número sin tamaño  especificado omite el término <code>[size]</code>. Su tamaño real depende del ordenador anfitrión, pero debe ser de al menos 32 bits. El término <code>'[base]</code> también puede omitirse si el número está en formato decimal. </p>
<figure>
<figcaption> <b>Tabla 3.</b> Ejemplos de sized numbers y unsized numbers.</figcaption>
<table>
<thead>
<tr>
<th>Número</th>
<th>Valor almacenado</th>
<th>Comentarios</th>
</tr>
</thead>
<tbody>
<tr>
<td>8'b00000111</td>
<td>00000111</td>
<td></td>
</tr>
<tr>
<td>8'b0000_0111</td>
<td>10101010</td>
<td>Se ignora el <code>_</code></td>
</tr>
<tr>
<td>8'o5</td>
<td>00000101</td>
<td></td>
</tr>
<tr>
<td>8'h5f</td>
<td>01011111</td>
<td></td>
</tr>
<tr>
<td>8'd8</td>
<td>00001000</td>
<td></td>
</tr>
<tr>
<td>8'b0</td>
<td>00000000</td>
<td>0 extendido</td>
</tr>
<tr>
<td>8'b1</td>
<td>00000001</td>
<td>1 extendido</td>
</tr>
<tr>
<td>-8'b00000001</td>
<td>11111111</td>
<td>Complemento 2 de 00000001</td>
</tr>
<tr>
<td>1</td>
<td>000...001</td>
<td>Extendido a 32 bits</td>
</tr>
<tr>
<td>-1</td>
<td>111...111</td>
<td>Extendido a 32 bits</td>
</tr>
</tbody>
</table>
</figure>
<h2 id="3-esqueleto-del-programa">3. Esqueleto del programa<a class="headerlink" href="#3-esqueleto-del-programa" title="Permanent link">&para;</a></h2>
<p>Como su nombre indica, el HDL se utiliza para describir hardware. Cuando desarrollamos o examinamos un código Verilog, es mucho más fácil de comprender si pensamos en términos de "organización de hardware" en lugar de "algoritmo secuencial". La mayoría de los códigos Verilog siguen un esqueleto básico que consta de tres partes:</p>
<ol>
<li>Declaración de puertos I/O.</li>
<li>Declaración de señales.</li>
<li>Cuerpo del módulo.</li>
</ol>
<h3 id="31-declaracion-de-puertos-io">3.1. Declaración de puertos I/O<a class="headerlink" href="#31-declaracion-de-puertos-io" title="Permanent link">&para;</a></h3>
<p>La declaración de puertos  especifica los modos, tipos de datos y nombres de los puertos I/O del módulo. La sintaxis es:
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-4-1">1</a></span>
<span class="normal"><a href="#__codelineno-4-2">2</a></span>
<span class="normal"><a href="#__codelineno-4-3">3</a></span>
<span class="normal"><a href="#__codelineno-4-4">4</a></span>
<span class="normal"><a href="#__codelineno-4-5">5</a></span>
<span class="normal"><a href="#__codelineno-4-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1"></a><span class="k">module</span><span class="w"> </span><span class="p">[</span><span class="n">module_name</span><span class="p">]</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2"></a><span class="w">  </span><span class="p">[</span><span class="n">mode</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">data_type</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">port_name</span><span class="p">],</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3"></a><span class="w">  </span><span class="p">[</span><span class="n">mode</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">data_type</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">port_name</span><span class="p">],</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4"></a><span class="w">  </span><span class="p">.</span><span class="w"> </span><span class="p">.</span><span class="w"> </span><span class="p">.</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5"></a><span class="w">  </span><span class="p">[</span><span class="n">mode</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">data_type</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">port_name</span><span class="p">]</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6"></a><span class="p">);</span>
</span></code></pre></div></td></tr></table></div></p>
<p>El <code>[mode]</code> puede ser <code>input</code>, <code>output</code> o <code>inout</code>, que representan el puerto de entrada, salida o bidireccional, respectivamente. Nótese que no hay coma en la última declaración. El término <code>[data-type]</code> puede omitirse si es <code>wire</code>. Por ejemplo:</p>
<div class="tabbed-set tabbed-alternate" data-tabs="1:2"><input checked="checked" id="__tabbed_1_1" name="__tabbed_1" type="radio" /><input id="__tabbed_1_2" name="__tabbed_1" type="radio" /><div class="tabbed-labels"><label for="__tabbed_1_1">Versión 1</label><label for="__tabbed_1_2">Versión 2</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-5-1">1</a></span>
<span class="normal"><a href="#__codelineno-5-2">2</a></span>
<span class="normal"><a href="#__codelineno-5-3">3</a></span>
<span class="normal"><a href="#__codelineno-5-4">4</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1"></a><span class="k">module</span><span class="w"> </span><span class="n">mymodule</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">i1</span><span class="p">,</span><span class="w"> </span><span class="n">i1</span><span class="p">,</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">o1</span>
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4"></a><span class="p">);</span>
</span></code></pre></div></td></tr></table></div>
</div>
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-6-1">1</a></span>
<span class="normal"><a href="#__codelineno-6-2">2</a></span>
<span class="normal"><a href="#__codelineno-6-3">3</a></span>
<span class="normal"><a href="#__codelineno-6-4">4</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1"></a><span class="k">module</span><span class="w"> </span><span class="n">mymodule</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="n">i1</span><span class="p">,</span><span class="w"> </span><span class="n">i1</span><span class="p">,</span>
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">o1</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4"></a><span class="p">);</span>
</span></code></pre></div></td></tr></table></div>
</div>
</div>
</div>
<h3 id="32-cuerpo-del-programa">3.2. Cuerpo del programa<a class="headerlink" href="#32-cuerpo-del-programa" title="Permanent link">&para;</a></h3>
<p>A diferencia de un programa en lenguaje C, en el que las sentencias se ejecutan secuencialmente, el cuerpo del programa de un módulo Verilog sintetizable puede considerarse como una colección de partes de circuito. Estas partes se operan en paralelo y se ejecutan concurrentemente. Hay varias maneras de describir una parte:</p>
<ul>
<li>Asignación continua (continuous assignment).</li>
<li>Bloque <code>always</code>.</li>
<li>Instanciación de módulos (module instantiation).</li>
</ul>
<p>La primera forma de describir una parte de un circuito es mediante una asignación continua. Es útil para circuitos combinacionales simples. Su sintaxis simplificada es
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-7-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1"></a><span class="k">assign</span><span class="w"> </span><span class="p">[</span><span class="n">signal_name</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">[</span><span class="n">expression</span><span class="p">];</span>
</span></code></pre></div></td></tr></table></div>
Cada asignación continua puede considerarse como una parte del circuito. La señal del lado izquierdo es la salida y las señales utilizadas en la expresión del lado derecho son las entradas. La expresión describe la función de este circuito. Por ejemplo, considere la siguiente sentencia:
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-8-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1"></a><span class="k">assign</span><span class="w"> </span><span class="n">eq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">p1</span><span class="p">;</span>
</span></code></pre></div></td></tr></table></div>
Es un circuito que realiza la operación or. Cuando <code>p0</code> o <code>p1</code> cambian de valor, se activa esta sentencia y se evalúa la expresión. El nuevo valor se asigna a <code>eq</code> después del retardo de propagación.</p>
<p>La segunda forma de describir una parte del circuito es utilizando un bloque <code>always</code>. Dentro del bloque <code>always</code> se utilizan asignaciones procedimentales (<em>procedural assignments</em>) más abstractas, por lo que puede utilizarse para describir el funcionamiento de circuitos más complejos.</p>
<p>La tercera forma de describir una parte del circuito es mediante la instanciación de módulos. La instanciación crea una instancia de otro módulo y nos permite incorporar módulos prediseñados como subsistemas del módulo actual. </p>
<h3 id="33-declaracion-de-senales">3.3 Declaración de señales<a class="headerlink" href="#33-declaracion-de-senales" title="Permanent link">&para;</a></h3>
<p>La parte de la declaración especifica las señales internas y los parámetros utilizados en el módulo. Las señales internas pueden considerarse como los cables de interconexión entre las partes del circuito. La sintaxis simplificada de la declaración de señales es:
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-9-1">1</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1"></a><span class="p">[</span><span class="n">data_type</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">port_name</span><span class="p">];</span>
</span></code></pre></div></td></tr></table></div></p>
<p><strong>Implicit net</strong></p>
<p>En Verilog, no es necesario declarar explícitamente un identificador. Si se omite una declaración, se asume que es una red implícita (implicit net). El tipo de dato por defecto es <code>wire</code>. Podemos eliminar las declaraciones explícitas. Ver los siguientes códigos que corresponden a un <strong>comparador de 1 bit</strong> en forma implícita y explicita:</p>
<div class="tabbed-set tabbed-alternate" data-tabs="2:2"><input checked="checked" id="__tabbed_2_1" name="__tabbed_2" type="radio" /><input id="__tabbed_2_2" name="__tabbed_2" type="radio" /><div class="tabbed-labels"><label for="__tabbed_2_1">Explícito</label><label for="__tabbed_2_2">Implícito</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><th colspan="2" class="filename"><span class="filename">eql.v</span></th></tr><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-10-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-10-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-10-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-10-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-10-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-10-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-10-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-10-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-10-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-10-10">10</a></span>
<span class="normal"><a href="#__codelineno-10-11">11</a></span>
<span class="normal"><a href="#__codelineno-10-12">12</a></span>
<span class="normal"><a href="#__codelineno-10-13">13</a></span>
<span class="normal"><a href="#__codelineno-10-14">14</a></span>
<span class="normal"><a href="#__codelineno-10-15">15</a></span>
<span class="normal"><a href="#__codelineno-10-16">16</a></span>
<span class="normal"><a href="#__codelineno-10-17">17</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-10-1"><a id="__codelineno-10-1" name="__codelineno-10-1"></a><span class="k">module</span><span class="w"> </span><span class="n">eql</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-10-2"><a id="__codelineno-10-2" name="__codelineno-10-2"></a><span class="w">  </span><span class="c1">// I/O ports</span>
</span><span id="__span-10-3"><a id="__codelineno-10-3" name="__codelineno-10-3"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">i0</span><span class="p">,</span><span class="w"> </span><span class="n">il</span><span class="p">,</span>
</span><span id="__span-10-4"><a id="__codelineno-10-4" name="__codelineno-10-4"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="n">eq</span>
</span><span id="__span-10-5"><a id="__codelineno-10-5" name="__codelineno-10-5"></a><span class="p">);</span>
</span><span id="__span-10-6"><a id="__codelineno-10-6" name="__codelineno-10-6"></a>
</span><span id="__span-10-7"><a id="__codelineno-10-7" name="__codelineno-10-7"></a><span class="w">  </span><span class="c1">// signal declaration</span>
</span><span id="__span-10-8"><a id="__codelineno-10-8" name="__codelineno-10-8"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">p0</span><span class="p">,</span><span class="w"> </span><span class="n">pl</span><span class="p">;</span>
</span><span id="__span-10-9"><a id="__codelineno-10-9" name="__codelineno-10-9"></a>
</span><span id="__span-10-10"><a id="__codelineno-10-10" name="__codelineno-10-10"></a><span class="w">  </span><span class="c1">// body</span>
</span><span id="__span-10-11"><a id="__codelineno-10-11" name="__codelineno-10-11"></a><span class="w">  </span><span class="c1">// product terms</span>
</span><span id="__span-10-12"><a id="__codelineno-10-12" name="__codelineno-10-12"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">i0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">il</span><span class="p">;</span>
</span><span id="__span-10-13"><a id="__codelineno-10-13" name="__codelineno-10-13"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p1</span><span class="w"> </span><span class="o">=</span><span class="w">  </span><span class="n">i0</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">il</span><span class="p">;</span>
</span><span id="__span-10-14"><a id="__codelineno-10-14" name="__codelineno-10-14"></a><span class="w">  </span><span class="c1">// sum of two product terms</span>
</span><span id="__span-10-15"><a id="__codelineno-10-15" name="__codelineno-10-15"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">eq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">p1</span><span class="p">;</span>
</span><span id="__span-10-16"><a id="__codelineno-10-16" name="__codelineno-10-16"></a>
</span><span id="__span-10-17"><a id="__codelineno-10-17" name="__codelineno-10-17"></a><span class="k">endmodule</span>
</span></code></pre></div></td></tr></table></div>
</div>
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><th colspan="2" class="filename"><span class="filename">eql_implicit.v</span></th></tr><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-11-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-11-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-11-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-11-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-11-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-11-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-11-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-11-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-11-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-11-10">10</a></span>
<span class="normal"><a href="#__codelineno-11-11">11</a></span>
<span class="normal"><a href="#__codelineno-11-12">12</a></span>
<span class="normal"><a href="#__codelineno-11-13">13</a></span>
<span class="normal"><a href="#__codelineno-11-14">14</a></span>
<span class="normal"><a href="#__codelineno-11-15">15</a></span>
<span class="normal"><a href="#__codelineno-11-16">16</a></span>
<span class="normal"><a href="#__codelineno-11-17">17</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-11-1"><a id="__codelineno-11-1" name="__codelineno-11-1"></a><span class="k">module</span><span class="w"> </span><span class="n">eql_implicit</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-11-2"><a id="__codelineno-11-2" name="__codelineno-11-2"></a><span class="w">  </span><span class="c1">// I/O ports</span>
</span><span id="__span-11-3"><a id="__codelineno-11-3" name="__codelineno-11-3"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="n">i0</span><span class="p">,</span><span class="w"> </span><span class="n">il</span><span class="p">,</span>
</span><span id="__span-11-4"><a id="__codelineno-11-4" name="__codelineno-11-4"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">eq</span>
</span><span id="__span-11-5"><a id="__codelineno-11-5" name="__codelineno-11-5"></a><span class="p">);</span>
</span><span id="__span-11-6"><a id="__codelineno-11-6" name="__codelineno-11-6"></a>
</span><span id="__span-11-7"><a id="__codelineno-11-7" name="__codelineno-11-7"></a><span class="w">  </span><span class="c1">// no internal signal declaration</span>
</span><span id="__span-11-8"><a id="__codelineno-11-8" name="__codelineno-11-8"></a>
</span><span id="__span-11-9"><a id="__codelineno-11-9" name="__codelineno-11-9"></a>
</span><span id="__span-11-10"><a id="__codelineno-11-10" name="__codelineno-11-10"></a><span class="w">  </span><span class="c1">// body</span>
</span><span id="__span-11-11"><a id="__codelineno-11-11" name="__codelineno-11-11"></a><span class="w">  </span><span class="c1">// product terms must be placed in front</span>
</span><span id="__span-11-12"><a id="__codelineno-11-12" name="__codelineno-11-12"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">i0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">il</span><span class="p">;</span><span class="w">  </span><span class="c1">// implicit declaration</span>
</span><span id="__span-11-13"><a id="__codelineno-11-13" name="__codelineno-11-13"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p1</span><span class="w"> </span><span class="o">=</span><span class="w">  </span><span class="n">i0</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">il</span><span class="p">;</span><span class="w">  </span><span class="c1">// implicit declaration</span>
</span><span id="__span-11-14"><a id="__codelineno-11-14" name="__codelineno-11-14"></a><span class="w">  </span><span class="c1">// sum of two product terms</span>
</span><span id="__span-11-15"><a id="__codelineno-11-15" name="__codelineno-11-15"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">eq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">p1</span><span class="p">;</span>
</span><span id="__span-11-16"><a id="__codelineno-11-16" name="__codelineno-11-16"></a>
</span><span id="__span-11-17"><a id="__codelineno-11-17" name="__codelineno-11-17"></a><span class="k">endmodule</span>
</span></code></pre></div></td></tr></table></div>
</div>
</div>
</div>
<p>Aunque el código es más compacto, puede introducir errores sutiles de identificadores mal escritos. Para mayor claridad y documentación, en recomendable siempre utilizar declaraciones explícitas.</p>
<h2 id="4-descripcion-estructural">4. Descripción estructural<a class="headerlink" href="#4-descripcion-estructural" title="Permanent link">&para;</a></h2>
<p>Un sistema digital suele estar compuesto por varios subsistemas más pequeños. Esto nos permite construir un gran sistema a partir de componentes más sencillos o prediseñados. Verilog proporciona un mecanismo, conocido como instanciación de módulos (<em>module instantiation</em>), para realizar esta tarea. Este tipo de código se denomina descripción estructural (<em>structural description</em>).</p>
<p>Analicemos un <strong>comparador de 2 bits</strong>. Sean las entradas <code>a</code> y <code>b</code> y la salida <code>check</code>. La señal <code>check</code> es verdadera cuando ambos bits de <code>a</code> y <code>b</code> son iguales. Una alternativa al diseño del comparador de 2 bits es utilizar comparadores de 1 bit previamente construidos como bloques de construcción. Dos comparadores de 1 bit se utilizan para comprobar los dos bits individuales y sus resultados se alimentan a una compuerta and. La señal check es verdadera sólo cuando ambos bits son iguales. En los siguientes códigos se muestran la descripción a nivel compuerta y utilizando una descripción estructural.</p>
<div class="tabbed-set tabbed-alternate" data-tabs="3:2"><input checked="checked" id="__tabbed_3_1" name="__tabbed_3" type="radio" /><input id="__tabbed_3_2" name="__tabbed_3" type="radio" /><div class="tabbed-labels"><label for="__tabbed_3_1">Estructural</label><label for="__tabbed_3_2">Nivel compuerta</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><th colspan="2" class="filename"><span class="filename">eq2.v</span></th></tr><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-12-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-12-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-12-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-12-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-12-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-12-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-12-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-12-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-12-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-12-10">10</a></span>
<span class="normal"><a href="#__codelineno-12-11">11</a></span>
<span class="normal"><a href="#__codelineno-12-12">12</a></span>
<span class="normal"><a href="#__codelineno-12-13">13</a></span>
<span class="normal"><a href="#__codelineno-12-14">14</a></span>
<span class="normal"><a href="#__codelineno-12-15">15</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-12-1"><a id="__codelineno-12-1" name="__codelineno-12-1"></a><span class="k">module</span><span class="w"> </span><span class="n">eq2</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-12-2"><a id="__codelineno-12-2" name="__codelineno-12-2"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
</span><span id="__span-12-3"><a id="__codelineno-12-3" name="__codelineno-12-3"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">check</span>
</span><span id="__span-12-4"><a id="__codelineno-12-4" name="__codelineno-12-4"></a><span class="p">);</span>
</span><span id="__span-12-5"><a id="__codelineno-12-5" name="__codelineno-12-5"></a>
</span><span id="__span-12-6"><a id="__codelineno-12-6" name="__codelineno-12-6"></a><span class="w">  </span><span class="c1">// signal declaration</span>
</span><span id="__span-12-7"><a id="__codelineno-12-7" name="__codelineno-12-7"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">e0</span><span class="p">,</span><span class="w"> </span><span class="n">e1</span><span class="p">;</span>
</span><span id="__span-12-8"><a id="__codelineno-12-8" name="__codelineno-12-8"></a>
</span><span id="__span-12-9"><a id="__codelineno-12-9" name="__codelineno-12-9"></a><span class="w">  </span><span class="c1">// instantiate two 1-bit comparators</span>
</span><span id="__span-12-10"><a id="__codelineno-12-10" name="__codelineno-12-10"></a><span class="w">  </span><span class="n">eq1</span><span class="w"> </span><span class="n">eq_bit0_unit</span><span class="w"> </span><span class="p">(.</span><span class="n">i0</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">i1</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">eq</span><span class="p">(</span><span class="n">e0</span><span class="p">));</span>
</span><span id="__span-12-11"><a id="__codelineno-12-11" name="__codelineno-12-11"></a><span class="w">  </span><span class="n">eq1</span><span class="w"> </span><span class="n">eq_bit1_unit</span><span class="w"> </span><span class="p">(.</span><span class="n">i0</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">i1</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">eq</span><span class="p">(</span><span class="n">e1</span><span class="p">));</span>
</span><span id="__span-12-12"><a id="__codelineno-12-12" name="__codelineno-12-12"></a><span class="w">  </span><span class="c1">// a and b are equal if individual bits are equal</span>
</span><span id="__span-12-13"><a id="__codelineno-12-13" name="__codelineno-12-13"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">check</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">e0</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">e1</span><span class="p">;</span>
</span><span id="__span-12-14"><a id="__codelineno-12-14" name="__codelineno-12-14"></a>
</span><span id="__span-12-15"><a id="__codelineno-12-15" name="__codelineno-12-15"></a><span class="k">endmodule</span>
</span></code></pre></div></td></tr></table></div>
</div>
<div class="tabbed-block">
<div class="language-verilog highlight"><table class="highlighttable"><tr><th colspan="2" class="filename"><span class="filename">eq2_sop.v</span></th></tr><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-13-1"> 1</a></span>
<span class="normal"><a href="#__codelineno-13-2"> 2</a></span>
<span class="normal"><a href="#__codelineno-13-3"> 3</a></span>
<span class="normal"><a href="#__codelineno-13-4"> 4</a></span>
<span class="normal"><a href="#__codelineno-13-5"> 5</a></span>
<span class="normal"><a href="#__codelineno-13-6"> 6</a></span>
<span class="normal"><a href="#__codelineno-13-7"> 7</a></span>
<span class="normal"><a href="#__codelineno-13-8"> 8</a></span>
<span class="normal"><a href="#__codelineno-13-9"> 9</a></span>
<span class="normal"><a href="#__codelineno-13-10">10</a></span>
<span class="normal"><a href="#__codelineno-13-11">11</a></span>
<span class="normal"><a href="#__codelineno-13-12">12</a></span>
<span class="normal"><a href="#__codelineno-13-13">13</a></span>
<span class="normal"><a href="#__codelineno-13-14">14</a></span>
<span class="normal"><a href="#__codelineno-13-15">15</a></span>
<span class="normal"><a href="#__codelineno-13-16">16</a></span>
<span class="normal"><a href="#__codelineno-13-17">17</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-13-1"><a id="__codelineno-13-1" name="__codelineno-13-1"></a><span class="k">module</span><span class="w"> </span><span class="n">eq2_sop</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-13-2"><a id="__codelineno-13-2" name="__codelineno-13-2"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
</span><span id="__span-13-3"><a id="__codelineno-13-3" name="__codelineno-13-3"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="n">check</span>
</span><span id="__span-13-4"><a id="__codelineno-13-4" name="__codelineno-13-4"></a><span class="p">);</span>
</span><span id="__span-13-5"><a id="__codelineno-13-5" name="__codelineno-13-5"></a>
</span><span id="__span-13-6"><a id="__codelineno-13-6" name="__codelineno-13-6"></a><span class="w">  </span><span class="c1">// signal declaration</span>
</span><span id="__span-13-7"><a id="__codelineno-13-7" name="__codelineno-13-7"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="n">p0</span><span class="p">,</span><span class="w"> </span><span class="n">pl</span><span class="p">,</span><span class="w"> </span><span class="n">p2</span><span class="p">,</span><span class="w"> </span><span class="n">p3</span><span class="p">;</span>
</span><span id="__span-13-8"><a id="__codelineno-13-8" name="__codelineno-13-8"></a>
</span><span id="__span-13-9"><a id="__codelineno-13-9" name="__codelineno-13-9"></a><span class="w">  </span><span class="c1">// product terms</span>
</span><span id="__span-13-10"><a id="__codelineno-13-10" name="__codelineno-13-10"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]);</span>
</span><span id="__span-13-11"><a id="__codelineno-13-11" name="__codelineno-13-11"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]);</span>
</span><span id="__span-13-12"><a id="__codelineno-13-12" name="__codelineno-13-12"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">~</span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]);</span>
</span><span id="__span-13-13"><a id="__codelineno-13-13" name="__codelineno-13-13"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">p3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;</span><span class="w">  </span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">]);</span>
</span><span id="__span-13-14"><a id="__codelineno-13-14" name="__codelineno-13-14"></a><span class="w">  </span><span class="c1">// sum of two product terms</span>
</span><span id="__span-13-15"><a id="__codelineno-13-15" name="__codelineno-13-15"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">check</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">p0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">p1</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">p2</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">p3</span><span class="p">;</span>
</span><span id="__span-13-16"><a id="__codelineno-13-16" name="__codelineno-13-16"></a>
</span><span id="__span-13-17"><a id="__codelineno-13-17" name="__codelineno-13-17"></a><span class="k">endmodule</span>
</span></code></pre></div></td></tr></table></div>
</div>
</div>
</div>
<p>El código incluye dos sentencias de instanciación de módulos. La sintaxis simplificada de la instanciación de módulos es la siguiente:</p>
<div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-14-1">1</a></span>
<span class="normal"><a href="#__codelineno-14-2">2</a></span>
<span class="normal"><a href="#__codelineno-14-3">3</a></span>
<span class="normal"><a href="#__codelineno-14-4">4</a></span>
<span class="normal"><a href="#__codelineno-14-5">5</a></span>
<span class="normal"><a href="#__codelineno-14-6">6</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-14-1"><a id="__codelineno-14-1" name="__codelineno-14-1"></a><span class="p">[</span><span class="n">module_name</span><span class="p">]</span><span class="w"> </span><span class="p">[</span><span class="n">instance_name</span><span class="p">]</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-14-2"><a id="__codelineno-14-2" name="__codelineno-14-2"></a><span class="w">  </span><span class="p">.[</span><span class="n">port_name</span><span class="p">]([</span><span class="n">signal_name</span><span class="p">]),</span>
</span><span id="__span-14-3"><a id="__codelineno-14-3" name="__codelineno-14-3"></a><span class="w">  </span><span class="p">.[</span><span class="n">port_name</span><span class="p">]([</span><span class="n">signal_name</span><span class="p">]),</span>
</span><span id="__span-14-4"><a id="__codelineno-14-4" name="__codelineno-14-4"></a><span class="w">  </span><span class="p">.</span><span class="w"> </span><span class="p">.</span><span class="w"> </span><span class="p">.</span>
</span><span id="__span-14-5"><a id="__codelineno-14-5" name="__codelineno-14-5"></a><span class="w">  </span><span class="p">.[</span><span class="n">port_name</span><span class="p">]([</span><span class="n">signal_name</span><span class="p">])</span>
</span><span id="__span-14-6"><a id="__codelineno-14-6" name="__codelineno-14-6"></a><span class="p">);</span>
</span></code></pre></div></td></tr></table></div>
<h3 id="41-conexion-por-nombre">4.1 Conexión por nombre<a class="headerlink" href="#41-conexion-por-nombre" title="Permanent link">&para;</a></h3>
<p>La primera parte de la declaración especifica qué componente se utiliza. El término <code>[module_name]</code> indica el nombre del módulo y el término <code>[instance_name]</code> proporciona un id único para una instancia. La segunda parte es la conexión de puertos, que indica las conexiones entre los puertos I/O de un módulo instanciado (el módulo de nivel inferior) y las señales externas utilizadas en el módulo actual (el módulo de nivel superior). Esta forma de asignación se conoce como conexión por nombre (<em>connection by name</em>). El orden de los pares puerto-nombre y señal-nombre no importa.</p>
<p>El mapeo de puertos refleja las conexiones de un diagrama a bloques. La declaración de instanciación del componente representa un circuito encapsulado en una "caja negra" cuya función se define en otro módulo.</p>
<p>Este ejemplo demuestra la estrecha relación que existe entre un diagrama de bloques y el código. El código es esencialmente una descripción textual de un esquema. </p>
<h3 id="42-conexion-por-nombre-conexion-por-lista-ordenada">4.2 Conexión por nombre conexión por lista ordenada<a class="headerlink" href="#42-conexion-por-nombre-conexion-por-lista-ordenada" title="Permanent link">&para;</a></h3>
<p>Un esquema alternativo para asociar los puertos y las señales externas es la conexión por lista ordenada (<em>connection by ordered list</em>). En este esquema, los nombres de los puertos del módulo de nivel inferior se omiten y las señales del módulo de nivel superior se enumeran en el mismo orden que la declaración de puertos del módulo de nivel inferior. Con este esquema, las dos declaraciones de instanciación de módulos del comparador de 2 bits pueden reescribirse como:</p>
<p><div class="language-verilog highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal"><a href="#__codelineno-15-1">1</a></span>
<span class="normal"><a href="#__codelineno-15-2">2</a></span></pre></div></td><td class="code"><div><pre><span></span><code><span id="__span-15-1"><a id="__codelineno-15-1" name="__codelineno-15-1"></a><span class="n">eq1</span><span class="w"> </span><span class="n">eq_bit0_unit</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">e0</span><span class="p">);</span>
</span><span id="__span-15-2"><a id="__codelineno-15-2" name="__codelineno-15-2"></a><span class="n">eq1</span><span class="w"> </span><span class="n">eq_bit1_unit</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">b</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">e1</span><span class="p">);</span>
</span></code></pre></div></td></tr></table></div>
Aunque este esquema hace el código más compacto, es propenso a errores, especialmente para un módulo con muchos puertos I/O. Por ejemplo, si modificamos el código del módulo de nivel inferior y cambiamos el orden de dos puertos en la declaración de puertos, también habrá que corregir todos los módulos instanciados. Si esto se hace accidentalmente durante la edición del código, el orden alterado de los puertos puede no detectarse durante la síntesis y dar lugar a errores difíciles de encontrar. </p>
<h2 id="5-operadores">5. Operadores<a class="headerlink" href="#5-operadores" title="Permanent link">&para;</a></h2>
<figure>
<figcaption> <b>Tabla 4.</b> Operadores en Verilog.</figcaption>
<table>
<thead>
<tr>
<th>Tipo de operación</th>
<th>Símbolo de operador</th>
<th>Descripción</th>
<th>Número de operandos</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Aritméticos</strong></td>
<td>+</td>
<td>Suma</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>Resta</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>Multiplicación</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>/</td>
<td>División</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>%</td>
<td>Módulo</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>**</td>
<td>Exponenciación</td>
<td>2</td>
</tr>
<tr>
<td><strong>Desplazamiento</strong></td>
<td>&gt;&gt;</td>
<td>Desplazamiento lógico a la derecha (llena con ceros)</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>&lt;&lt;</td>
<td>Desplazamiento lógico a la izquierda (llena con ceros)</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>&gt;&gt;&gt;</td>
<td>Desplazamiento aritmético a la derecha (mantiene signo)</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>&lt;&lt;&lt;</td>
<td>Desplazamiento aritmético a la izquierda (mantiene signo)</td>
<td>2</td>
</tr>
<tr>
<td><strong>Relacional</strong></td>
<td>&gt;</td>
<td>Mayor que</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>&lt;</td>
<td>Menor que</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>&gt;=</td>
<td>Mayor o igual que</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>&lt;=</td>
<td>Menor o igual que</td>
<td>2</td>
</tr>
<tr>
<td><strong>Igualdad</strong></td>
<td>==</td>
<td>Igual</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>!=</td>
<td>Diferente</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>===</td>
<td>Igualdad de casos</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>!==</td>
<td>Desigualdad de casos</td>
<td>2</td>
</tr>
<tr>
<td><strong>Bitwise</strong></td>
<td>~</td>
<td>Negación bitwise</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>&amp;</td>
<td>AND bitwise</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>|</td>
<td>OR bitwise</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>^</td>
<td>XOR bitwise</td>
<td>2</td>
</tr>
<tr>
<td><strong>Reducción</strong></td>
<td>&amp;</td>
<td>Reducción AND</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>|</td>
<td>Reducción OR</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>^</td>
<td>Reducción XOR</td>
<td>1</td>
</tr>
<tr>
<td><strong>Lógicos</strong></td>
<td>!</td>
<td>Negación lógica</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>&amp;&amp;</td>
<td>AND lógica</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>||</td>
<td>OR lógica</td>
<td>2</td>
</tr>
<tr>
<td><strong>Concatenación</strong></td>
<td>{ }</td>
<td>Concatenación</td>
<td>Cualquier</td>
</tr>
<tr>
<td></td>
<td>{ { } }</td>
<td>Replicación</td>
<td>Cualquier</td>
</tr>
<tr>
<td><strong>Condicional</strong></td>
<td>? :</td>
<td>Condicional</td>
<td>3</td>
</tr>
</tbody>
</table>
</figure>
<figure>
<figcaption> <b>Tabla 5.</b> Precedencia de los operadores .</figcaption>
<table>
<thead>
<tr>
<th>Operador</th>
<th>Precedencia</th>
</tr>
</thead>
<tbody>
<tr>
<td>!    ~    +    -    (unarios)</td>
<td>más alto</td>
</tr>
<tr>
<td>**</td>
<td></td>
</tr>
<tr>
<td>*    /    %</td>
<td></td>
</tr>
<tr>
<td>+    -    (binario)</td>
<td></td>
</tr>
<tr>
<td>&gt;&gt;    &lt;&lt;    &gt;&gt;&gt;    &lt;&lt;&lt;</td>
<td></td>
</tr>
<tr>
<td>&lt;    &lt;=    &gt;    &gt;=</td>
<td></td>
</tr>
<tr>
<td>==    !=    ===    !==</td>
<td></td>
</tr>
<tr>
<td>&amp;</td>
<td></td>
</tr>
<tr>
<td>^</td>
<td></td>
</tr>
<tr>
<td>|</td>
<td></td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td></td>
</tr>
<tr>
<td>||</td>
<td></td>
</tr>
<tr>
<td>?:</td>
<td>más bajo</td>
</tr>
</tbody>
</table>
</figure>
<h1 id="referencias">Referencias<a class="headerlink" href="#referencias" title="Permanent link">&para;</a></h1>
<div class="footnote">
<hr />
<ol>
<li id="fn:1">
<p>S. D. Brown y Z. G. Vranesic, Fundamentals of digital logic with Verilog design, Third edition. New York: McGraw-Hill Higher Education, 2014.&#160;<a class="footnote-backref" href="#fnref:1" title="Jump back to footnote 1 in the text">&#8617;</a></p>
</li>
<li id="fn:2">
<p>S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice-Hall, Inc, 1996.&#160;<a class="footnote-backref" href="#fnref:2" title="Jump back to footnote 2 in the text">&#8617;</a></p>
</li>
<li id="fn:3">
<p>Pong P. Chu, FPGA Prototyping by Verilog Examples Xilinx Spartan-3 Version, Wiley &amp; Sons, Incorporated, John, 2008.&#160;<a class="footnote-backref" href="#fnref:3" title="Jump back to footnote 3 in the text">&#8617;</a></p>
</li>
</ol>
</div>







  
  



  




                
              </article>
            </div>
          
          
  <script>var tabs=__md_get("__tabs");if(Array.isArray(tabs))e:for(var set of document.querySelectorAll(".tabbed-set")){var tab,labels=set.querySelector(".tabbed-labels");for(tab of tabs)for(var label of labels.getElementsByTagName("label"))if(label.innerText.trim()===tab){var input=document.getElementById(label.htmlFor);input.checked=!0;continue e}}</script>

<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
  Back to top
</button>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../fpgas/" class="md-footer__link md-footer__link--prev" aria-label="Previous: FPGA">
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                FPGA
              </div>
            </div>
          </a>
        
        
          
          <a href="../code_guidelines/" class="md-footer__link md-footer__link--next" aria-label="Next: Code Guidelines">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                Code Guidelines
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      &copy; 2023 Ciro Bermudez
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://github.com/cirofabianbermudez" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 480 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M186.1 328.7c0 20.9-10.9 55.1-36.7 55.1s-36.7-34.2-36.7-55.1 10.9-55.1 36.7-55.1 36.7 34.2 36.7 55.1zM480 278.2c0 31.9-3.2 65.7-17.5 95-37.9 76.6-142.1 74.8-216.7 74.8-75.8 0-186.2 2.7-225.6-74.8-14.6-29-20.2-63.1-20.2-95 0-41.9 13.9-81.5 41.5-113.6-5.2-15.8-7.7-32.4-7.7-48.8 0-21.5 4.9-32.3 14.6-51.8 45.3 0 74.3 9 108.8 36 29-6.9 58.8-10 88.7-10 27 0 54.2 2.9 80.4 9.2 34-26.7 63-35.2 107.8-35.2 9.8 19.5 14.6 30.3 14.6 51.8 0 16.4-2.6 32.7-7.7 48.2 27.5 32.4 39 72.3 39 114.2zm-64.3 50.5c0-43.9-26.7-82.6-73.5-82.6-18.9 0-37 3.4-56 6-14.9 2.3-29.8 3.2-45.1 3.2-15.2 0-30.1-.9-45.1-3.2-18.7-2.6-37-6-56-6-46.8 0-73.5 38.7-73.5 82.6 0 87.8 80.4 101.3 150.4 101.3h48.2c70.3 0 150.6-13.4 150.6-101.3zm-82.6-55.1c-25.8 0-36.7 34.2-36.7 55.1s10.9 55.1 36.7 55.1 36.7-34.2 36.7-55.1-10.9-55.1-36.7-55.1z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://twitter.com/CiroBermudez" target="_blank" rel="noopener" title="twitter.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://www.linkedin.com/in/ciro-fabian-bermudez-marquez-a93096227/" target="_blank" rel="noopener" title="www.linkedin.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["content.code.copy", "content.code.annotate", "content.tabs.link", "navigation.footer", "navigation.indexes", "navigation.sections", "navigation.tabs", "navigation.top", "navigation.tracking", "search.suggest", "search.highlight", "toc.follow", "navigation.path"], "search": "../../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.c8d2eff1.min.js"></script>
      
        <script src="../../javascripts/mathjax.js"></script>
      
        <script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
      
    
  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>