Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 18:59:28 2025
| Host         : DESKTOP-J6QLH0T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    26          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.721        0.000                      0                  144        0.098        0.000                      0                  144        4.020        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.721        0.000                      0                  144        0.098        0.000                      0                  144        4.020        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.766ns (21.376%)  route 2.818ns (78.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.635     8.911    display/HZ1/CONTADOR0
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.590    15.012    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.633    display/HZ1/CONTADOR_reg[16]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.766ns (21.376%)  route 2.818ns (78.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.635     8.911    display/HZ1/CONTADOR0
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.590    15.012    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.633    display/HZ1/CONTADOR_reg[17]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.766ns (21.376%)  route 2.818ns (78.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.635     8.911    display/HZ1/CONTADOR0
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.590    15.012    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.633    display/HZ1/CONTADOR_reg[18]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.766ns (21.376%)  route 2.818ns (78.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.635     8.911    display/HZ1/CONTADOR0
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.590    15.012    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y100         FDRE (Setup_fdre_C_R)       -0.524    14.633    display/HZ1/CONTADOR_reg[19]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.766ns (21.292%)  route 2.832ns (78.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.649     8.925    display/HZ1/CONTADOR0
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    15.029    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.744    display/HZ1/CONTADOR_reg[10]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.766ns (21.292%)  route 2.832ns (78.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.649     8.925    display/HZ1/CONTADOR0
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    15.029    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.744    display/HZ1/CONTADOR_reg[11]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.766ns (21.292%)  route 2.832ns (78.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.649     8.925    display/HZ1/CONTADOR0
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    15.029    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.744    display/HZ1/CONTADOR_reg[8]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.766ns (21.292%)  route 2.832ns (78.708%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.649     8.925    display/HZ1/CONTADOR0
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.606    15.029    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  display/HZ1/CONTADOR_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.744    display/HZ1/CONTADOR_reg[9]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.766ns (21.175%)  route 2.852ns (78.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.669     8.945    display/HZ1/CONTADOR0
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[0]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.768    display/HZ1/CONTADOR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 display/HZ1/CONTADOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.766ns (21.175%)  route 2.852ns (78.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  display/HZ1/CONTADOR_reg[1]/Q
                         net (fo=2, routed)           1.120     6.966    display/HZ1/CONTADOR_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.090 r  display/HZ1/CONTADOR[0]_i_4/O
                         net (fo=2, routed)           1.062     8.153    display/HZ1/CONTADOR[0]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.124     8.277 r  display/HZ1/CONTADOR[0]_i_1/O
                         net (fo=24, routed)          0.669     8.945    display/HZ1/CONTADOR0
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  display/HZ1/CONTADOR_reg[1]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.768    display/HZ1/CONTADOR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 display/HZ1/CONTADOR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display/HZ1/CONTADOR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/HZ1/CONTADOR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    display/HZ1/CONTADOR_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  display/HZ1/CONTADOR_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    display/HZ1/CONTADOR_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  display/HZ1/CONTADOR_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    display/HZ1/CONTADOR_reg[16]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    display/HZ1/CONTADOR_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 display/HZ1/CONTADOR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display/HZ1/CONTADOR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/HZ1/CONTADOR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    display/HZ1/CONTADOR_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  display/HZ1/CONTADOR_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    display/HZ1/CONTADOR_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  display/HZ1/CONTADOR_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    display/HZ1/CONTADOR_reg[16]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    display/HZ1/CONTADOR_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.600     1.519    enter/U1/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.103     1.763    enter/U1/SREG_reg_n_0_[0]
    SLICE_X2Y86          SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    enter/U1/clk_IBUF_BUFG
    SLICE_X2Y86          SRL16E                                       r  enter/U1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    enter/U1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.269%)  route 0.285ns (57.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.598     1.517    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y104         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.285     1.967    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[0]
    SLICE_X1Y98          LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_0
    SLICE_X1Y98          FDCE                                         r  dados_aleatorios/dados_i_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  dados_aleatorios/dados_i_reg[4][2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.092     1.889    dados_aleatorios/dados_i_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.576     1.495    dados_aleatorios/lfsr_generators[0].LFSR_inst/clk_IBUF_BUFG
    SLICE_X9Y98          FDPE                                         r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg[1]/Q
                         net (fo=3, routed)           0.076     1.712    dados_aleatorios/lfsr_generators[0].LFSR_inst/lfsr_reg_reg_n_0_[1]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  dados_aleatorios/lfsr_generators[0].LFSR_inst/dados_i[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    dados_aleatorios/lfsr_generators[0].LFSR_inst_n_0
    SLICE_X8Y98          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.847     2.012    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X8Y98          FDCE                                         r  dados_aleatorios/dados_i_reg[0][2]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y98          FDCE (Hold_fdce_C_D)         0.121     1.629    dados_aleatorios/dados_i_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 display/HZ1/CONTADOR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display/HZ1/CONTADOR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/HZ1/CONTADOR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    display/HZ1/CONTADOR_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  display/HZ1/CONTADOR_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    display/HZ1/CONTADOR_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  display/HZ1/CONTADOR_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    display/HZ1/CONTADOR_reg[16]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    display/HZ1/CONTADOR_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 display/HZ1/CONTADOR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CLK_TEMP_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.254ns (51.407%)  route 0.240ns (48.592%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display/HZ1/CONTADOR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  display/HZ1/CONTADOR_reg[13]/Q
                         net (fo=2, routed)           0.061     1.750    display/HZ1/CONTADOR_reg[13]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  display/HZ1/CONTADOR[0]_i_3/O
                         net (fo=2, routed)           0.179     1.973    display/HZ1/CONTADOR[0]_i_3_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I0_O)        0.045     2.018 r  display/HZ1/CLK_TEMP_i_1/O
                         net (fo=1, routed)           0.000     2.018    display/HZ1/CLK_TEMP_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  display/HZ1/CLK_TEMP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    display/HZ1/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  display/HZ1/CLK_TEMP_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.882    display/HZ1/CLK_TEMP_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 display/HZ1/CONTADOR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display/HZ1/CONTADOR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/HZ1/CONTADOR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    display/HZ1/CONTADOR_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  display/HZ1/CONTADOR_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    display/HZ1/CONTADOR_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  display/HZ1/CONTADOR_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    display/HZ1/CONTADOR_reg[16]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/HZ1/CONTADOR_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    display/HZ1/CONTADOR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 display/HZ1/CONTADOR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/HZ1/CONTADOR_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  display/HZ1/CONTADOR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/HZ1/CONTADOR_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    display/HZ1/CONTADOR_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  display/HZ1/CONTADOR_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    display/HZ1/CONTADOR_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  display/HZ1/CONTADOR_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    display/HZ1/CONTADOR_reg[16]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  display/HZ1/CONTADOR_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    display/HZ1/CONTADOR_reg[20]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  display/HZ1/CONTADOR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    display/HZ1/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  display/HZ1/CONTADOR_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    display/HZ1/CONTADOR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.550%)  route 0.306ns (59.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.598     1.517    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y104         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.164     1.681 f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.306     1.988    dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg[0]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.045     2.033 r  dados_aleatorios/lfsr_generators[4].LFSR_inst/dados_i[4][0]_i_1/O
                         net (fo=1, routed)           0.000     2.033    dados_aleatorios/lfsr_generators[4].LFSR_inst_n_2
    SLICE_X1Y98          FDCE                                         r  dados_aleatorios/dados_i_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  dados_aleatorios/dados_i_reg[4][0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDCE (Hold_fdce_C_D)         0.091     1.888    dados_aleatorios/dados_i_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y92     dados_aleatorios/CE_prev_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y92     dados_aleatorios/actualizar_dados_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y98     dados_aleatorios/dados_i_reg[1][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y98     dados_aleatorios/dados_i_reg[1][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y98     dados_aleatorios/dados_i_reg[1][2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y94     dados_aleatorios/dados_i_reg[2][0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     enter/U1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/CE_prev_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/actualizar_dados_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/actualizar_dados_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y86     enter/U1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/CE_prev_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/CE_prev_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y92     dados_aleatorios/actualizar_dados_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y98     dados_aleatorios/dados_i_reg[0][1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digictrl_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 3.974ns (49.447%)  route 4.062ns (50.553%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDPE                         0.000     0.000 r  display/digictrl_reg[6]/C
    SLICE_X4Y100         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[6]/Q
                         net (fo=1, routed)           4.062     4.518    digictrl_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.036 r  digictrl_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.036    digictrl[6]
    K2                                                                r  digictrl[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.168ns (55.605%)  route 3.328ns (44.395%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  display/digictrl_reg[2]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  display/digictrl_reg[2]/Q
                         net (fo=1, routed)           3.328     3.747    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749     7.496 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.496    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.011ns (54.641%)  route 3.330ns (45.359%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  display/segmentos_reg[5]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[5]/Q
                         net (fo=1, routed)           3.330     3.786    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.341 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.341    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 4.033ns (55.980%)  route 3.171ns (44.020%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE                         0.000     0.000 r  display/segmentos_reg[6]/C
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[6]/Q
                         net (fo=1, routed)           3.171     3.627    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.204 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.204    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.009ns (56.247%)  route 3.119ns (43.753%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  display/digictrl_reg[7]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[7]/Q
                         net (fo=1, routed)           3.119     3.575    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.128 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.128    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 4.017ns (57.966%)  route 2.913ns (42.034%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE                         0.000     0.000 r  display/segmentos_reg[1]/C
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[1]/Q
                         net (fo=1, routed)           2.913     3.369    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.929 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.929    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 4.070ns (61.761%)  route 2.520ns (38.239%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDPE                         0.000     0.000 r  display/digictrl_reg[5]/C
    SLICE_X2Y94          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  display/digictrl_reg[5]/Q
                         net (fo=1, routed)           2.520     3.038    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     6.589 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.589    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.509ns  (logic 3.990ns (61.290%)  route 2.520ns (38.710%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  display/segmentos_reg[2]/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[2]/Q
                         net (fo=1, routed)           2.520     2.976    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.509 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.509    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/segmentos_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 4.006ns (62.221%)  route 2.433ns (37.779%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  display/segmentos_reg[3]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/segmentos_reg[3]/Q
                         net (fo=1, routed)           2.433     2.889    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.439 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.439    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 4.008ns (63.852%)  route 2.269ns (36.148%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE                         0.000     0.000 r  display/digictrl_reg[3]/C
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  display/digictrl_reg[3]/Q
                         net (fo=1, routed)           2.269     2.725    digictrl_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.277 r  digictrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.277    digictrl[3]
    J14                                                               r  digictrl[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.120     0.261    display/ROTATE_LEFT[1]
    SLICE_X5Y97          FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.140     0.268    display/ROTATE_LEFT[0]
    SLICE_X5Y97          FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.481%)  route 0.133ns (48.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.133     0.274    display/ROTATE_LEFT[6]
    SLICE_X4Y97          FDRE                                         r  display/digisel_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.217     0.358    display/ROTATE_LEFT[3]
    SLICE_X4Y97          FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.173%)  route 0.219ns (60.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.219     0.360    display/ROTATE_LEFT[5]
    SLICE_X4Y97          FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.128ns (34.401%)  route 0.244ns (65.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.244     0.372    display/ROTATE_LEFT[7]
    SLICE_X4Y97          FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.455%)  route 0.246ns (63.545%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.246     0.387    display/ROTATE_LEFT[4]
    SLICE_X4Y97          FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.187ns (46.728%)  route 0.213ns (53.272%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.213     0.354    display/ROTATE_LEFT[3]
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.046     0.400 r  display/digictrl[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    display/digictrl[2]_i_1_n_0
    SLICE_X1Y97          FDPE                                         r  display/digictrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.257ns (62.432%)  route 0.155ns (37.568%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  display/contador_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[0]/Q
                         net (fo=24, routed)          0.155     0.296    fsm/segmentos_reg[0][0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000     0.341    fsm/segmentos[4]_i_2_n_0
    SLICE_X5Y96          MUXF7 (Prop_muxf7_I0_O)      0.071     0.412 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.412    display/segmentos_vector[7]__0[4]
    SLICE_X5Y96          FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.183ns (43.938%)  route 0.233ns (56.062%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  display/contador_reg[0]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/contador_reg[0]/Q
                         net (fo=24, routed)          0.233     0.374    display/Q[0]
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.042     0.416 r  display/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    display/p_1_in[2]
    SLICE_X4Y96          FDRE                                         r  display/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 3.422ns (28.945%)  route 8.400ns (71.055%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          1.039    10.291    fsm/puntos[2]
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.415 r  fsm/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.415    display/UTB1/S[1]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.965 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.965    display/UTB1/centenas0_carry_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.079    display/UTB1/centenas0_carry__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.318 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          0.995    12.313    fsm/O[2]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.302    12.615 r  fsm/centenas0__14_carry_i_1/O
                         net (fo=1, routed)           0.568    13.183    display/UTB1/centenas0__14_carry__0_0[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.579 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    display/UTB1/centenas0__14_carry_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.058    14.755    fsm/segmentos[3]_i_4_0[0]
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.124    14.879 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.830    15.709    fsm/segmentos[2]_i_11_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.833 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.981    16.814    fsm/segmentos[2]_i_4_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124    16.938 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    16.938    fsm/segmentos[2]_i_2_n_0
    SLICE_X3Y96          MUXF7 (Prop_muxf7_I0_O)      0.212    17.150 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.150    display/segmentos_vector[7]__0[2]
    SLICE_X3Y96          FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.686ns  (logic 3.422ns (29.284%)  route 8.264ns (70.716%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          1.039    10.291    fsm/puntos[2]
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.415 r  fsm/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.415    display/UTB1/S[1]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.965 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.965    display/UTB1/centenas0_carry_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.079    display/UTB1/centenas0_carry__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.318 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          0.995    12.313    fsm/O[2]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.302    12.615 r  fsm/centenas0__14_carry_i_1/O
                         net (fo=1, routed)           0.568    13.183    display/UTB1/centenas0__14_carry__0_0[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.579 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    display/UTB1/centenas0__14_carry_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.976    14.672    fsm/segmentos[3]_i_4_0[0]
    SLICE_X10Y95         LUT6 (Prop_lut6_I3_O)        0.124    14.796 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           0.822    15.618    fsm/segmentos[0]_i_11_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I4_O)        0.124    15.742 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.935    16.677    fsm/segmentos[0]_i_4_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.801 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    16.801    fsm/segmentos[0]_i_2_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.212    17.013 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.013    display/segmentos_vector[7]__0[0]
    SLICE_X5Y95          FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 3.422ns (29.392%)  route 8.221ns (70.608%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          1.039    10.291    fsm/puntos[2]
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.415 r  fsm/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.415    display/UTB1/S[1]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.965 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.965    display/UTB1/centenas0_carry_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.079    display/UTB1/centenas0_carry__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.318 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          0.995    12.313    fsm/O[2]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.302    12.615 r  fsm/centenas0__14_carry_i_1/O
                         net (fo=1, routed)           0.568    13.183    display/UTB1/centenas0__14_carry__0_0[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.579 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    display/UTB1/centenas0__14_carry_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.890    14.587    fsm/segmentos[3]_i_4_0[0]
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.124    14.711 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.738    15.448    fsm/segmentos[3]_i_11_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I4_O)        0.124    15.572 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           1.062    16.634    fsm/segmentos[3]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.758 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    16.758    fsm/segmentos[3]_i_2_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.212    16.970 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.970    display/segmentos_vector[7]__0[3]
    SLICE_X3Y95          FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 3.448ns (30.089%)  route 8.011ns (69.911%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          1.039    10.291    fsm/puntos[2]
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.415 r  fsm/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.415    display/UTB1/S[1]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.965 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.965    display/UTB1/centenas0_carry_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.079    display/UTB1/centenas0_carry__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.318 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          0.995    12.313    fsm/O[2]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.302    12.615 r  fsm/centenas0__14_carry_i_1/O
                         net (fo=1, routed)           0.568    13.183    display/UTB1/centenas0__14_carry__0_0[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.579 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    display/UTB1/centenas0__14_carry_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.929    14.625    fsm/segmentos[3]_i_4_0[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124    14.749 r  fsm/segmentos[5]_i_11/O
                         net (fo=1, routed)           0.669    15.418    fsm/segmentos[5]_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.124    15.542 r  fsm/segmentos[5]_i_4/O
                         net (fo=1, routed)           0.882    16.425    fsm/segmentos[5]_i_4_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.549 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    16.549    fsm/segmentos[5]_i_2_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.238    16.787 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.787    display/segmentos_vector[7]__0[5]
    SLICE_X3Y95          FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.437ns  (logic 3.448ns (30.148%)  route 7.989ns (69.852%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          1.039    10.291    fsm/puntos[2]
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.415 r  fsm/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.415    display/UTB1/S[1]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.965 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.965    display/UTB1/centenas0_carry_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.079    display/UTB1/centenas0_carry__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.318 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          0.995    12.313    fsm/O[2]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.302    12.615 r  fsm/centenas0__14_carry_i_1/O
                         net (fo=1, routed)           0.568    13.183    display/UTB1/centenas0__14_carry__0_0[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.579 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    display/UTB1/centenas0__14_carry_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.291    14.988    fsm/segmentos[3]_i_4_0[0]
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.124    15.112 r  fsm/segmentos[6]_i_12/O
                         net (fo=1, routed)           0.303    15.414    fsm/segmentos[6]_i_12_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I4_O)        0.124    15.538 r  fsm/segmentos[6]_i_4/O
                         net (fo=1, routed)           0.864    16.402    fsm/segmentos[6]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.526 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    16.526    fsm/segmentos[6]_i_2_n_0
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I0_O)      0.238    16.764 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.764    display/segmentos_vector[7]__0[6]
    SLICE_X4Y95          FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.291ns  (logic 4.006ns (35.478%)  route 7.285ns (64.522%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          0.995    10.246    fsm/puntos[2]
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.124    10.370 r  fsm/decenas1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.370    display/UTB1/decenas1_carry__0_0[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.903 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.903    display/UTB1/decenas1_carry_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.020 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.020    display/UTB1/decenas1_carry__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.259 r  display/UTB1/decenas1_carry__1/O[2]
                         net (fo=2, routed)           0.819    12.079    fsm/decenas1__13_carry[2]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.301    12.380 r  fsm/decenas1__13_carry_i_2/O
                         net (fo=1, routed)           0.000    12.380    display/UTB1/segmentos_reg[0]_i_5_1[3]
    SLICE_X9Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.781 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    display/UTB1/decenas1__13_carry_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.003 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.728    14.730    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.299    15.029 r  display/UTB1/segmentos[4]_i_12/O
                         net (fo=1, routed)           0.000    15.029    display/UTB1/segmentos[4]_i_12_n_0
    SLICE_X5Y97          MUXF7 (Prop_muxf7_I0_O)      0.238    15.267 r  display/UTB1/segmentos_reg[4]_i_5/O
                         net (fo=1, routed)           0.816    16.083    fsm/segmentos_reg[4]
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.298    16.381 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    16.381    fsm/segmentos[4]_i_2_n_0
    SLICE_X5Y96          MUXF7 (Prop_muxf7_I0_O)      0.238    16.619 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.619    display/segmentos_vector[7]__0[4]
    SLICE_X5Y96          FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.271ns  (logic 3.448ns (30.592%)  route 7.823ns (69.408%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  fsm/letras_reg[1]/Q
                         net (fo=39, routed)          1.512     7.358    fsm/letras[1]
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.510 r  fsm/centenas0_carry_i_8/O
                         net (fo=34, routed)          1.416     8.926    mux_fin/decenas1__13_carry
    SLICE_X11Y89         LUT4 (Prop_lut4_I1_O)        0.326     9.252 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=22, routed)          1.039    10.291    fsm/puntos[2]
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124    10.415 r  fsm/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.415    display/UTB1/S[1]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.965 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.965    display/UTB1/centenas0_carry_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.079    display/UTB1/centenas0_carry__0_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.318 r  display/UTB1/centenas0_carry__1/O[2]
                         net (fo=15, routed)          0.995    12.313    fsm/O[2]
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.302    12.615 r  fsm/centenas0__14_carry_i_1/O
                         net (fo=1, routed)           0.568    13.183    display/UTB1/centenas0__14_carry__0_0[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.579 r  display/UTB1/centenas0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    display/UTB1/centenas0__14_carry_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.696 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.769    14.465    fsm/segmentos[3]_i_4_0[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124    14.589 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.466    15.055    fsm/segmentos[1]_i_11_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I4_O)        0.124    15.179 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           1.058    16.236    fsm/segmentos[1]_i_4_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124    16.360 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    16.360    fsm/segmentos[1]_i_2_n_0
    SLICE_X5Y95          MUXF7 (Prop_muxf7_I0_O)      0.238    16.598 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.598    display/segmentos_vector[7]__0[1]
    SLICE_X5Y95          FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_sequential_etapa_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.383ns (52.478%)  route 3.969ns (47.522%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    fsm/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  fsm/FSM_sequential_etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  fsm/FSM_sequential_etapa_reg[0]/Q
                         net (fo=39, routed)          1.456     7.238    fsm/Q[0]
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.154     7.392 r  fsm/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.514     9.906    leds_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.773    13.679 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.679    leds[14]
    V12                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_sequential_etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.369ns (52.429%)  route 3.964ns (47.571%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.723     5.326    fsm/clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  fsm/FSM_sequential_etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  fsm/FSM_sequential_etapa_reg[3]/Q
                         net (fo=41, routed)          1.485     7.267    fsm/Q[2]
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.152     7.419 r  fsm/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.479     9.897    leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.761    13.658 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.658    leds[2]
    J13                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_sequential_etapa_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 4.356ns (52.655%)  route 3.916ns (47.345%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    fsm/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  fsm/FSM_sequential_etapa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  fsm/FSM_sequential_etapa_reg[0]/Q
                         net (fo=39, routed)          1.605     7.388    fsm/Q[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.150     7.538 r  fsm/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.311     9.849    leds_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.750    13.599 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.599    leds[8]
    V16                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digictrl_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.297     1.961    display/intermitente
    SLICE_X2Y94          FDPE                                         f  display/digictrl_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.141ns (28.108%)  route 0.361ns (71.892%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.361     2.024    display/intermitente
    SLICE_X3Y95          FDCE                                         f  display/segmentos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.141ns (28.108%)  route 0.361ns (71.892%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.361     2.024    display/intermitente
    SLICE_X3Y95          FDCE                                         f  display/segmentos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.141ns (27.215%)  route 0.377ns (72.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.377     2.040    display/intermitente
    SLICE_X5Y95          FDCE                                         f  display/segmentos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.141ns (27.215%)  route 0.377ns (72.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.377     2.040    display/intermitente
    SLICE_X5Y95          FDCE                                         f  display/segmentos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.141ns (26.989%)  route 0.381ns (73.011%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.381     2.045    display/intermitente
    SLICE_X4Y95          FDCE                                         f  display/segmentos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digictrl_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.141ns (26.480%)  route 0.391ns (73.520%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.391     2.055    display/intermitente
    SLICE_X4Y100         FDPE                                         f  display/digictrl_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digictrl_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.959%)  route 0.424ns (75.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.424     2.087    display/intermitente
    SLICE_X3Y96          FDPE                                         f  display/digictrl_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.959%)  route 0.424ns (75.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.424     2.087    display/intermitente
    SLICE_X3Y96          FDCE                                         f  display/segmentos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/intermitente_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.141ns (24.672%)  route 0.431ns (75.328%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  fsm/intermitente_reg/Q
                         net (fo=17, routed)          0.431     2.094    display/intermitente
    SLICE_X5Y96          FDCE                                         f  display/segmentos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/contador_dado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.370ns  (logic 1.985ns (26.934%)  route 5.385ns (73.066%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=74, routed)          4.353     5.860    fsm/reset_IBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.012 f  fsm/contador_dado[1]_i_3/O
                         net (fo=2, routed)           1.032     7.044    fsm/contador_dado[1]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.326     7.370 r  fsm/contador_dado[1]_i_1/O
                         net (fo=1, routed)           0.000     7.370    fsm/contador_dado[1]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  fsm/contador_dado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.603     5.026    fsm/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  fsm/contador_dado_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/FSM_sequential_etapa_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.257ns  (logic 2.073ns (28.559%)  route 5.185ns (71.441%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           4.151     5.618    fsm/sw_enclave_IBUF[1]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     5.768 f  fsm/FSM_sequential_etapa[0]_i_3/O
                         net (fo=3, routed)           0.521     6.289    fsm/flag_sw
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.332     6.621 r  fsm/FSM_sequential_etapa[1]_i_2/O
                         net (fo=1, routed)           0.512     7.133    fsm/FSM_sequential_etapa[1]_i_2_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.257 r  fsm/FSM_sequential_etapa[1]_i_1/O
                         net (fo=1, routed)           0.000     7.257    fsm/FSM_sequential_etapa[1]_i_1_n_0
    SLICE_X0Y90          FDCE                                         r  fsm/FSM_sequential_etapa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.603     5.026    fsm/clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  fsm/FSM_sequential_etapa_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/contador_dado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.949ns  (logic 1.985ns (28.564%)  route 4.964ns (71.436%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=74, routed)          4.353     5.860    fsm/reset_IBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152     6.012 r  fsm/contador_dado[1]_i_3/O
                         net (fo=2, routed)           0.611     6.623    fsm/contador_dado[1]_i_3_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.326     6.949 r  fsm/contador_dado[0]_i_1/O
                         net (fo=1, routed)           0.000     6.949    fsm/contador_dado[0]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  fsm/contador_dado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.603     5.026    fsm/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  fsm/contador_dado_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/FSM_sequential_etapa_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.949ns (28.137%)  route 4.977ns (71.863%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           4.151     5.618    fsm/sw_enclave_IBUF[1]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     5.768 r  fsm/FSM_sequential_etapa[0]_i_3/O
                         net (fo=3, routed)           0.825     6.593    fsm/flag_sw
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.332     6.925 r  fsm/FSM_sequential_etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     6.925    fsm/FSM_sequential_etapa[0]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  fsm/FSM_sequential_etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.604     5.027    fsm/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  fsm/FSM_sequential_etapa_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.991ns (29.879%)  route 4.673ns (70.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=74, routed)          3.883     5.390    fsm/reset_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.542 r  fsm/letras[4]_i_4/O
                         net (fo=1, routed)           0.267     5.809    fsm/letras[4]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     6.141 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.523     6.664    fsm/letras0
    SLICE_X3Y93          FDRE                                         r  fsm/letras_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605     5.028    fsm/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  fsm/letras_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.991ns (29.879%)  route 4.673ns (70.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=74, routed)          3.883     5.390    fsm/reset_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.542 r  fsm/letras[4]_i_4/O
                         net (fo=1, routed)           0.267     5.809    fsm/letras[4]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     6.141 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.523     6.664    fsm/letras0
    SLICE_X3Y93          FDRE                                         r  fsm/letras_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605     5.028    fsm/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  fsm/letras_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.991ns (29.879%)  route 4.673ns (70.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=74, routed)          3.883     5.390    fsm/reset_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.542 r  fsm/letras[4]_i_4/O
                         net (fo=1, routed)           0.267     5.809    fsm/letras[4]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     6.141 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.523     6.664    fsm/letras0
    SLICE_X3Y93          FDRE                                         r  fsm/letras_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605     5.028    fsm/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  fsm/letras_reg[4]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/intermitente_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.530ns  (logic 1.949ns (29.838%)  route 4.582ns (70.162%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           4.151     5.618    fsm/sw_enclave_IBUF[1]
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     5.768 r  fsm/FSM_sequential_etapa[0]_i_3/O
                         net (fo=3, routed)           0.430     6.198    fsm/flag_sw
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.332     6.530 r  fsm/intermitente_i_1/O
                         net (fo=1, routed)           0.000     6.530    fsm/intermitente_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.604     5.027    fsm/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  fsm/intermitente_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.474ns  (logic 1.991ns (30.752%)  route 4.483ns (69.248%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=74, routed)          3.883     5.390    fsm/reset_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.542 r  fsm/letras[4]_i_4/O
                         net (fo=1, routed)           0.267     5.809    fsm/letras[4]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     6.141 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.333     6.474    fsm/letras0
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605     5.028    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            fsm/letras_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.474ns  (logic 1.991ns (30.752%)  route 4.483ns (69.248%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=74, routed)          3.883     5.390    fsm/reset_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.152     5.542 r  fsm/letras[4]_i_4/O
                         net (fo=1, routed)           0.267     5.809    fsm/letras[4]_i_4_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.332     6.141 r  fsm/letras[4]_i_1/O
                         net (fo=5, routed)           0.333     6.474    fsm/letras0
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605     5.028    fsm/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  fsm/letras_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.244ns (39.487%)  route 0.375ns (60.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.619    enter/U1/boton_enter_IBUF
    SLICE_X0Y85          FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.872     2.037    enter/U1/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.322ns (30.415%)  route 0.738ns (69.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           0.738     1.015    fsm/sw_enclave_IBUF[3]
    SLICE_X3Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.060    fsm/p_5_out[3]
    SLICE_X3Y97          FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    fsm/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.275ns (24.035%)  route 0.868ns (75.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          0.868     1.142    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y113         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y113         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.275ns (24.035%)  route 0.868ns (75.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          0.868     1.142    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y113         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y113         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[6]/C

Slack:                    inf
  Source:                 sw_enclave[2]
                            (input port)
  Destination:            fsm/tirar_dados_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.336ns (28.574%)  route 0.839ns (71.426%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  sw_enclave[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  sw_enclave_IBUF[2]_inst/O
                         net (fo=2, routed)           0.839     1.130    fsm/sw_enclave_IBUF[2]
    SLICE_X1Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.175 r  fsm/tirar_dados[2]_i_1/O
                         net (fo=1, routed)           0.000     1.175    fsm/p_5_out[2]
    SLICE_X1Y92          FDRE                                         r  fsm/tirar_dados_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.876     2.041    fsm/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  fsm/tirar_dados_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.275ns (22.764%)  route 0.932ns (77.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          0.932     1.206    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y112         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.867     2.032    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y112         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.275ns (22.764%)  route 0.932ns (77.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          0.932     1.206    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y112         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.867     2.032    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y112         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.275ns (22.764%)  route 0.932ns (77.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          0.932     1.206    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y112         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.867     2.032    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y112         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.275ns (22.764%)  route 0.932ns (77.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          0.932     1.206    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y112         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.867     2.032    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y112         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.275ns (20.128%)  route 1.090ns (79.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=74, routed)          1.090     1.364    dados_aleatorios/lfsr_generators[4].LFSR_inst/reset_IBUF
    SLICE_X2Y104         FDPE                                         f  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.871     2.036    dados_aleatorios/lfsr_generators[4].LFSR_inst/clk_IBUF_BUFG
    SLICE_X2Y104         FDPE                                         r  dados_aleatorios/lfsr_generators[4].LFSR_inst/lfsr_reg_reg[0]/C





