// Seed: 655468107
module module_0 (
    output tri  id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wire id_4
);
  assign id_0 = 1 ? 1 : 1;
endmodule
module module_1 (
    input logic id_0,
    input tri id_1,
    input supply1 id_2
    , id_9,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7
);
  assign id_4 = 1;
  module_0(
      id_3, id_1, id_1, id_1, id_3
  );
  initial id_9 <= id_0;
  or (id_3, id_9, id_6, id_0, id_7, id_2, id_1);
  assign id_4 = 1;
endmodule
