//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii(
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_3,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_4,
	.param .f32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_5,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_6,
	.param .u64 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_7,
	.param .f32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_12,
	.param .u32 _Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<114>;
	.reg .f32 	%f<477>;
	.reg .b32 	%r<766>;
	.reg .b64 	%rd<197>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd68, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_0];
	ld.param.u64 	%rd69, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd70, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd71, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_3];
	ld.param.u64 	%rd72, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_4];
	ld.param.f32 	%f183, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_5];
	ld.param.u32 	%r284, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_6];
	ld.param.u64 	%rd73, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_7];
	ld.param.u32 	%r285, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r288, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r286, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r289, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_12];
	mov.u32 	%r290, %ctaid.x;
	mov.u32 	%r291, %ntid.x;
	mov.u32 	%r292, %tid.x;
	mad.lo.s32 	%r293, %r285, %r284, %r292;
	mad.lo.s32 	%r294, %r290, %r291, %r293;
	cvt.u64.u32	%rd1, %r294;
	mov.u32 	%r295, %ctaid.y;
	mov.u32 	%r296, %ntid.y;
	mov.u32 	%r297, %tid.y;
	mad.lo.s32 	%r298, %r286, %r284, %r297;
	mad.lo.s32 	%r299, %r295, %r296, %r298;
	cvt.u64.u32	%rd2, %r299;
	mul.lo.s32 	%r300, %r288, %r284;
	cvt.s64.s32	%rd74, %r300;
	mul.lo.s32 	%r301, %r289, %r284;
	cvt.s64.s32	%rd75, %r301;
	setp.ge.u64	%p1, %rd2, %rd75;
	setp.ge.u64	%p2, %rd1, %rd74;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_201;

	cvt.s64.s32	%rd3, %r284;
	and.b64  	%rd76, %rd3, -4294967296;
	setp.eq.s64	%p4, %rd76, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd177, %rd1, %rd3;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r302, %rd3;
	cvt.u32.u64	%r303, %rd1;
	div.u32 	%r304, %r303, %r302;
	cvt.u64.u32	%rd177, %r304;

BB0_4:
	cvt.rn.f32.u64	%f185, %rd177;
	cvt.rmi.f32.f32	%f186, %f185;
	cvt.rzi.u64.f32	%rd7, %f186;
	@%p4 bra 	BB0_6;

	div.u64 	%rd178, %rd2, %rd3;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r305, %rd3;
	cvt.u32.u64	%r306, %rd2;
	div.u32 	%r307, %r306, %r305;
	cvt.u64.u32	%rd178, %r307;

BB0_7:
	cvt.rn.f32.u64	%f187, %rd178;
	cvt.rmi.f32.f32	%f188, %f187;
	cvt.rzi.u64.f32	%rd11, %f188;
	setp.gt.u64	%p6, %rd7, %rd11;
	@%p6 bra 	BB0_201;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd179, %rd1, %rd3;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r308, %rd3;
	cvt.u32.u64	%r309, %rd1;
	rem.u32 	%r310, %r309, %r308;
	cvt.u64.u32	%rd179, %r310;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd180, %rd2, %rd3;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r311, %rd3;
	cvt.u32.u64	%r312, %rd2;
	rem.u32 	%r313, %r312, %r311;
	cvt.u64.u32	%rd180, %r313;

BB0_14:
	cvta.to.global.u64 	%rd80, %rd72;
	cvta.to.global.u64 	%rd81, %rd71;
	mul.lo.s64 	%rd82, %rd179, %rd3;
	add.s64 	%rd83, %rd82, %rd180;
	cvta.to.global.u64 	%rd84, %rd70;
	shl.b64 	%rd85, %rd83, 2;
	add.s64 	%rd86, %rd84, %rd85;
	mul.lo.s64 	%rd87, %rd3, 6;
	mul.lo.s64 	%rd88, %rd87, %rd7;
	mul.lo.s64 	%rd89, %rd87, %rd11;
	mul.lo.s64 	%rd90, %rd180, 3;
	add.s64 	%rd91, %rd90, %rd88;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd93, %rd81, %rd92;
	mul.lo.s64 	%rd94, %rd179, 3;
	add.s64 	%rd95, %rd94, %rd89;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd97, %rd81, %rd96;
	ld.global.f32 	%f1, [%rd93];
	ld.global.f32 	%f2, [%rd97];
	sub.f32 	%f189, %f2, %f1;
	ld.global.f32 	%f3, [%rd93+4];
	ld.global.f32 	%f4, [%rd97+4];
	sub.f32 	%f190, %f4, %f3;
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	ld.global.f32 	%f5, [%rd93+8];
	ld.global.f32 	%f6, [%rd97+8];
	sub.f32 	%f193, %f6, %f5;
	fma.rn.f32 	%f194, %f193, %f193, %f192;
	sqrt.rn.f32 	%f195, %f194;
	add.s64 	%rd98, %rd80, %rd92;
	add.s64 	%rd99, %rd80, %rd96;
	ld.global.f32 	%f7, [%rd99];
	ld.global.f32 	%f8, [%rd98];
	ld.global.f32 	%f9, [%rd99+4];
	ld.global.f32 	%f10, [%rd98+4];
	mul.f32 	%f196, %f10, %f9;
	fma.rn.f32 	%f197, %f8, %f7, %f196;
	ld.global.f32 	%f11, [%rd99+8];
	ld.global.f32 	%f12, [%rd98+8];
	fma.rn.f32 	%f198, %f12, %f11, %f197;
	mul.f32 	%f199, %f195, %f183;
	neg.f32 	%f435, %f199;
	ld.global.f32 	%f14, [%rd86];
	mul.f32 	%f15, %f14, %f198;
	abs.f32 	%f16, %f435;
	setp.neu.f32	%p9, %f16, 0f7F800000;
	mov.f32 	%f429, %f435;
	@%p9 bra 	BB0_16;

	mov.f32 	%f200, 0f00000000;
	mul.rn.f32 	%f429, %f435, %f200;

BB0_16:
	mul.f32 	%f201, %f429, 0f3F22F983;
	cvt.rni.s32.f32	%r695, %f201;
	cvt.rn.f32.s32	%f202, %r695;
	neg.f32 	%f203, %f202;
	mov.f32 	%f204, 0f3FC90FDA;
	fma.rn.f32 	%f205, %f203, %f204, %f429;
	mov.f32 	%f206, 0f33A22168;
	fma.rn.f32 	%f207, %f203, %f206, %f205;
	mov.f32 	%f208, 0f27C234C5;
	fma.rn.f32 	%f430, %f203, %f208, %f207;
	abs.f32 	%f209, %f429;
	setp.leu.f32	%p10, %f209, 0f47CE4780;
	@%p10 bra 	BB0_27;

	mov.b32 	 %r2, %f429;
	shl.b32 	%r316, %r2, 8;
	or.b32  	%r3, %r316, -2147483648;
	add.u64 	%rd101, %SP, 0;
	add.u64 	%rd182, %SPL, 0;
	mov.u32 	%r687, 0;
	mov.u64 	%rd181, __cudart_i2opi_f;
	mov.u32 	%r686, -6;

BB0_18:
	.pragma "nounroll";
	ld.const.u32 	%r319, [%rd181];
	// inline asm
	{
	mad.lo.cc.u32   %r317, %r319, %r3, %r687;
	madc.hi.u32     %r687, %r319, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd182], %r317;
	add.s64 	%rd182, %rd182, 4;
	add.s64 	%rd181, %rd181, 4;
	add.s32 	%r686, %r686, 1;
	setp.ne.s32	%p11, %r686, 0;
	@%p11 bra 	BB0_18;

	bfe.u32 	%r322, %r2, 23, 8;
	add.s32 	%r323, %r322, -128;
	shr.u32 	%r324, %r323, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd103, %rd101;
	st.local.u32 	[%rd103+24], %r687;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r325, 6;
	sub.s32 	%r326, %r325, %r324;
	mul.wide.s32 	%rd104, %r326, 4;
	add.s64 	%rd23, %rd103, %rd104;
	ld.local.u32 	%r688, [%rd23];
	ld.local.u32 	%r689, [%rd23+-4];
	setp.eq.s32	%p12, %r9, 0;
	@%p12 bra 	BB0_21;

	mov.u32 	%r327, 32;
	sub.s32 	%r328, %r327, %r9;
	shr.u32 	%r329, %r689, %r328;
	shl.b32 	%r330, %r688, %r9;
	add.s32 	%r688, %r329, %r330;
	ld.local.u32 	%r331, [%rd23+-8];
	shr.u32 	%r332, %r331, %r328;
	shl.b32 	%r333, %r689, %r9;
	add.s32 	%r689, %r332, %r333;

BB0_21:
	shr.u32 	%r334, %r689, 30;
	shl.b32 	%r335, %r688, 2;
	add.s32 	%r690, %r334, %r335;
	shl.b32 	%r17, %r689, 2;
	shr.u32 	%r336, %r690, 31;
	shr.u32 	%r337, %r688, 30;
	add.s32 	%r18, %r336, %r337;
	setp.eq.s32	%p13, %r336, 0;
	@%p13 bra 	BB0_22;

	not.b32 	%r338, %r690;
	neg.s32 	%r692, %r17;
	setp.eq.s32	%p14, %r17, 0;
	selp.u32	%r339, 1, 0, %p14;
	add.s32 	%r690, %r339, %r338;
	xor.b32  	%r691, %r8, -2147483648;
	bra.uni 	BB0_24;

BB0_22:
	mov.u32 	%r691, %r8;
	mov.u32 	%r692, %r17;

BB0_24:
	clz.b32 	%r694, %r690;
	setp.eq.s32	%p15, %r694, 0;
	shl.b32 	%r340, %r690, %r694;
	mov.u32 	%r341, 32;
	sub.s32 	%r342, %r341, %r694;
	shr.u32 	%r343, %r692, %r342;
	add.s32 	%r344, %r343, %r340;
	selp.b32	%r26, %r690, %r344, %p15;
	mov.u32 	%r345, -921707870;
	mul.hi.u32 	%r693, %r26, %r345;
	setp.eq.s32	%p16, %r8, 0;
	neg.s32 	%r346, %r18;
	selp.b32	%r695, %r18, %r346, %p16;
	setp.lt.s32	%p17, %r693, 1;
	@%p17 bra 	BB0_26;

	mul.lo.s32 	%r347, %r26, -921707870;
	shr.u32 	%r348, %r347, 31;
	shl.b32 	%r349, %r693, 1;
	add.s32 	%r693, %r348, %r349;
	add.s32 	%r694, %r694, 1;

BB0_26:
	mov.u32 	%r350, 126;
	sub.s32 	%r351, %r350, %r694;
	shl.b32 	%r352, %r351, 23;
	add.s32 	%r353, %r693, 1;
	shr.u32 	%r354, %r353, 7;
	add.s32 	%r355, %r354, 1;
	shr.u32 	%r356, %r355, 1;
	add.s32 	%r357, %r356, %r352;
	or.b32  	%r358, %r357, %r691;
	mov.b32 	 %f430, %r358;

BB0_27:
	mul.rn.f32 	%f22, %f430, %f430;
	add.s32 	%r34, %r695, 1;
	and.b32  	%r35, %r34, 1;
	setp.eq.s32	%p18, %r35, 0;
	@%p18 bra 	BB0_29;

	mov.f32 	%f210, 0fBAB6061A;
	mov.f32 	%f211, 0f37CCF5CE;
	fma.rn.f32 	%f431, %f211, %f22, %f210;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f212, 0f3C08839E;
	mov.f32 	%f213, 0fB94CA1F9;
	fma.rn.f32 	%f431, %f213, %f22, %f212;

BB0_30:
	@%p18 bra 	BB0_32;

	mov.f32 	%f214, 0f3D2AAAA5;
	fma.rn.f32 	%f215, %f431, %f22, %f214;
	mov.f32 	%f216, 0fBF000000;
	fma.rn.f32 	%f432, %f215, %f22, %f216;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f217, 0fBE2AAAA3;
	fma.rn.f32 	%f218, %f431, %f22, %f217;
	mov.f32 	%f219, 0f00000000;
	fma.rn.f32 	%f432, %f218, %f22, %f219;

BB0_33:
	fma.rn.f32 	%f433, %f432, %f430, %f430;
	@%p18 bra 	BB0_35;

	mov.f32 	%f220, 0f3F800000;
	fma.rn.f32 	%f433, %f432, %f22, %f220;

BB0_35:
	and.b32  	%r359, %r34, 2;
	setp.eq.s32	%p21, %r359, 0;
	@%p21 bra 	BB0_37;

	mov.f32 	%f221, 0f00000000;
	mov.f32 	%f222, 0fBF800000;
	fma.rn.f32 	%f433, %f433, %f222, %f221;

BB0_37:
	fma.rn.f32 	%f34, %f15, %f433, 0f00000000;
	@%p9 bra 	BB0_39;

	mov.f32 	%f223, 0f00000000;
	mul.rn.f32 	%f435, %f435, %f223;

BB0_39:
	mul.f32 	%f224, %f435, 0f3F22F983;
	cvt.rni.s32.f32	%r705, %f224;
	cvt.rn.f32.s32	%f225, %r705;
	neg.f32 	%f226, %f225;
	fma.rn.f32 	%f228, %f226, %f204, %f435;
	fma.rn.f32 	%f230, %f226, %f206, %f228;
	fma.rn.f32 	%f436, %f226, %f208, %f230;
	abs.f32 	%f232, %f435;
	setp.leu.f32	%p23, %f232, 0f47CE4780;
	@%p23 bra 	BB0_50;

	mov.b32 	 %r37, %f435;
	shr.u32 	%r38, %r37, 23;
	shl.b32 	%r362, %r37, 8;
	or.b32  	%r39, %r362, -2147483648;
	add.u64 	%rd106, %SP, 0;
	add.u64 	%rd184, %SPL, 0;
	mov.u32 	%r697, 0;
	mov.u64 	%rd183, __cudart_i2opi_f;
	mov.u32 	%r696, -6;

BB0_41:
	.pragma "nounroll";
	ld.const.u32 	%r365, [%rd183];
	// inline asm
	{
	mad.lo.cc.u32   %r363, %r365, %r39, %r697;
	madc.hi.u32     %r697, %r365, %r39,  0;
	}
	// inline asm
	st.local.u32 	[%rd184], %r363;
	add.s64 	%rd184, %rd184, 4;
	add.s64 	%rd183, %rd183, 4;
	add.s32 	%r696, %r696, 1;
	setp.ne.s32	%p24, %r696, 0;
	@%p24 bra 	BB0_41;

	and.b32  	%r368, %r38, 255;
	add.s32 	%r369, %r368, -128;
	shr.u32 	%r370, %r369, 5;
	and.b32  	%r44, %r37, -2147483648;
	cvta.to.local.u64 	%rd108, %rd106;
	st.local.u32 	[%rd108+24], %r697;
	mov.u32 	%r371, 6;
	sub.s32 	%r372, %r371, %r370;
	mul.wide.s32 	%rd109, %r372, 4;
	add.s64 	%rd29, %rd108, %rd109;
	ld.local.u32 	%r698, [%rd29];
	ld.local.u32 	%r699, [%rd29+-4];
	and.b32  	%r47, %r38, 31;
	setp.eq.s32	%p25, %r47, 0;
	@%p25 bra 	BB0_44;

	mov.u32 	%r373, 32;
	sub.s32 	%r374, %r373, %r47;
	shr.u32 	%r375, %r699, %r374;
	shl.b32 	%r376, %r698, %r47;
	add.s32 	%r698, %r375, %r376;
	ld.local.u32 	%r377, [%rd29+-8];
	shr.u32 	%r378, %r377, %r374;
	shl.b32 	%r379, %r699, %r47;
	add.s32 	%r699, %r378, %r379;

BB0_44:
	shr.u32 	%r380, %r699, 30;
	shl.b32 	%r381, %r698, 2;
	add.s32 	%r700, %r380, %r381;
	shl.b32 	%r53, %r699, 2;
	shr.u32 	%r382, %r700, 31;
	shr.u32 	%r383, %r698, 30;
	add.s32 	%r54, %r382, %r383;
	setp.eq.s32	%p26, %r382, 0;
	@%p26 bra 	BB0_45;

	not.b32 	%r384, %r700;
	neg.s32 	%r702, %r53;
	setp.eq.s32	%p27, %r53, 0;
	selp.u32	%r385, 1, 0, %p27;
	add.s32 	%r700, %r385, %r384;
	xor.b32  	%r701, %r44, -2147483648;
	bra.uni 	BB0_47;

BB0_45:
	mov.u32 	%r701, %r44;
	mov.u32 	%r702, %r53;

BB0_47:
	clz.b32 	%r704, %r700;
	setp.eq.s32	%p28, %r704, 0;
	shl.b32 	%r386, %r700, %r704;
	mov.u32 	%r387, 32;
	sub.s32 	%r388, %r387, %r704;
	shr.u32 	%r389, %r702, %r388;
	add.s32 	%r390, %r389, %r386;
	selp.b32	%r62, %r700, %r390, %p28;
	mov.u32 	%r391, -921707870;
	mul.hi.u32 	%r703, %r62, %r391;
	setp.eq.s32	%p29, %r44, 0;
	neg.s32 	%r392, %r54;
	selp.b32	%r705, %r54, %r392, %p29;
	setp.lt.s32	%p30, %r703, 1;
	@%p30 bra 	BB0_49;

	mul.lo.s32 	%r393, %r62, -921707870;
	shr.u32 	%r394, %r393, 31;
	shl.b32 	%r395, %r703, 1;
	add.s32 	%r703, %r394, %r395;
	add.s32 	%r704, %r704, 1;

BB0_49:
	mov.u32 	%r396, 126;
	sub.s32 	%r397, %r396, %r704;
	shl.b32 	%r398, %r397, 23;
	add.s32 	%r399, %r703, 1;
	shr.u32 	%r400, %r399, 7;
	add.s32 	%r401, %r400, 1;
	shr.u32 	%r402, %r401, 1;
	add.s32 	%r403, %r402, %r398;
	or.b32  	%r404, %r403, %r701;
	mov.b32 	 %f436, %r404;

BB0_50:
	mul.rn.f32 	%f40, %f436, %f436;
	and.b32  	%r70, %r705, 1;
	setp.eq.s32	%p31, %r70, 0;
	@%p31 bra 	BB0_52;

	mov.f32 	%f233, 0fBAB6061A;
	mov.f32 	%f234, 0f37CCF5CE;
	fma.rn.f32 	%f437, %f234, %f40, %f233;
	bra.uni 	BB0_53;

BB0_52:
	mov.f32 	%f235, 0f3C08839E;
	mov.f32 	%f236, 0fB94CA1F9;
	fma.rn.f32 	%f437, %f236, %f40, %f235;

BB0_53:
	@%p31 bra 	BB0_55;

	mov.f32 	%f237, 0f3D2AAAA5;
	fma.rn.f32 	%f238, %f437, %f40, %f237;
	mov.f32 	%f239, 0fBF000000;
	fma.rn.f32 	%f438, %f238, %f40, %f239;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f240, 0fBE2AAAA3;
	fma.rn.f32 	%f241, %f437, %f40, %f240;
	mov.f32 	%f242, 0f00000000;
	fma.rn.f32 	%f438, %f241, %f40, %f242;

BB0_56:
	fma.rn.f32 	%f439, %f438, %f436, %f436;
	@%p31 bra 	BB0_58;

	mov.f32 	%f243, 0f3F800000;
	fma.rn.f32 	%f439, %f438, %f40, %f243;

BB0_58:
	and.b32  	%r405, %r705, 2;
	setp.eq.s32	%p34, %r405, 0;
	@%p34 bra 	BB0_60;

	mov.f32 	%f244, 0f00000000;
	mov.f32 	%f245, 0fBF800000;
	fma.rn.f32 	%f439, %f439, %f245, %f244;

BB0_60:
	fma.rn.f32 	%f52, %f15, %f439, 0f00000000;
	add.s64 	%rd111, %rd180, %rd3;
	mul.lo.s64 	%rd112, %rd111, 3;
	mul.lo.s64 	%rd113, %rd3, %rd7;
	mul.lo.s64 	%rd114, %rd113, 6;
	add.s64 	%rd115, %rd112, %rd114;
	shl.b64 	%rd117, %rd115, 2;
	add.s64 	%rd118, %rd81, %rd117;
	ld.global.f32 	%f53, [%rd118];
	sub.f32 	%f246, %f2, %f53;
	ld.global.f32 	%f54, [%rd118+4];
	sub.f32 	%f247, %f4, %f54;
	mul.f32 	%f248, %f247, %f247;
	fma.rn.f32 	%f249, %f246, %f246, %f248;
	ld.global.f32 	%f55, [%rd118+8];
	sub.f32 	%f250, %f6, %f55;
	fma.rn.f32 	%f251, %f250, %f250, %f249;
	sqrt.rn.f32 	%f252, %f251;
	add.s64 	%rd120, %rd80, %rd117;
	ld.global.f32 	%f56, [%rd120];
	ld.global.f32 	%f57, [%rd120+4];
	mul.f32 	%f253, %f57, %f9;
	fma.rn.f32 	%f254, %f56, %f7, %f253;
	ld.global.f32 	%f58, [%rd120+8];
	fma.rn.f32 	%f255, %f58, %f11, %f254;
	mul.f32 	%f256, %f252, %f183;
	neg.f32 	%f447, %f256;
	mul.f32 	%f60, %f14, %f255;
	abs.f32 	%f61, %f447;
	setp.neu.f32	%p35, %f61, 0f7F800000;
	mov.f32 	%f441, %f447;
	@%p35 bra 	BB0_62;

	mov.f32 	%f257, 0f00000000;
	mul.rn.f32 	%f441, %f447, %f257;

BB0_62:
	mul.f32 	%f258, %f441, 0f3F22F983;
	cvt.rni.s32.f32	%r715, %f258;
	cvt.rn.f32.s32	%f259, %r715;
	neg.f32 	%f260, %f259;
	fma.rn.f32 	%f262, %f260, %f204, %f441;
	fma.rn.f32 	%f264, %f260, %f206, %f262;
	fma.rn.f32 	%f442, %f260, %f208, %f264;
	abs.f32 	%f266, %f441;
	setp.leu.f32	%p36, %f266, 0f47CE4780;
	@%p36 bra 	BB0_73;

	mov.b32 	 %r72, %f441;
	shr.u32 	%r73, %r72, 23;
	shl.b32 	%r408, %r72, 8;
	or.b32  	%r74, %r408, -2147483648;
	add.u64 	%rd122, %SP, 0;
	add.u64 	%rd186, %SPL, 0;
	mov.u32 	%r707, 0;
	mov.u64 	%rd185, __cudart_i2opi_f;
	mov.u32 	%r706, -6;

BB0_64:
	.pragma "nounroll";
	ld.const.u32 	%r411, [%rd185];
	// inline asm
	{
	mad.lo.cc.u32   %r409, %r411, %r74, %r707;
	madc.hi.u32     %r707, %r411, %r74,  0;
	}
	// inline asm
	st.local.u32 	[%rd186], %r409;
	add.s64 	%rd186, %rd186, 4;
	add.s64 	%rd185, %rd185, 4;
	add.s32 	%r706, %r706, 1;
	setp.ne.s32	%p37, %r706, 0;
	@%p37 bra 	BB0_64;

	and.b32  	%r414, %r73, 255;
	add.s32 	%r415, %r414, -128;
	shr.u32 	%r416, %r415, 5;
	and.b32  	%r79, %r72, -2147483648;
	cvta.to.local.u64 	%rd124, %rd122;
	st.local.u32 	[%rd124+24], %r707;
	mov.u32 	%r417, 6;
	sub.s32 	%r418, %r417, %r416;
	mul.wide.s32 	%rd125, %r418, 4;
	add.s64 	%rd35, %rd124, %rd125;
	ld.local.u32 	%r708, [%rd35];
	ld.local.u32 	%r709, [%rd35+-4];
	and.b32  	%r82, %r73, 31;
	setp.eq.s32	%p38, %r82, 0;
	@%p38 bra 	BB0_67;

	mov.u32 	%r419, 32;
	sub.s32 	%r420, %r419, %r82;
	shr.u32 	%r421, %r709, %r420;
	shl.b32 	%r422, %r708, %r82;
	add.s32 	%r708, %r421, %r422;
	ld.local.u32 	%r423, [%rd35+-8];
	shr.u32 	%r424, %r423, %r420;
	shl.b32 	%r425, %r709, %r82;
	add.s32 	%r709, %r424, %r425;

BB0_67:
	shr.u32 	%r426, %r709, 30;
	shl.b32 	%r427, %r708, 2;
	add.s32 	%r710, %r426, %r427;
	shl.b32 	%r88, %r709, 2;
	shr.u32 	%r428, %r710, 31;
	shr.u32 	%r429, %r708, 30;
	add.s32 	%r89, %r428, %r429;
	setp.eq.s32	%p39, %r428, 0;
	@%p39 bra 	BB0_68;

	not.b32 	%r430, %r710;
	neg.s32 	%r712, %r88;
	setp.eq.s32	%p40, %r88, 0;
	selp.u32	%r431, 1, 0, %p40;
	add.s32 	%r710, %r431, %r430;
	xor.b32  	%r711, %r79, -2147483648;
	bra.uni 	BB0_70;

BB0_68:
	mov.u32 	%r711, %r79;
	mov.u32 	%r712, %r88;

BB0_70:
	clz.b32 	%r714, %r710;
	setp.eq.s32	%p41, %r714, 0;
	shl.b32 	%r432, %r710, %r714;
	mov.u32 	%r433, 32;
	sub.s32 	%r434, %r433, %r714;
	shr.u32 	%r435, %r712, %r434;
	add.s32 	%r436, %r435, %r432;
	selp.b32	%r97, %r710, %r436, %p41;
	mov.u32 	%r437, -921707870;
	mul.hi.u32 	%r713, %r97, %r437;
	setp.eq.s32	%p42, %r79, 0;
	neg.s32 	%r438, %r89;
	selp.b32	%r715, %r89, %r438, %p42;
	setp.lt.s32	%p43, %r713, 1;
	@%p43 bra 	BB0_72;

	mul.lo.s32 	%r439, %r97, -921707870;
	shr.u32 	%r440, %r439, 31;
	shl.b32 	%r441, %r713, 1;
	add.s32 	%r713, %r440, %r441;
	add.s32 	%r714, %r714, 1;

BB0_72:
	mov.u32 	%r442, 126;
	sub.s32 	%r443, %r442, %r714;
	shl.b32 	%r444, %r443, 23;
	add.s32 	%r445, %r713, 1;
	shr.u32 	%r446, %r445, 7;
	add.s32 	%r447, %r446, 1;
	shr.u32 	%r448, %r447, 1;
	add.s32 	%r449, %r448, %r444;
	or.b32  	%r450, %r449, %r711;
	mov.b32 	 %f442, %r450;

BB0_73:
	mul.rn.f32 	%f67, %f442, %f442;
	add.s32 	%r105, %r715, 1;
	and.b32  	%r106, %r105, 1;
	setp.eq.s32	%p44, %r106, 0;
	@%p44 bra 	BB0_75;

	mov.f32 	%f267, 0fBAB6061A;
	mov.f32 	%f268, 0f37CCF5CE;
	fma.rn.f32 	%f443, %f268, %f67, %f267;
	bra.uni 	BB0_76;

BB0_75:
	mov.f32 	%f269, 0f3C08839E;
	mov.f32 	%f270, 0fB94CA1F9;
	fma.rn.f32 	%f443, %f270, %f67, %f269;

BB0_76:
	@%p44 bra 	BB0_78;

	mov.f32 	%f271, 0f3D2AAAA5;
	fma.rn.f32 	%f272, %f443, %f67, %f271;
	mov.f32 	%f273, 0fBF000000;
	fma.rn.f32 	%f444, %f272, %f67, %f273;
	bra.uni 	BB0_79;

BB0_78:
	mov.f32 	%f274, 0fBE2AAAA3;
	fma.rn.f32 	%f275, %f443, %f67, %f274;
	mov.f32 	%f276, 0f00000000;
	fma.rn.f32 	%f444, %f275, %f67, %f276;

BB0_79:
	fma.rn.f32 	%f445, %f444, %f442, %f442;
	@%p44 bra 	BB0_81;

	mov.f32 	%f277, 0f3F800000;
	fma.rn.f32 	%f445, %f444, %f67, %f277;

BB0_81:
	and.b32  	%r451, %r105, 2;
	setp.eq.s32	%p47, %r451, 0;
	@%p47 bra 	BB0_83;

	mov.f32 	%f278, 0f00000000;
	mov.f32 	%f279, 0fBF800000;
	fma.rn.f32 	%f445, %f445, %f279, %f278;

BB0_83:
	mul.f32 	%f280, %f60, %f445;
	sub.f32 	%f79, %f34, %f280;
	@%p35 bra 	BB0_85;

	mov.f32 	%f281, 0f00000000;
	mul.rn.f32 	%f447, %f447, %f281;

BB0_85:
	mul.f32 	%f282, %f447, 0f3F22F983;
	cvt.rni.s32.f32	%r725, %f282;
	cvt.rn.f32.s32	%f283, %r725;
	neg.f32 	%f284, %f283;
	fma.rn.f32 	%f286, %f284, %f204, %f447;
	fma.rn.f32 	%f288, %f284, %f206, %f286;
	fma.rn.f32 	%f448, %f284, %f208, %f288;
	abs.f32 	%f290, %f447;
	setp.leu.f32	%p49, %f290, 0f47CE4780;
	@%p49 bra 	BB0_96;

	mov.b32 	 %r108, %f447;
	shr.u32 	%r109, %r108, 23;
	shl.b32 	%r454, %r108, 8;
	or.b32  	%r110, %r454, -2147483648;
	add.u64 	%rd127, %SP, 0;
	add.u64 	%rd188, %SPL, 0;
	mov.u32 	%r717, 0;
	mov.u64 	%rd187, __cudart_i2opi_f;
	mov.u32 	%r716, -6;

BB0_87:
	.pragma "nounroll";
	ld.const.u32 	%r457, [%rd187];
	// inline asm
	{
	mad.lo.cc.u32   %r455, %r457, %r110, %r717;
	madc.hi.u32     %r717, %r457, %r110,  0;
	}
	// inline asm
	st.local.u32 	[%rd188], %r455;
	add.s64 	%rd188, %rd188, 4;
	add.s64 	%rd187, %rd187, 4;
	add.s32 	%r716, %r716, 1;
	setp.ne.s32	%p50, %r716, 0;
	@%p50 bra 	BB0_87;

	and.b32  	%r460, %r109, 255;
	add.s32 	%r461, %r460, -128;
	shr.u32 	%r462, %r461, 5;
	and.b32  	%r115, %r108, -2147483648;
	cvta.to.local.u64 	%rd129, %rd127;
	st.local.u32 	[%rd129+24], %r717;
	mov.u32 	%r463, 6;
	sub.s32 	%r464, %r463, %r462;
	mul.wide.s32 	%rd130, %r464, 4;
	add.s64 	%rd41, %rd129, %rd130;
	ld.local.u32 	%r718, [%rd41];
	ld.local.u32 	%r719, [%rd41+-4];
	and.b32  	%r118, %r109, 31;
	setp.eq.s32	%p51, %r118, 0;
	@%p51 bra 	BB0_90;

	mov.u32 	%r465, 32;
	sub.s32 	%r466, %r465, %r118;
	shr.u32 	%r467, %r719, %r466;
	shl.b32 	%r468, %r718, %r118;
	add.s32 	%r718, %r467, %r468;
	ld.local.u32 	%r469, [%rd41+-8];
	shr.u32 	%r470, %r469, %r466;
	shl.b32 	%r471, %r719, %r118;
	add.s32 	%r719, %r470, %r471;

BB0_90:
	shr.u32 	%r472, %r719, 30;
	shl.b32 	%r473, %r718, 2;
	add.s32 	%r720, %r472, %r473;
	shl.b32 	%r124, %r719, 2;
	shr.u32 	%r474, %r720, 31;
	shr.u32 	%r475, %r718, 30;
	add.s32 	%r125, %r474, %r475;
	setp.eq.s32	%p52, %r474, 0;
	@%p52 bra 	BB0_91;

	not.b32 	%r476, %r720;
	neg.s32 	%r722, %r124;
	setp.eq.s32	%p53, %r124, 0;
	selp.u32	%r477, 1, 0, %p53;
	add.s32 	%r720, %r477, %r476;
	xor.b32  	%r721, %r115, -2147483648;
	bra.uni 	BB0_93;

BB0_91:
	mov.u32 	%r721, %r115;
	mov.u32 	%r722, %r124;

BB0_93:
	clz.b32 	%r724, %r720;
	setp.eq.s32	%p54, %r724, 0;
	shl.b32 	%r478, %r720, %r724;
	mov.u32 	%r479, 32;
	sub.s32 	%r480, %r479, %r724;
	shr.u32 	%r481, %r722, %r480;
	add.s32 	%r482, %r481, %r478;
	selp.b32	%r133, %r720, %r482, %p54;
	mov.u32 	%r483, -921707870;
	mul.hi.u32 	%r723, %r133, %r483;
	setp.eq.s32	%p55, %r115, 0;
	neg.s32 	%r484, %r125;
	selp.b32	%r725, %r125, %r484, %p55;
	setp.lt.s32	%p56, %r723, 1;
	@%p56 bra 	BB0_95;

	mul.lo.s32 	%r485, %r133, -921707870;
	shr.u32 	%r486, %r485, 31;
	shl.b32 	%r487, %r723, 1;
	add.s32 	%r723, %r486, %r487;
	add.s32 	%r724, %r724, 1;

BB0_95:
	mov.u32 	%r488, 126;
	sub.s32 	%r489, %r488, %r724;
	shl.b32 	%r490, %r489, 23;
	add.s32 	%r491, %r723, 1;
	shr.u32 	%r492, %r491, 7;
	add.s32 	%r493, %r492, 1;
	shr.u32 	%r494, %r493, 1;
	add.s32 	%r495, %r494, %r490;
	or.b32  	%r496, %r495, %r721;
	mov.b32 	 %f448, %r496;

BB0_96:
	mul.rn.f32 	%f85, %f448, %f448;
	and.b32  	%r141, %r725, 1;
	setp.eq.s32	%p57, %r141, 0;
	@%p57 bra 	BB0_98;

	mov.f32 	%f291, 0fBAB6061A;
	mov.f32 	%f292, 0f37CCF5CE;
	fma.rn.f32 	%f449, %f292, %f85, %f291;
	bra.uni 	BB0_99;

BB0_98:
	mov.f32 	%f293, 0f3C08839E;
	mov.f32 	%f294, 0fB94CA1F9;
	fma.rn.f32 	%f449, %f294, %f85, %f293;

BB0_99:
	@%p57 bra 	BB0_101;

	mov.f32 	%f295, 0f3D2AAAA5;
	fma.rn.f32 	%f296, %f449, %f85, %f295;
	mov.f32 	%f297, 0fBF000000;
	fma.rn.f32 	%f450, %f296, %f85, %f297;
	bra.uni 	BB0_102;

BB0_101:
	mov.f32 	%f298, 0fBE2AAAA3;
	fma.rn.f32 	%f299, %f449, %f85, %f298;
	mov.f32 	%f300, 0f00000000;
	fma.rn.f32 	%f450, %f299, %f85, %f300;

BB0_102:
	fma.rn.f32 	%f451, %f450, %f448, %f448;
	@%p57 bra 	BB0_104;

	mov.f32 	%f301, 0f3F800000;
	fma.rn.f32 	%f451, %f450, %f85, %f301;

BB0_104:
	and.b32  	%r497, %r725, 2;
	setp.eq.s32	%p60, %r497, 0;
	@%p60 bra 	BB0_106;

	mov.f32 	%f302, 0f00000000;
	mov.f32 	%f303, 0fBF800000;
	fma.rn.f32 	%f451, %f451, %f303, %f302;

BB0_106:
	mul.f32 	%f304, %f60, %f451;
	sub.f32 	%f97, %f52, %f304;
	add.s64 	%rd132, %rd179, %rd3;
	mul.lo.s64 	%rd133, %rd132, 3;
	mul.lo.s64 	%rd134, %rd3, %rd11;
	mul.lo.s64 	%rd135, %rd134, 6;
	add.s64 	%rd136, %rd133, %rd135;
	shl.b64 	%rd138, %rd136, 2;
	add.s64 	%rd139, %rd81, %rd138;
	ld.global.f32 	%f98, [%rd139];
	sub.f32 	%f305, %f98, %f1;
	ld.global.f32 	%f99, [%rd139+4];
	sub.f32 	%f306, %f99, %f3;
	mul.f32 	%f307, %f306, %f306;
	fma.rn.f32 	%f308, %f305, %f305, %f307;
	ld.global.f32 	%f100, [%rd139+8];
	sub.f32 	%f309, %f100, %f5;
	fma.rn.f32 	%f310, %f309, %f309, %f308;
	sqrt.rn.f32 	%f311, %f310;
	add.s64 	%rd141, %rd80, %rd138;
	ld.global.f32 	%f101, [%rd141];
	ld.global.f32 	%f102, [%rd141+4];
	mul.f32 	%f312, %f10, %f102;
	fma.rn.f32 	%f313, %f8, %f101, %f312;
	ld.global.f32 	%f103, [%rd141+8];
	fma.rn.f32 	%f314, %f12, %f103, %f313;
	mul.f32 	%f315, %f311, %f183;
	neg.f32 	%f459, %f315;
	mul.f32 	%f105, %f14, %f314;
	abs.f32 	%f106, %f459;
	setp.neu.f32	%p61, %f106, 0f7F800000;
	mov.f32 	%f453, %f459;
	@%p61 bra 	BB0_108;

	mov.f32 	%f316, 0f00000000;
	mul.rn.f32 	%f453, %f459, %f316;

BB0_108:
	mul.f32 	%f317, %f453, 0f3F22F983;
	cvt.rni.s32.f32	%r735, %f317;
	cvt.rn.f32.s32	%f318, %r735;
	neg.f32 	%f319, %f318;
	fma.rn.f32 	%f321, %f319, %f204, %f453;
	fma.rn.f32 	%f323, %f319, %f206, %f321;
	fma.rn.f32 	%f454, %f319, %f208, %f323;
	abs.f32 	%f325, %f453;
	setp.leu.f32	%p62, %f325, 0f47CE4780;
	@%p62 bra 	BB0_119;

	mov.b32 	 %r143, %f453;
	shr.u32 	%r144, %r143, 23;
	shl.b32 	%r500, %r143, 8;
	or.b32  	%r145, %r500, -2147483648;
	add.u64 	%rd143, %SP, 0;
	add.u64 	%rd190, %SPL, 0;
	mov.u32 	%r727, 0;
	mov.u64 	%rd189, __cudart_i2opi_f;
	mov.u32 	%r726, -6;

BB0_110:
	.pragma "nounroll";
	ld.const.u32 	%r503, [%rd189];
	// inline asm
	{
	mad.lo.cc.u32   %r501, %r503, %r145, %r727;
	madc.hi.u32     %r727, %r503, %r145,  0;
	}
	// inline asm
	st.local.u32 	[%rd190], %r501;
	add.s64 	%rd190, %rd190, 4;
	add.s64 	%rd189, %rd189, 4;
	add.s32 	%r726, %r726, 1;
	setp.ne.s32	%p63, %r726, 0;
	@%p63 bra 	BB0_110;

	and.b32  	%r506, %r144, 255;
	add.s32 	%r507, %r506, -128;
	shr.u32 	%r508, %r507, 5;
	and.b32  	%r150, %r143, -2147483648;
	cvta.to.local.u64 	%rd145, %rd143;
	st.local.u32 	[%rd145+24], %r727;
	mov.u32 	%r509, 6;
	sub.s32 	%r510, %r509, %r508;
	mul.wide.s32 	%rd146, %r510, 4;
	add.s64 	%rd47, %rd145, %rd146;
	ld.local.u32 	%r728, [%rd47];
	ld.local.u32 	%r729, [%rd47+-4];
	and.b32  	%r153, %r144, 31;
	setp.eq.s32	%p64, %r153, 0;
	@%p64 bra 	BB0_113;

	mov.u32 	%r511, 32;
	sub.s32 	%r512, %r511, %r153;
	shr.u32 	%r513, %r729, %r512;
	shl.b32 	%r514, %r728, %r153;
	add.s32 	%r728, %r513, %r514;
	ld.local.u32 	%r515, [%rd47+-8];
	shr.u32 	%r516, %r515, %r512;
	shl.b32 	%r517, %r729, %r153;
	add.s32 	%r729, %r516, %r517;

BB0_113:
	shr.u32 	%r518, %r729, 30;
	shl.b32 	%r519, %r728, 2;
	add.s32 	%r730, %r518, %r519;
	shl.b32 	%r159, %r729, 2;
	shr.u32 	%r520, %r730, 31;
	shr.u32 	%r521, %r728, 30;
	add.s32 	%r160, %r520, %r521;
	setp.eq.s32	%p65, %r520, 0;
	@%p65 bra 	BB0_114;

	not.b32 	%r522, %r730;
	neg.s32 	%r732, %r159;
	setp.eq.s32	%p66, %r159, 0;
	selp.u32	%r523, 1, 0, %p66;
	add.s32 	%r730, %r523, %r522;
	xor.b32  	%r731, %r150, -2147483648;
	bra.uni 	BB0_116;

BB0_114:
	mov.u32 	%r731, %r150;
	mov.u32 	%r732, %r159;

BB0_116:
	clz.b32 	%r734, %r730;
	setp.eq.s32	%p67, %r734, 0;
	shl.b32 	%r524, %r730, %r734;
	mov.u32 	%r525, 32;
	sub.s32 	%r526, %r525, %r734;
	shr.u32 	%r527, %r732, %r526;
	add.s32 	%r528, %r527, %r524;
	selp.b32	%r168, %r730, %r528, %p67;
	mov.u32 	%r529, -921707870;
	mul.hi.u32 	%r733, %r168, %r529;
	setp.eq.s32	%p68, %r150, 0;
	neg.s32 	%r530, %r160;
	selp.b32	%r735, %r160, %r530, %p68;
	setp.lt.s32	%p69, %r733, 1;
	@%p69 bra 	BB0_118;

	mul.lo.s32 	%r531, %r168, -921707870;
	shr.u32 	%r532, %r531, 31;
	shl.b32 	%r533, %r733, 1;
	add.s32 	%r733, %r532, %r533;
	add.s32 	%r734, %r734, 1;

BB0_118:
	mov.u32 	%r534, 126;
	sub.s32 	%r535, %r534, %r734;
	shl.b32 	%r536, %r535, 23;
	add.s32 	%r537, %r733, 1;
	shr.u32 	%r538, %r537, 7;
	add.s32 	%r539, %r538, 1;
	shr.u32 	%r540, %r539, 1;
	add.s32 	%r541, %r540, %r536;
	or.b32  	%r542, %r541, %r731;
	mov.b32 	 %f454, %r542;

BB0_119:
	mul.rn.f32 	%f112, %f454, %f454;
	add.s32 	%r176, %r735, 1;
	and.b32  	%r177, %r176, 1;
	setp.eq.s32	%p70, %r177, 0;
	@%p70 bra 	BB0_121;

	mov.f32 	%f326, 0fBAB6061A;
	mov.f32 	%f327, 0f37CCF5CE;
	fma.rn.f32 	%f455, %f327, %f112, %f326;
	bra.uni 	BB0_122;

BB0_121:
	mov.f32 	%f328, 0f3C08839E;
	mov.f32 	%f329, 0fB94CA1F9;
	fma.rn.f32 	%f455, %f329, %f112, %f328;

BB0_122:
	@%p70 bra 	BB0_124;

	mov.f32 	%f330, 0f3D2AAAA5;
	fma.rn.f32 	%f331, %f455, %f112, %f330;
	mov.f32 	%f332, 0fBF000000;
	fma.rn.f32 	%f456, %f331, %f112, %f332;
	bra.uni 	BB0_125;

BB0_124:
	mov.f32 	%f333, 0fBE2AAAA3;
	fma.rn.f32 	%f334, %f455, %f112, %f333;
	mov.f32 	%f335, 0f00000000;
	fma.rn.f32 	%f456, %f334, %f112, %f335;

BB0_125:
	fma.rn.f32 	%f457, %f456, %f454, %f454;
	@%p70 bra 	BB0_127;

	mov.f32 	%f336, 0f3F800000;
	fma.rn.f32 	%f457, %f456, %f112, %f336;

BB0_127:
	and.b32  	%r543, %r176, 2;
	setp.eq.s32	%p73, %r543, 0;
	@%p73 bra 	BB0_129;

	mov.f32 	%f337, 0f00000000;
	mov.f32 	%f338, 0fBF800000;
	fma.rn.f32 	%f457, %f457, %f338, %f337;

BB0_129:
	mul.f32 	%f339, %f105, %f457;
	sub.f32 	%f124, %f79, %f339;
	@%p61 bra 	BB0_131;

	mov.f32 	%f340, 0f00000000;
	mul.rn.f32 	%f459, %f459, %f340;

BB0_131:
	mul.f32 	%f341, %f459, 0f3F22F983;
	cvt.rni.s32.f32	%r745, %f341;
	cvt.rn.f32.s32	%f342, %r745;
	neg.f32 	%f343, %f342;
	fma.rn.f32 	%f345, %f343, %f204, %f459;
	fma.rn.f32 	%f347, %f343, %f206, %f345;
	fma.rn.f32 	%f460, %f343, %f208, %f347;
	abs.f32 	%f349, %f459;
	setp.leu.f32	%p75, %f349, 0f47CE4780;
	@%p75 bra 	BB0_142;

	mov.b32 	 %r179, %f459;
	shr.u32 	%r180, %r179, 23;
	shl.b32 	%r546, %r179, 8;
	or.b32  	%r181, %r546, -2147483648;
	add.u64 	%rd148, %SP, 0;
	add.u64 	%rd192, %SPL, 0;
	mov.u32 	%r737, 0;
	mov.u64 	%rd191, __cudart_i2opi_f;
	mov.u32 	%r736, -6;

BB0_133:
	.pragma "nounroll";
	ld.const.u32 	%r549, [%rd191];
	// inline asm
	{
	mad.lo.cc.u32   %r547, %r549, %r181, %r737;
	madc.hi.u32     %r737, %r549, %r181,  0;
	}
	// inline asm
	st.local.u32 	[%rd192], %r547;
	add.s64 	%rd192, %rd192, 4;
	add.s64 	%rd191, %rd191, 4;
	add.s32 	%r736, %r736, 1;
	setp.ne.s32	%p76, %r736, 0;
	@%p76 bra 	BB0_133;

	and.b32  	%r552, %r180, 255;
	add.s32 	%r553, %r552, -128;
	shr.u32 	%r554, %r553, 5;
	and.b32  	%r186, %r179, -2147483648;
	cvta.to.local.u64 	%rd150, %rd148;
	st.local.u32 	[%rd150+24], %r737;
	mov.u32 	%r555, 6;
	sub.s32 	%r556, %r555, %r554;
	mul.wide.s32 	%rd151, %r556, 4;
	add.s64 	%rd53, %rd150, %rd151;
	ld.local.u32 	%r738, [%rd53];
	ld.local.u32 	%r739, [%rd53+-4];
	and.b32  	%r189, %r180, 31;
	setp.eq.s32	%p77, %r189, 0;
	@%p77 bra 	BB0_136;

	mov.u32 	%r557, 32;
	sub.s32 	%r558, %r557, %r189;
	shr.u32 	%r559, %r739, %r558;
	shl.b32 	%r560, %r738, %r189;
	add.s32 	%r738, %r559, %r560;
	ld.local.u32 	%r561, [%rd53+-8];
	shr.u32 	%r562, %r561, %r558;
	shl.b32 	%r563, %r739, %r189;
	add.s32 	%r739, %r562, %r563;

BB0_136:
	shr.u32 	%r564, %r739, 30;
	shl.b32 	%r565, %r738, 2;
	add.s32 	%r740, %r564, %r565;
	shl.b32 	%r195, %r739, 2;
	shr.u32 	%r566, %r740, 31;
	shr.u32 	%r567, %r738, 30;
	add.s32 	%r196, %r566, %r567;
	setp.eq.s32	%p78, %r566, 0;
	@%p78 bra 	BB0_137;

	not.b32 	%r568, %r740;
	neg.s32 	%r742, %r195;
	setp.eq.s32	%p79, %r195, 0;
	selp.u32	%r569, 1, 0, %p79;
	add.s32 	%r740, %r569, %r568;
	xor.b32  	%r741, %r186, -2147483648;
	bra.uni 	BB0_139;

BB0_137:
	mov.u32 	%r741, %r186;
	mov.u32 	%r742, %r195;

BB0_139:
	clz.b32 	%r744, %r740;
	setp.eq.s32	%p80, %r744, 0;
	shl.b32 	%r570, %r740, %r744;
	mov.u32 	%r571, 32;
	sub.s32 	%r572, %r571, %r744;
	shr.u32 	%r573, %r742, %r572;
	add.s32 	%r574, %r573, %r570;
	selp.b32	%r204, %r740, %r574, %p80;
	mov.u32 	%r575, -921707870;
	mul.hi.u32 	%r743, %r204, %r575;
	setp.eq.s32	%p81, %r186, 0;
	neg.s32 	%r576, %r196;
	selp.b32	%r745, %r196, %r576, %p81;
	setp.lt.s32	%p82, %r743, 1;
	@%p82 bra 	BB0_141;

	mul.lo.s32 	%r577, %r204, -921707870;
	shr.u32 	%r578, %r577, 31;
	shl.b32 	%r579, %r743, 1;
	add.s32 	%r743, %r578, %r579;
	add.s32 	%r744, %r744, 1;

BB0_141:
	mov.u32 	%r580, 126;
	sub.s32 	%r581, %r580, %r744;
	shl.b32 	%r582, %r581, 23;
	add.s32 	%r583, %r743, 1;
	shr.u32 	%r584, %r583, 7;
	add.s32 	%r585, %r584, 1;
	shr.u32 	%r586, %r585, 1;
	add.s32 	%r587, %r586, %r582;
	or.b32  	%r588, %r587, %r741;
	mov.b32 	 %f460, %r588;

BB0_142:
	mul.rn.f32 	%f130, %f460, %f460;
	and.b32  	%r212, %r745, 1;
	setp.eq.s32	%p83, %r212, 0;
	@%p83 bra 	BB0_144;

	mov.f32 	%f350, 0fBAB6061A;
	mov.f32 	%f351, 0f37CCF5CE;
	fma.rn.f32 	%f461, %f351, %f130, %f350;
	bra.uni 	BB0_145;

BB0_144:
	mov.f32 	%f352, 0f3C08839E;
	mov.f32 	%f353, 0fB94CA1F9;
	fma.rn.f32 	%f461, %f353, %f130, %f352;

BB0_145:
	@%p83 bra 	BB0_147;

	mov.f32 	%f354, 0f3D2AAAA5;
	fma.rn.f32 	%f355, %f461, %f130, %f354;
	mov.f32 	%f356, 0fBF000000;
	fma.rn.f32 	%f462, %f355, %f130, %f356;
	bra.uni 	BB0_148;

BB0_147:
	mov.f32 	%f357, 0fBE2AAAA3;
	fma.rn.f32 	%f358, %f461, %f130, %f357;
	mov.f32 	%f359, 0f00000000;
	fma.rn.f32 	%f462, %f358, %f130, %f359;

BB0_148:
	fma.rn.f32 	%f463, %f462, %f460, %f460;
	@%p83 bra 	BB0_150;

	mov.f32 	%f360, 0f3F800000;
	fma.rn.f32 	%f463, %f462, %f130, %f360;

BB0_150:
	and.b32  	%r589, %r745, 2;
	setp.eq.s32	%p86, %r589, 0;
	@%p86 bra 	BB0_152;

	mov.f32 	%f361, 0f00000000;
	mov.f32 	%f362, 0fBF800000;
	fma.rn.f32 	%f463, %f463, %f362, %f361;

BB0_152:
	mul.f32 	%f363, %f105, %f463;
	sub.f32 	%f142, %f97, %f363;
	sub.f32 	%f364, %f98, %f53;
	sub.f32 	%f365, %f99, %f54;
	mul.f32 	%f366, %f365, %f365;
	fma.rn.f32 	%f367, %f364, %f364, %f366;
	sub.f32 	%f368, %f100, %f55;
	fma.rn.f32 	%f369, %f368, %f368, %f367;
	sqrt.rn.f32 	%f370, %f369;
	mul.f32 	%f371, %f57, %f102;
	fma.rn.f32 	%f372, %f56, %f101, %f371;
	fma.rn.f32 	%f373, %f58, %f103, %f372;
	mul.f32 	%f374, %f370, %f183;
	neg.f32 	%f471, %f374;
	mul.f32 	%f144, %f14, %f373;
	abs.f32 	%f145, %f471;
	setp.neu.f32	%p87, %f145, 0f7F800000;
	mov.f32 	%f465, %f471;
	@%p87 bra 	BB0_154;

	mov.f32 	%f375, 0f00000000;
	mul.rn.f32 	%f465, %f471, %f375;

BB0_154:
	mul.f32 	%f376, %f465, 0f3F22F983;
	cvt.rni.s32.f32	%r755, %f376;
	cvt.rn.f32.s32	%f377, %r755;
	neg.f32 	%f378, %f377;
	fma.rn.f32 	%f380, %f378, %f204, %f465;
	fma.rn.f32 	%f382, %f378, %f206, %f380;
	fma.rn.f32 	%f466, %f378, %f208, %f382;
	abs.f32 	%f384, %f465;
	setp.leu.f32	%p88, %f384, 0f47CE4780;
	@%p88 bra 	BB0_165;

	mov.b32 	 %r214, %f465;
	shr.u32 	%r215, %r214, 23;
	shl.b32 	%r592, %r214, 8;
	or.b32  	%r216, %r592, -2147483648;
	add.u64 	%rd153, %SP, 0;
	add.u64 	%rd194, %SPL, 0;
	mov.u32 	%r747, 0;
	mov.u64 	%rd193, __cudart_i2opi_f;
	mov.u32 	%r746, -6;

BB0_156:
	.pragma "nounroll";
	ld.const.u32 	%r595, [%rd193];
	// inline asm
	{
	mad.lo.cc.u32   %r593, %r595, %r216, %r747;
	madc.hi.u32     %r747, %r595, %r216,  0;
	}
	// inline asm
	st.local.u32 	[%rd194], %r593;
	add.s64 	%rd194, %rd194, 4;
	add.s64 	%rd193, %rd193, 4;
	add.s32 	%r746, %r746, 1;
	setp.ne.s32	%p89, %r746, 0;
	@%p89 bra 	BB0_156;

	and.b32  	%r598, %r215, 255;
	add.s32 	%r599, %r598, -128;
	shr.u32 	%r600, %r599, 5;
	and.b32  	%r221, %r214, -2147483648;
	cvta.to.local.u64 	%rd155, %rd153;
	st.local.u32 	[%rd155+24], %r747;
	mov.u32 	%r601, 6;
	sub.s32 	%r602, %r601, %r600;
	mul.wide.s32 	%rd156, %r602, 4;
	add.s64 	%rd59, %rd155, %rd156;
	ld.local.u32 	%r748, [%rd59];
	ld.local.u32 	%r749, [%rd59+-4];
	and.b32  	%r224, %r215, 31;
	setp.eq.s32	%p90, %r224, 0;
	@%p90 bra 	BB0_159;

	mov.u32 	%r603, 32;
	sub.s32 	%r604, %r603, %r224;
	shr.u32 	%r605, %r749, %r604;
	shl.b32 	%r606, %r748, %r224;
	add.s32 	%r748, %r605, %r606;
	ld.local.u32 	%r607, [%rd59+-8];
	shr.u32 	%r608, %r607, %r604;
	shl.b32 	%r609, %r749, %r224;
	add.s32 	%r749, %r608, %r609;

BB0_159:
	shr.u32 	%r610, %r749, 30;
	shl.b32 	%r611, %r748, 2;
	add.s32 	%r750, %r610, %r611;
	shl.b32 	%r230, %r749, 2;
	shr.u32 	%r612, %r750, 31;
	shr.u32 	%r613, %r748, 30;
	add.s32 	%r231, %r612, %r613;
	setp.eq.s32	%p91, %r612, 0;
	@%p91 bra 	BB0_160;

	not.b32 	%r614, %r750;
	neg.s32 	%r752, %r230;
	setp.eq.s32	%p92, %r230, 0;
	selp.u32	%r615, 1, 0, %p92;
	add.s32 	%r750, %r615, %r614;
	xor.b32  	%r751, %r221, -2147483648;
	bra.uni 	BB0_162;

BB0_160:
	mov.u32 	%r751, %r221;
	mov.u32 	%r752, %r230;

BB0_162:
	clz.b32 	%r754, %r750;
	setp.eq.s32	%p93, %r754, 0;
	shl.b32 	%r616, %r750, %r754;
	mov.u32 	%r617, 32;
	sub.s32 	%r618, %r617, %r754;
	shr.u32 	%r619, %r752, %r618;
	add.s32 	%r620, %r619, %r616;
	selp.b32	%r239, %r750, %r620, %p93;
	mov.u32 	%r621, -921707870;
	mul.hi.u32 	%r753, %r239, %r621;
	setp.eq.s32	%p94, %r221, 0;
	neg.s32 	%r622, %r231;
	selp.b32	%r755, %r231, %r622, %p94;
	setp.lt.s32	%p95, %r753, 1;
	@%p95 bra 	BB0_164;

	mul.lo.s32 	%r623, %r239, -921707870;
	shr.u32 	%r624, %r623, 31;
	shl.b32 	%r625, %r753, 1;
	add.s32 	%r753, %r624, %r625;
	add.s32 	%r754, %r754, 1;

BB0_164:
	mov.u32 	%r626, 126;
	sub.s32 	%r627, %r626, %r754;
	shl.b32 	%r628, %r627, 23;
	add.s32 	%r629, %r753, 1;
	shr.u32 	%r630, %r629, 7;
	add.s32 	%r631, %r630, 1;
	shr.u32 	%r632, %r631, 1;
	add.s32 	%r633, %r632, %r628;
	or.b32  	%r634, %r633, %r751;
	mov.b32 	 %f466, %r634;

BB0_165:
	mul.rn.f32 	%f151, %f466, %f466;
	add.s32 	%r247, %r755, 1;
	and.b32  	%r248, %r247, 1;
	setp.eq.s32	%p96, %r248, 0;
	@%p96 bra 	BB0_167;

	mov.f32 	%f385, 0fBAB6061A;
	mov.f32 	%f386, 0f37CCF5CE;
	fma.rn.f32 	%f467, %f386, %f151, %f385;
	bra.uni 	BB0_168;

BB0_167:
	mov.f32 	%f387, 0f3C08839E;
	mov.f32 	%f388, 0fB94CA1F9;
	fma.rn.f32 	%f467, %f388, %f151, %f387;

BB0_168:
	@%p96 bra 	BB0_170;

	mov.f32 	%f389, 0f3D2AAAA5;
	fma.rn.f32 	%f390, %f467, %f151, %f389;
	mov.f32 	%f391, 0fBF000000;
	fma.rn.f32 	%f468, %f390, %f151, %f391;
	bra.uni 	BB0_171;

BB0_170:
	mov.f32 	%f392, 0fBE2AAAA3;
	fma.rn.f32 	%f393, %f467, %f151, %f392;
	mov.f32 	%f394, 0f00000000;
	fma.rn.f32 	%f468, %f393, %f151, %f394;

BB0_171:
	fma.rn.f32 	%f469, %f468, %f466, %f466;
	@%p96 bra 	BB0_173;

	mov.f32 	%f395, 0f3F800000;
	fma.rn.f32 	%f469, %f468, %f151, %f395;

BB0_173:
	and.b32  	%r635, %r247, 2;
	setp.eq.s32	%p99, %r635, 0;
	@%p99 bra 	BB0_175;

	mov.f32 	%f396, 0f00000000;
	mov.f32 	%f397, 0fBF800000;
	fma.rn.f32 	%f469, %f469, %f397, %f396;

BB0_175:
	fma.rn.f32 	%f163, %f144, %f469, %f124;
	@%p87 bra 	BB0_177;

	mov.f32 	%f398, 0f00000000;
	mul.rn.f32 	%f471, %f471, %f398;

BB0_177:
	mul.f32 	%f399, %f471, 0f3F22F983;
	cvt.rni.s32.f32	%r765, %f399;
	cvt.rn.f32.s32	%f400, %r765;
	neg.f32 	%f401, %f400;
	fma.rn.f32 	%f403, %f401, %f204, %f471;
	fma.rn.f32 	%f405, %f401, %f206, %f403;
	fma.rn.f32 	%f472, %f401, %f208, %f405;
	abs.f32 	%f407, %f471;
	setp.leu.f32	%p101, %f407, 0f47CE4780;
	@%p101 bra 	BB0_188;

	mov.b32 	 %r250, %f471;
	shr.u32 	%r251, %r250, 23;
	shl.b32 	%r638, %r250, 8;
	or.b32  	%r252, %r638, -2147483648;
	add.u64 	%rd158, %SP, 0;
	add.u64 	%rd196, %SPL, 0;
	mov.u32 	%r757, 0;
	mov.u64 	%rd195, __cudart_i2opi_f;
	mov.u32 	%r756, -6;

BB0_179:
	.pragma "nounroll";
	ld.const.u32 	%r641, [%rd195];
	// inline asm
	{
	mad.lo.cc.u32   %r639, %r641, %r252, %r757;
	madc.hi.u32     %r757, %r641, %r252,  0;
	}
	// inline asm
	st.local.u32 	[%rd196], %r639;
	add.s64 	%rd196, %rd196, 4;
	add.s64 	%rd195, %rd195, 4;
	add.s32 	%r756, %r756, 1;
	setp.ne.s32	%p102, %r756, 0;
	@%p102 bra 	BB0_179;

	and.b32  	%r644, %r251, 255;
	add.s32 	%r645, %r644, -128;
	shr.u32 	%r646, %r645, 5;
	and.b32  	%r257, %r250, -2147483648;
	cvta.to.local.u64 	%rd160, %rd158;
	st.local.u32 	[%rd160+24], %r757;
	mov.u32 	%r647, 6;
	sub.s32 	%r648, %r647, %r646;
	mul.wide.s32 	%rd161, %r648, 4;
	add.s64 	%rd65, %rd160, %rd161;
	ld.local.u32 	%r758, [%rd65];
	ld.local.u32 	%r759, [%rd65+-4];
	and.b32  	%r260, %r251, 31;
	setp.eq.s32	%p103, %r260, 0;
	@%p103 bra 	BB0_182;

	mov.u32 	%r649, 32;
	sub.s32 	%r650, %r649, %r260;
	shr.u32 	%r651, %r759, %r650;
	shl.b32 	%r652, %r758, %r260;
	add.s32 	%r758, %r651, %r652;
	ld.local.u32 	%r653, [%rd65+-8];
	shr.u32 	%r654, %r653, %r650;
	shl.b32 	%r655, %r759, %r260;
	add.s32 	%r759, %r654, %r655;

BB0_182:
	shr.u32 	%r656, %r759, 30;
	shl.b32 	%r657, %r758, 2;
	add.s32 	%r760, %r656, %r657;
	shl.b32 	%r266, %r759, 2;
	shr.u32 	%r658, %r760, 31;
	shr.u32 	%r659, %r758, 30;
	add.s32 	%r267, %r658, %r659;
	setp.eq.s32	%p104, %r658, 0;
	@%p104 bra 	BB0_183;

	not.b32 	%r660, %r760;
	neg.s32 	%r762, %r266;
	setp.eq.s32	%p105, %r266, 0;
	selp.u32	%r661, 1, 0, %p105;
	add.s32 	%r760, %r661, %r660;
	xor.b32  	%r761, %r257, -2147483648;
	bra.uni 	BB0_185;

BB0_183:
	mov.u32 	%r761, %r257;
	mov.u32 	%r762, %r266;

BB0_185:
	clz.b32 	%r764, %r760;
	setp.eq.s32	%p106, %r764, 0;
	shl.b32 	%r662, %r760, %r764;
	mov.u32 	%r663, 32;
	sub.s32 	%r664, %r663, %r764;
	shr.u32 	%r665, %r762, %r664;
	add.s32 	%r666, %r665, %r662;
	selp.b32	%r275, %r760, %r666, %p106;
	mov.u32 	%r667, -921707870;
	mul.hi.u32 	%r763, %r275, %r667;
	setp.eq.s32	%p107, %r257, 0;
	neg.s32 	%r668, %r267;
	selp.b32	%r765, %r267, %r668, %p107;
	setp.lt.s32	%p108, %r763, 1;
	@%p108 bra 	BB0_187;

	mul.lo.s32 	%r669, %r275, -921707870;
	shr.u32 	%r670, %r669, 31;
	shl.b32 	%r671, %r763, 1;
	add.s32 	%r763, %r670, %r671;
	add.s32 	%r764, %r764, 1;

BB0_187:
	mov.u32 	%r672, 126;
	sub.s32 	%r673, %r672, %r764;
	shl.b32 	%r674, %r673, 23;
	add.s32 	%r675, %r763, 1;
	shr.u32 	%r676, %r675, 7;
	add.s32 	%r677, %r676, 1;
	shr.u32 	%r678, %r677, 1;
	add.s32 	%r679, %r678, %r674;
	or.b32  	%r680, %r679, %r761;
	mov.b32 	 %f472, %r680;

BB0_188:
	mul.rn.f32 	%f169, %f472, %f472;
	and.b32  	%r283, %r765, 1;
	setp.eq.s32	%p109, %r283, 0;
	@%p109 bra 	BB0_190;

	mov.f32 	%f408, 0fBAB6061A;
	mov.f32 	%f409, 0f37CCF5CE;
	fma.rn.f32 	%f473, %f409, %f169, %f408;
	bra.uni 	BB0_191;

BB0_190:
	mov.f32 	%f410, 0f3C08839E;
	mov.f32 	%f411, 0fB94CA1F9;
	fma.rn.f32 	%f473, %f411, %f169, %f410;

BB0_191:
	@%p109 bra 	BB0_193;

	mov.f32 	%f412, 0f3D2AAAA5;
	fma.rn.f32 	%f413, %f473, %f169, %f412;
	mov.f32 	%f414, 0fBF000000;
	fma.rn.f32 	%f474, %f413, %f169, %f414;
	bra.uni 	BB0_194;

BB0_193:
	mov.f32 	%f415, 0fBE2AAAA3;
	fma.rn.f32 	%f416, %f473, %f169, %f415;
	mov.f32 	%f417, 0f00000000;
	fma.rn.f32 	%f474, %f416, %f169, %f417;

BB0_194:
	fma.rn.f32 	%f475, %f474, %f472, %f472;
	@%p109 bra 	BB0_196;

	mov.f32 	%f418, 0f3F800000;
	fma.rn.f32 	%f475, %f474, %f169, %f418;

BB0_196:
	and.b32  	%r681, %r765, 2;
	setp.eq.s32	%p112, %r681, 0;
	@%p112 bra 	BB0_198;

	mov.f32 	%f419, 0f00000000;
	mov.f32 	%f420, 0fBF800000;
	fma.rn.f32 	%f475, %f475, %f420, %f419;

BB0_198:
	ld.param.u32 	%r685, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_13];
	ld.param.u32 	%r684, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r683, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_9];
	ld.param.f32 	%f428, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r682, [_Z8solveTMfPfS_PKfS1_S1_fiS1_fiiiii_param_6];
	fma.rn.f32 	%f421, %f144, %f475, %f142;
	cvta.to.global.u64 	%rd162, %rd73;
	shl.b64 	%rd163, %rd7, 2;
	add.s64 	%rd164, %rd162, %rd163;
	shl.b64 	%rd165, %rd11, 2;
	add.s64 	%rd166, %rd162, %rd165;
	ld.global.f32 	%f422, [%rd166];
	ld.global.f32 	%f423, [%rd164];
	mul.f32 	%f424, %f423, %f422;
	div.rn.f32 	%f425, %f424, %f428;
	cvt.s64.s32	%rd167, %r683;
	sub.s64 	%rd168, %rd7, %rd167;
	cvt.s64.s32	%rd169, %r684;
	sub.s64 	%rd170, %rd11, %rd169;
	mul.f32 	%f181, %f163, %f425;
	cvt.s64.s32	%rd171, %r685;
	mul.lo.s64 	%rd172, %rd168, %rd171;
	add.s64 	%rd173, %rd170, %rd172;
	cvta.to.global.u64 	%rd174, %rd68;
	shl.b64 	%rd175, %rd173, 2;
	add.s64 	%rd66, %rd174, %rd175;
	mul.f32 	%f182, %f421, %f425;
	cvta.to.global.u64 	%rd176, %rd69;
	add.s64 	%rd67, %rd176, %rd175;
	setp.eq.s32	%p113, %r682, 1;
	@%p113 bra 	BB0_200;
	bra.uni 	BB0_199;

BB0_200:
	st.global.f32 	[%rd66], %f181;
	st.global.f32 	[%rd67], %f182;
	bra.uni 	BB0_201;

BB0_199:
	atom.global.add.f32 	%f426, [%rd66], %f181;
	atom.global.add.f32 	%f427, [%rd67], %f182;

BB0_201:
	ret;
}

	// .globl	_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii
.visible .entry _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii(
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_0,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_1,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_2,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4,
	.param .f64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6,
	.param .u64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_7,
	.param .f64 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_8,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_9,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_10,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_11,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_12,
	.param .u32 _Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<130>;
	.reg .f64 	%fd<472>;
	.reg .b64 	%rd<213>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_2];
	ld.param.u64 	%rd38, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	ld.param.u64 	%rd39, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	ld.param.f64 	%fd117, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.param.u32 	%r33, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	ld.param.u32 	%r34, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_9];
	ld.param.u32 	%r37, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_10];
	ld.param.u32 	%r35, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_11];
	ld.param.u32 	%r38, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_12];
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %ntid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r34, %r33, %r41;
	mad.lo.s32 	%r43, %r39, %r40, %r42;
	cvt.u64.u32	%rd1, %r43;
	mov.u32 	%r44, %ctaid.y;
	mov.u32 	%r45, %ntid.y;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r35, %r33, %r46;
	mad.lo.s32 	%r48, %r44, %r45, %r47;
	cvt.u64.u32	%rd2, %r48;
	mul.lo.s32 	%r49, %r37, %r33;
	cvt.s64.s32	%rd41, %r49;
	mul.lo.s32 	%r50, %r38, %r33;
	cvt.s64.s32	%rd42, %r50;
	setp.ge.u64	%p1, %rd2, %rd42;
	setp.ge.u64	%p2, %rd1, %rd41;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_92;

	cvt.s64.s32	%rd3, %r33;
	and.b64  	%rd43, %rd3, -4294967296;
	setp.eq.s64	%p4, %rd43, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd207, %rd1, %rd3;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r51, %rd3;
	cvt.u32.u64	%r52, %rd1;
	div.u32 	%r53, %r52, %r51;
	cvt.u64.u32	%rd207, %r53;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd207;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd7, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd208, %rd2, %rd3;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r54, %rd3;
	cvt.u32.u64	%r55, %rd2;
	div.u32 	%r56, %r55, %r54;
	cvt.u64.u32	%rd208, %r56;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd208;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd11, %f4;
	setp.gt.u64	%p6, %rd7, %rd11;
	@%p6 bra 	BB1_92;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd209, %rd1, %rd3;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r57, %rd3;
	cvt.u32.u64	%r58, %rd1;
	rem.u32 	%r59, %r58, %r57;
	cvt.u64.u32	%rd209, %r59;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd210, %rd2, %rd3;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r60, %rd3;
	cvt.u32.u64	%r61, %rd2;
	rem.u32 	%r62, %r61, %r60;
	cvt.u64.u32	%rd210, %r62;

BB1_14:
	cvta.to.global.u64 	%rd47, %rd39;
	cvta.to.global.u64 	%rd48, %rd38;
	mul.lo.s64 	%rd49, %rd209, %rd3;
	add.s64 	%rd50, %rd49, %rd210;
	cvta.to.global.u64 	%rd51, %rd37;
	shl.b64 	%rd52, %rd50, 3;
	add.s64 	%rd53, %rd51, %rd52;
	mul.lo.s64 	%rd54, %rd3, 6;
	mul.lo.s64 	%rd55, %rd54, %rd7;
	mul.lo.s64 	%rd56, %rd54, %rd11;
	mul.lo.s64 	%rd57, %rd210, 3;
	add.s64 	%rd18, %rd57, %rd55;
	shl.b64 	%rd58, %rd18, 3;
	add.s64 	%rd59, %rd48, %rd58;
	mul.lo.s64 	%rd60, %rd209, 3;
	add.s64 	%rd61, %rd60, %rd56;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd48, %rd62;
	ld.global.f64 	%fd119, [%rd59];
	ld.global.f64 	%fd120, [%rd63];
	sub.f64 	%fd121, %fd120, %fd119;
	ld.global.f64 	%fd122, [%rd59+8];
	ld.global.f64 	%fd123, [%rd63+8];
	sub.f64 	%fd124, %fd123, %fd122;
	mul.f64 	%fd125, %fd124, %fd124;
	fma.rn.f64 	%fd126, %fd121, %fd121, %fd125;
	ld.global.f64 	%fd127, [%rd59+16];
	ld.global.f64 	%fd128, [%rd63+16];
	sub.f64 	%fd129, %fd128, %fd127;
	fma.rn.f64 	%fd130, %fd129, %fd129, %fd126;
	sqrt.rn.f64 	%fd131, %fd130;
	add.s64 	%rd64, %rd47, %rd58;
	add.s64 	%rd65, %rd47, %rd62;
	ld.global.f64 	%fd132, [%rd65];
	ld.global.f64 	%fd133, [%rd64];
	ld.global.f64 	%fd134, [%rd65+8];
	ld.global.f64 	%fd135, [%rd64+8];
	mul.f64 	%fd136, %fd135, %fd134;
	fma.rn.f64 	%fd137, %fd133, %fd132, %fd136;
	ld.global.f64 	%fd138, [%rd65+16];
	ld.global.f64 	%fd139, [%rd64+16];
	fma.rn.f64 	%fd140, %fd139, %fd138, %fd137;
	mul.f64 	%fd141, %fd131, %fd117;
	neg.f64 	%fd444, %fd141;
	ld.global.f64 	%fd2, [%rd53];
	mul.f64 	%fd3, %fd2, %fd140;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd444;
	}
	and.b32  	%r1, %r63, 2147483647;
	setp.ne.s32	%p9, %r1, 2146435072;
	mov.f64 	%fd440, %fd444;
	@%p9 bra 	BB1_17;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd444;
	}
	setp.ne.s32	%p10, %r64, 0;
	mov.f64 	%fd440, %fd444;
	@%p10 bra 	BB1_17;

	mov.f64 	%fd142, 0d0000000000000000;
	mul.rn.f64 	%fd440, %fd444, %fd142;

BB1_17:
	mul.f64 	%fd143, %fd440, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r122, %fd143;
	add.u64 	%rd66, %SP, 0;
	add.u64 	%rd67, %SPL, 0;
	st.local.u32 	[%rd67], %r122;
	cvt.rn.f64.s32	%fd144, %r122;
	neg.f64 	%fd145, %fd144;
	mov.f64 	%fd146, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd147, %fd145, %fd146, %fd440;
	mov.f64 	%fd148, 0d3C91A62633145C00;
	fma.rn.f64 	%fd149, %fd145, %fd148, %fd147;
	mov.f64 	%fd150, 0d397B839A252049C0;
	fma.rn.f64 	%fd441, %fd145, %fd150, %fd149;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd440;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p11, %r66, 1105199104;
	@%p11 bra 	BB1_19;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd440;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd66;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd441, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r122, [%rd67];

BB1_19:
	add.s32 	%r5, %r122, 1;
	and.b32  	%r67, %r5, 1;
	shl.b32 	%r68, %r67, 3;
	setp.eq.s32	%p12, %r67, 0;
	selp.f64	%fd151, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p12;
	mul.wide.u32 	%rd70, %r68, 8;
	mov.u64 	%rd71, __cudart_sin_cos_coeffs;
	add.s64 	%rd72, %rd70, %rd71;
	ld.const.f64 	%fd152, [%rd72+8];
	mul.rn.f64 	%fd9, %fd441, %fd441;
	fma.rn.f64 	%fd153, %fd151, %fd9, %fd152;
	ld.const.f64 	%fd154, [%rd72+16];
	fma.rn.f64 	%fd155, %fd153, %fd9, %fd154;
	ld.const.f64 	%fd156, [%rd72+24];
	fma.rn.f64 	%fd157, %fd155, %fd9, %fd156;
	ld.const.f64 	%fd158, [%rd72+32];
	fma.rn.f64 	%fd159, %fd157, %fd9, %fd158;
	ld.const.f64 	%fd160, [%rd72+40];
	fma.rn.f64 	%fd161, %fd159, %fd9, %fd160;
	ld.const.f64 	%fd162, [%rd72+48];
	fma.rn.f64 	%fd10, %fd161, %fd9, %fd162;
	fma.rn.f64 	%fd442, %fd10, %fd441, %fd441;
	@%p12 bra 	BB1_21;

	mov.f64 	%fd163, 0d3FF0000000000000;
	fma.rn.f64 	%fd442, %fd10, %fd9, %fd163;

BB1_21:
	and.b32  	%r69, %r5, 2;
	setp.eq.s32	%p13, %r69, 0;
	@%p13 bra 	BB1_23;

	mov.f64 	%fd164, 0d0000000000000000;
	mov.f64 	%fd165, 0dBFF0000000000000;
	fma.rn.f64 	%fd442, %fd442, %fd165, %fd164;

BB1_23:
	fma.rn.f64 	%fd16, %fd3, %fd442, 0d0000000000000000;
	@%p9 bra 	BB1_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd444;
	}
	setp.ne.s32	%p15, %r70, 0;
	@%p15 bra 	BB1_26;

	mov.f64 	%fd166, 0d0000000000000000;
	mul.rn.f64 	%fd444, %fd444, %fd166;

BB1_26:
	mov.f64 	%fd438, 0d397B839A252049C0;
	mov.f64 	%fd437, 0d3C91A62633145C00;
	mov.f64 	%fd436, 0d3FF921FB54442D18;
	mul.f64 	%fd167, %fd444, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r123, %fd167;
	st.local.u32 	[%rd67], %r123;
	cvt.rn.f64.s32	%fd168, %r123;
	neg.f64 	%fd169, %fd168;
	fma.rn.f64 	%fd171, %fd169, %fd436, %fd444;
	fma.rn.f64 	%fd173, %fd169, %fd437, %fd171;
	fma.rn.f64 	%fd445, %fd169, %fd438, %fd173;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd444;
	}
	and.b32  	%r72, %r71, 2145386496;
	setp.lt.u32	%p16, %r72, 1105199104;
	@%p16 bra 	BB1_28;

	add.u64 	%rd185, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd444;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd185;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd445, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r123, [%rd67];

BB1_28:
	mov.u64 	%rd204, __cudart_sin_cos_coeffs;
	and.b32  	%r73, %r123, 1;
	shl.b32 	%r74, %r73, 3;
	setp.eq.s32	%p17, %r73, 0;
	selp.f64	%fd175, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p17;
	mul.wide.u32 	%rd77, %r74, 8;
	add.s64 	%rd79, %rd77, %rd204;
	ld.const.f64 	%fd176, [%rd79+8];
	mul.rn.f64 	%fd22, %fd445, %fd445;
	fma.rn.f64 	%fd177, %fd175, %fd22, %fd176;
	ld.const.f64 	%fd178, [%rd79+16];
	fma.rn.f64 	%fd179, %fd177, %fd22, %fd178;
	ld.const.f64 	%fd180, [%rd79+24];
	fma.rn.f64 	%fd181, %fd179, %fd22, %fd180;
	ld.const.f64 	%fd182, [%rd79+32];
	fma.rn.f64 	%fd183, %fd181, %fd22, %fd182;
	ld.const.f64 	%fd184, [%rd79+40];
	fma.rn.f64 	%fd185, %fd183, %fd22, %fd184;
	ld.const.f64 	%fd186, [%rd79+48];
	fma.rn.f64 	%fd23, %fd185, %fd22, %fd186;
	fma.rn.f64 	%fd446, %fd23, %fd445, %fd445;
	@%p17 bra 	BB1_30;

	mov.f64 	%fd187, 0d3FF0000000000000;
	fma.rn.f64 	%fd446, %fd23, %fd22, %fd187;

BB1_30:
	and.b32  	%r75, %r123, 2;
	setp.eq.s32	%p18, %r75, 0;
	@%p18 bra 	BB1_32;

	mov.f64 	%fd188, 0d0000000000000000;
	mov.f64 	%fd189, 0dBFF0000000000000;
	fma.rn.f64 	%fd446, %fd446, %fd189, %fd188;

BB1_32:
	ld.param.u32 	%r121, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	cvt.s64.s32	%rd206, %r121;
	ld.param.u64 	%rd171, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd170, %rd171;
	mul.lo.s64 	%rd169, %rd209, 3;
	ld.param.u64 	%rd168, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd167, %rd168;
	ld.param.f64 	%fd415, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.param.u32 	%r115, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	fma.rn.f64 	%fd29, %fd3, %fd446, 0d0000000000000000;
	add.s64 	%rd81, %rd210, %rd206;
	mul.lo.s64 	%rd82, %rd81, 3;
	mul.wide.s32 	%rd83, %r115, 6;
	mul.lo.s64 	%rd84, %rd83, %rd7;
	add.s64 	%rd85, %rd82, %rd84;
	shl.b64 	%rd87, %rd85, 3;
	add.s64 	%rd19, %rd167, %rd87;
	mul.lo.s64 	%rd88, %rd83, %rd11;
	add.s64 	%rd90, %rd169, %rd88;
	shl.b64 	%rd91, %rd90, 3;
	add.s64 	%rd92, %rd167, %rd91;
	ld.global.f64 	%fd190, [%rd19];
	ld.global.f64 	%fd191, [%rd92];
	sub.f64 	%fd192, %fd191, %fd190;
	ld.global.f64 	%fd193, [%rd19+8];
	ld.global.f64 	%fd194, [%rd92+8];
	sub.f64 	%fd195, %fd194, %fd193;
	mul.f64 	%fd196, %fd195, %fd195;
	fma.rn.f64 	%fd197, %fd192, %fd192, %fd196;
	ld.global.f64 	%fd198, [%rd19+16];
	ld.global.f64 	%fd199, [%rd92+16];
	sub.f64 	%fd200, %fd199, %fd198;
	fma.rn.f64 	%fd201, %fd200, %fd200, %fd197;
	sqrt.rn.f64 	%fd202, %fd201;
	add.s64 	%rd20, %rd170, %rd87;
	add.s64 	%rd94, %rd170, %rd91;
	ld.global.f64 	%fd203, [%rd94];
	ld.global.f64 	%fd204, [%rd20];
	ld.global.f64 	%fd205, [%rd94+8];
	ld.global.f64 	%fd206, [%rd20+8];
	mul.f64 	%fd207, %fd206, %fd205;
	fma.rn.f64 	%fd208, %fd204, %fd203, %fd207;
	ld.global.f64 	%fd209, [%rd94+16];
	ld.global.f64 	%fd210, [%rd20+16];
	fma.rn.f64 	%fd211, %fd210, %fd209, %fd208;
	mul.f64 	%fd212, %fd202, %fd415;
	neg.f64 	%fd452, %fd212;
	mul.f64 	%fd31, %fd2, %fd211;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd452;
	}
	and.b32  	%r9, %r76, 2147483647;
	setp.ne.s32	%p19, %r9, 2146435072;
	mov.f64 	%fd448, %fd452;
	@%p19 bra 	BB1_35;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd452;
	}
	setp.ne.s32	%p20, %r77, 0;
	mov.f64 	%fd448, %fd452;
	@%p20 bra 	BB1_35;

	mov.f64 	%fd213, 0d0000000000000000;
	mul.rn.f64 	%fd448, %fd452, %fd213;

BB1_35:
	mov.f64 	%fd439, 0d397B839A252049C0;
	mov.f64 	%fd420, 0d3C91A62633145C00;
	mov.f64 	%fd419, 0d3FF921FB54442D18;
	mul.f64 	%fd214, %fd448, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r124, %fd214;
	st.local.u32 	[%rd67], %r124;
	cvt.rn.f64.s32	%fd215, %r124;
	neg.f64 	%fd216, %fd215;
	fma.rn.f64 	%fd218, %fd216, %fd419, %fd448;
	fma.rn.f64 	%fd220, %fd216, %fd420, %fd218;
	fma.rn.f64 	%fd449, %fd216, %fd439, %fd220;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd448;
	}
	and.b32  	%r79, %r78, 2145386496;
	setp.lt.u32	%p21, %r79, 1105199104;
	@%p21 bra 	BB1_37;

	add.u64 	%rd184, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd448;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd184;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd449, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r124, [%rd67];

BB1_37:
	mov.u64 	%rd205, __cudart_sin_cos_coeffs;
	add.s32 	%r13, %r124, 1;
	and.b32  	%r80, %r13, 1;
	shl.b32 	%r81, %r80, 3;
	setp.eq.s32	%p22, %r80, 0;
	selp.f64	%fd222, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p22;
	mul.wide.u32 	%rd99, %r81, 8;
	add.s64 	%rd101, %rd99, %rd205;
	ld.const.f64 	%fd223, [%rd101+8];
	mul.rn.f64 	%fd37, %fd449, %fd449;
	fma.rn.f64 	%fd224, %fd222, %fd37, %fd223;
	ld.const.f64 	%fd225, [%rd101+16];
	fma.rn.f64 	%fd226, %fd224, %fd37, %fd225;
	ld.const.f64 	%fd227, [%rd101+24];
	fma.rn.f64 	%fd228, %fd226, %fd37, %fd227;
	ld.const.f64 	%fd229, [%rd101+32];
	fma.rn.f64 	%fd230, %fd228, %fd37, %fd229;
	ld.const.f64 	%fd231, [%rd101+40];
	fma.rn.f64 	%fd232, %fd230, %fd37, %fd231;
	ld.const.f64 	%fd233, [%rd101+48];
	fma.rn.f64 	%fd38, %fd232, %fd37, %fd233;
	fma.rn.f64 	%fd450, %fd38, %fd449, %fd449;
	@%p22 bra 	BB1_39;

	mov.f64 	%fd234, 0d3FF0000000000000;
	fma.rn.f64 	%fd450, %fd38, %fd37, %fd234;

BB1_39:
	and.b32  	%r82, %r13, 2;
	setp.eq.s32	%p23, %r82, 0;
	@%p23 bra 	BB1_41;

	mov.f64 	%fd235, 0d0000000000000000;
	mov.f64 	%fd236, 0dBFF0000000000000;
	fma.rn.f64 	%fd450, %fd450, %fd236, %fd235;

BB1_41:
	mul.f64 	%fd237, %fd31, %fd450;
	sub.f64 	%fd44, %fd16, %fd237;
	@%p19 bra 	BB1_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd452;
	}
	setp.ne.s32	%p25, %r83, 0;
	@%p25 bra 	BB1_44;

	mov.f64 	%fd238, 0d0000000000000000;
	mul.rn.f64 	%fd452, %fd452, %fd238;

BB1_44:
	mov.f64 	%fd431, 0d397B839A252049C0;
	mov.f64 	%fd422, 0d3C91A62633145C00;
	mov.f64 	%fd421, 0d3FF921FB54442D18;
	mul.f64 	%fd239, %fd452, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r125, %fd239;
	st.local.u32 	[%rd67], %r125;
	cvt.rn.f64.s32	%fd240, %r125;
	neg.f64 	%fd241, %fd240;
	fma.rn.f64 	%fd243, %fd241, %fd421, %fd452;
	fma.rn.f64 	%fd245, %fd241, %fd422, %fd243;
	fma.rn.f64 	%fd453, %fd241, %fd431, %fd245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd452;
	}
	and.b32  	%r85, %r84, 2145386496;
	setp.lt.u32	%p26, %r85, 1105199104;
	@%p26 bra 	BB1_46;

	add.u64 	%rd183, %SP, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd452;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd183;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd453, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r125, [%rd67];

BB1_46:
	mov.u64 	%rd198, __cudart_sin_cos_coeffs;
	and.b32  	%r86, %r125, 1;
	shl.b32 	%r87, %r86, 3;
	setp.eq.s32	%p27, %r86, 0;
	selp.f64	%fd247, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p27;
	mul.wide.u32 	%rd106, %r87, 8;
	add.s64 	%rd108, %rd106, %rd198;
	ld.const.f64 	%fd248, [%rd108+8];
	mul.rn.f64 	%fd50, %fd453, %fd453;
	fma.rn.f64 	%fd249, %fd247, %fd50, %fd248;
	ld.const.f64 	%fd250, [%rd108+16];
	fma.rn.f64 	%fd251, %fd249, %fd50, %fd250;
	ld.const.f64 	%fd252, [%rd108+24];
	fma.rn.f64 	%fd253, %fd251, %fd50, %fd252;
	ld.const.f64 	%fd254, [%rd108+32];
	fma.rn.f64 	%fd255, %fd253, %fd50, %fd254;
	ld.const.f64 	%fd256, [%rd108+40];
	fma.rn.f64 	%fd257, %fd255, %fd50, %fd256;
	ld.const.f64 	%fd258, [%rd108+48];
	fma.rn.f64 	%fd51, %fd257, %fd50, %fd258;
	fma.rn.f64 	%fd454, %fd51, %fd453, %fd453;
	@%p27 bra 	BB1_48;

	mov.f64 	%fd259, 0d3FF0000000000000;
	fma.rn.f64 	%fd454, %fd51, %fd50, %fd259;

BB1_48:
	and.b32  	%r88, %r125, 2;
	setp.eq.s32	%p28, %r88, 0;
	@%p28 bra 	BB1_50;

	mov.f64 	%fd260, 0d0000000000000000;
	mov.f64 	%fd261, 0dBFF0000000000000;
	fma.rn.f64 	%fd454, %fd454, %fd261, %fd260;

BB1_50:
	ld.param.u32 	%r120, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	cvt.s64.s32	%rd199, %r120;
	ld.param.u64 	%rd191, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd190, %rd191;
	add.s64 	%rd189, %rd190, %rd58;
	ld.param.u64 	%rd188, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd187, %rd188;
	add.s64 	%rd186, %rd187, %rd58;
	ld.param.u64 	%rd175, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd174, %rd175;
	ld.param.u64 	%rd173, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd172, %rd173;
	ld.param.f64 	%fd416, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	mul.f64 	%fd262, %fd31, %fd454;
	sub.f64 	%fd57, %fd29, %fd262;
	add.s64 	%rd110, %rd209, %rd199;
	mul.lo.s64 	%rd111, %rd110, 3;
	mul.lo.s64 	%rd112, %rd199, %rd11;
	mul.lo.s64 	%rd113, %rd112, 6;
	add.s64 	%rd114, %rd111, %rd113;
	shl.b64 	%rd116, %rd114, 3;
	add.s64 	%rd21, %rd172, %rd116;
	ld.global.f64 	%fd263, [%rd186];
	ld.global.f64 	%fd264, [%rd21];
	sub.f64 	%fd265, %fd264, %fd263;
	ld.global.f64 	%fd266, [%rd186+8];
	ld.global.f64 	%fd267, [%rd21+8];
	sub.f64 	%fd268, %fd267, %fd266;
	mul.f64 	%fd269, %fd268, %fd268;
	fma.rn.f64 	%fd270, %fd265, %fd265, %fd269;
	ld.global.f64 	%fd271, [%rd186+16];
	ld.global.f64 	%fd272, [%rd21+16];
	sub.f64 	%fd273, %fd272, %fd271;
	fma.rn.f64 	%fd274, %fd273, %fd273, %fd270;
	sqrt.rn.f64 	%fd275, %fd274;
	add.s64 	%rd22, %rd174, %rd116;
	ld.global.f64 	%fd276, [%rd22];
	ld.global.f64 	%fd277, [%rd189];
	ld.global.f64 	%fd278, [%rd22+8];
	ld.global.f64 	%fd279, [%rd189+8];
	mul.f64 	%fd280, %fd279, %fd278;
	fma.rn.f64 	%fd281, %fd277, %fd276, %fd280;
	ld.global.f64 	%fd282, [%rd22+16];
	ld.global.f64 	%fd283, [%rd189+16];
	fma.rn.f64 	%fd284, %fd283, %fd282, %fd281;
	mul.f64 	%fd285, %fd275, %fd416;
	neg.f64 	%fd460, %fd285;
	mul.f64 	%fd59, %fd2, %fd284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd460;
	}
	and.b32  	%r17, %r89, 2147483647;
	setp.ne.s32	%p29, %r17, 2146435072;
	mov.f64 	%fd456, %fd460;
	@%p29 bra 	BB1_53;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd460;
	}
	setp.ne.s32	%p30, %r90, 0;
	mov.f64 	%fd456, %fd460;
	@%p30 bra 	BB1_53;

	mov.f64 	%fd286, 0d0000000000000000;
	mul.rn.f64 	%fd456, %fd460, %fd286;

BB1_53:
	mov.f64 	%fd432, 0d397B839A252049C0;
	mov.f64 	%fd424, 0d3C91A62633145C00;
	mov.f64 	%fd423, 0d3FF921FB54442D18;
	mul.f64 	%fd287, %fd456, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r126, %fd287;
	st.local.u32 	[%rd67], %r126;
	cvt.rn.f64.s32	%fd288, %r126;
	neg.f64 	%fd289, %fd288;
	fma.rn.f64 	%fd291, %fd289, %fd423, %fd456;
	fma.rn.f64 	%fd293, %fd289, %fd424, %fd291;
	fma.rn.f64 	%fd457, %fd289, %fd432, %fd293;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd456;
	}
	and.b32  	%r92, %r91, 2145386496;
	setp.lt.u32	%p31, %r92, 1105199104;
	@%p31 bra 	BB1_55;

	add.u64 	%rd182, %SP, 0;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd456;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd182;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd457, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r126, [%rd67];

BB1_55:
	mov.u64 	%rd200, __cudart_sin_cos_coeffs;
	add.s32 	%r21, %r126, 1;
	and.b32  	%r93, %r21, 1;
	shl.b32 	%r94, %r93, 3;
	setp.eq.s32	%p32, %r93, 0;
	selp.f64	%fd295, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p32;
	mul.wide.u32 	%rd125, %r94, 8;
	add.s64 	%rd127, %rd125, %rd200;
	ld.const.f64 	%fd296, [%rd127+8];
	mul.rn.f64 	%fd65, %fd457, %fd457;
	fma.rn.f64 	%fd297, %fd295, %fd65, %fd296;
	ld.const.f64 	%fd298, [%rd127+16];
	fma.rn.f64 	%fd299, %fd297, %fd65, %fd298;
	ld.const.f64 	%fd300, [%rd127+24];
	fma.rn.f64 	%fd301, %fd299, %fd65, %fd300;
	ld.const.f64 	%fd302, [%rd127+32];
	fma.rn.f64 	%fd303, %fd301, %fd65, %fd302;
	ld.const.f64 	%fd304, [%rd127+40];
	fma.rn.f64 	%fd305, %fd303, %fd65, %fd304;
	ld.const.f64 	%fd306, [%rd127+48];
	fma.rn.f64 	%fd66, %fd305, %fd65, %fd306;
	fma.rn.f64 	%fd458, %fd66, %fd457, %fd457;
	@%p32 bra 	BB1_57;

	mov.f64 	%fd307, 0d3FF0000000000000;
	fma.rn.f64 	%fd458, %fd66, %fd65, %fd307;

BB1_57:
	and.b32  	%r95, %r21, 2;
	setp.eq.s32	%p33, %r95, 0;
	@%p33 bra 	BB1_59;

	mov.f64 	%fd308, 0d0000000000000000;
	mov.f64 	%fd309, 0dBFF0000000000000;
	fma.rn.f64 	%fd458, %fd458, %fd309, %fd308;

BB1_59:
	mul.f64 	%fd310, %fd59, %fd458;
	sub.f64 	%fd72, %fd44, %fd310;
	@%p29 bra 	BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd460;
	}
	setp.ne.s32	%p35, %r96, 0;
	@%p35 bra 	BB1_62;

	mov.f64 	%fd311, 0d0000000000000000;
	mul.rn.f64 	%fd460, %fd460, %fd311;

BB1_62:
	mov.f64 	%fd433, 0d397B839A252049C0;
	mov.f64 	%fd426, 0d3C91A62633145C00;
	mov.f64 	%fd425, 0d3FF921FB54442D18;
	mul.f64 	%fd312, %fd460, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r127, %fd312;
	st.local.u32 	[%rd67], %r127;
	cvt.rn.f64.s32	%fd313, %r127;
	neg.f64 	%fd314, %fd313;
	fma.rn.f64 	%fd316, %fd314, %fd425, %fd460;
	fma.rn.f64 	%fd318, %fd314, %fd426, %fd316;
	fma.rn.f64 	%fd461, %fd314, %fd433, %fd318;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd460;
	}
	and.b32  	%r98, %r97, 2145386496;
	setp.lt.u32	%p36, %r98, 1105199104;
	@%p36 bra 	BB1_64;

	add.u64 	%rd181, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd460;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd181;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd461, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r127, [%rd67];

BB1_64:
	mov.u64 	%rd201, __cudart_sin_cos_coeffs;
	and.b32  	%r99, %r127, 1;
	shl.b32 	%r100, %r99, 3;
	setp.eq.s32	%p37, %r99, 0;
	selp.f64	%fd320, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p37;
	mul.wide.u32 	%rd132, %r100, 8;
	add.s64 	%rd134, %rd132, %rd201;
	ld.const.f64 	%fd321, [%rd134+8];
	mul.rn.f64 	%fd78, %fd461, %fd461;
	fma.rn.f64 	%fd322, %fd320, %fd78, %fd321;
	ld.const.f64 	%fd323, [%rd134+16];
	fma.rn.f64 	%fd324, %fd322, %fd78, %fd323;
	ld.const.f64 	%fd325, [%rd134+24];
	fma.rn.f64 	%fd326, %fd324, %fd78, %fd325;
	ld.const.f64 	%fd327, [%rd134+32];
	fma.rn.f64 	%fd328, %fd326, %fd78, %fd327;
	ld.const.f64 	%fd329, [%rd134+40];
	fma.rn.f64 	%fd330, %fd328, %fd78, %fd329;
	ld.const.f64 	%fd331, [%rd134+48];
	fma.rn.f64 	%fd79, %fd330, %fd78, %fd331;
	fma.rn.f64 	%fd462, %fd79, %fd461, %fd461;
	@%p37 bra 	BB1_66;

	mov.f64 	%fd332, 0d3FF0000000000000;
	fma.rn.f64 	%fd462, %fd79, %fd78, %fd332;

BB1_66:
	and.b32  	%r101, %r127, 2;
	setp.eq.s32	%p38, %r101, 0;
	@%p38 bra 	BB1_68;

	mov.f64 	%fd333, 0d0000000000000000;
	mov.f64 	%fd334, 0dBFF0000000000000;
	fma.rn.f64 	%fd462, %fd462, %fd334, %fd333;

BB1_68:
	ld.param.u64 	%rd197, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd196, %rd197;
	add.s64 	%rd195, %rd196, %rd87;
	ld.param.u64 	%rd194, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd193, %rd194;
	add.s64 	%rd192, %rd193, %rd87;
	ld.param.f64 	%fd417, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	mul.f64 	%fd335, %fd59, %fd462;
	sub.f64 	%fd85, %fd57, %fd335;
	ld.global.f64 	%fd336, [%rd192];
	ld.global.f64 	%fd337, [%rd21];
	sub.f64 	%fd338, %fd337, %fd336;
	ld.global.f64 	%fd339, [%rd192+8];
	ld.global.f64 	%fd340, [%rd21+8];
	sub.f64 	%fd341, %fd340, %fd339;
	mul.f64 	%fd342, %fd341, %fd341;
	fma.rn.f64 	%fd343, %fd338, %fd338, %fd342;
	ld.global.f64 	%fd344, [%rd192+16];
	ld.global.f64 	%fd345, [%rd21+16];
	sub.f64 	%fd346, %fd345, %fd344;
	fma.rn.f64 	%fd347, %fd346, %fd346, %fd343;
	sqrt.rn.f64 	%fd348, %fd347;
	ld.global.f64 	%fd349, [%rd22];
	ld.global.f64 	%fd350, [%rd195];
	ld.global.f64 	%fd351, [%rd22+8];
	ld.global.f64 	%fd352, [%rd195+8];
	mul.f64 	%fd353, %fd352, %fd351;
	fma.rn.f64 	%fd354, %fd350, %fd349, %fd353;
	ld.global.f64 	%fd355, [%rd22+16];
	ld.global.f64 	%fd356, [%rd195+16];
	fma.rn.f64 	%fd357, %fd356, %fd355, %fd354;
	mul.f64 	%fd358, %fd348, %fd417;
	neg.f64 	%fd468, %fd358;
	mul.f64 	%fd87, %fd2, %fd357;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd468;
	}
	and.b32  	%r25, %r102, 2147483647;
	setp.ne.s32	%p39, %r25, 2146435072;
	mov.f64 	%fd464, %fd468;
	@%p39 bra 	BB1_71;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd468;
	}
	setp.ne.s32	%p40, %r103, 0;
	mov.f64 	%fd464, %fd468;
	@%p40 bra 	BB1_71;

	mov.f64 	%fd359, 0d0000000000000000;
	mul.rn.f64 	%fd464, %fd468, %fd359;

BB1_71:
	mov.f64 	%fd434, 0d397B839A252049C0;
	mov.f64 	%fd428, 0d3C91A62633145C00;
	mov.f64 	%fd427, 0d3FF921FB54442D18;
	mul.f64 	%fd360, %fd464, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r128, %fd360;
	st.local.u32 	[%rd67], %r128;
	cvt.rn.f64.s32	%fd361, %r128;
	neg.f64 	%fd362, %fd361;
	fma.rn.f64 	%fd364, %fd362, %fd427, %fd464;
	fma.rn.f64 	%fd366, %fd362, %fd428, %fd364;
	fma.rn.f64 	%fd465, %fd362, %fd434, %fd366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd464;
	}
	and.b32  	%r105, %r104, 2145386496;
	setp.lt.u32	%p41, %r105, 1105199104;
	@%p41 bra 	BB1_73;

	add.u64 	%rd180, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd464;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd180;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd465, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r128, [%rd67];

BB1_73:
	mov.u64 	%rd202, __cudart_sin_cos_coeffs;
	add.s32 	%r29, %r128, 1;
	and.b32  	%r106, %r29, 1;
	shl.b32 	%r107, %r106, 3;
	setp.eq.s32	%p42, %r106, 0;
	selp.f64	%fd368, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p42;
	mul.wide.u32 	%rd139, %r107, 8;
	add.s64 	%rd141, %rd139, %rd202;
	ld.const.f64 	%fd369, [%rd141+8];
	mul.rn.f64 	%fd93, %fd465, %fd465;
	fma.rn.f64 	%fd370, %fd368, %fd93, %fd369;
	ld.const.f64 	%fd371, [%rd141+16];
	fma.rn.f64 	%fd372, %fd370, %fd93, %fd371;
	ld.const.f64 	%fd373, [%rd141+24];
	fma.rn.f64 	%fd374, %fd372, %fd93, %fd373;
	ld.const.f64 	%fd375, [%rd141+32];
	fma.rn.f64 	%fd376, %fd374, %fd93, %fd375;
	ld.const.f64 	%fd377, [%rd141+40];
	fma.rn.f64 	%fd378, %fd376, %fd93, %fd377;
	ld.const.f64 	%fd379, [%rd141+48];
	fma.rn.f64 	%fd94, %fd378, %fd93, %fd379;
	fma.rn.f64 	%fd466, %fd94, %fd465, %fd465;
	@%p42 bra 	BB1_75;

	mov.f64 	%fd380, 0d3FF0000000000000;
	fma.rn.f64 	%fd466, %fd94, %fd93, %fd380;

BB1_75:
	and.b32  	%r108, %r29, 2;
	setp.eq.s32	%p43, %r108, 0;
	@%p43 bra 	BB1_77;

	mov.f64 	%fd381, 0d0000000000000000;
	mov.f64 	%fd382, 0dBFF0000000000000;
	fma.rn.f64 	%fd466, %fd466, %fd382, %fd381;

BB1_77:
	fma.rn.f64 	%fd100, %fd87, %fd466, %fd72;
	@%p39 bra 	BB1_80;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd468;
	}
	setp.ne.s32	%p45, %r109, 0;
	@%p45 bra 	BB1_80;

	mov.f64 	%fd383, 0d0000000000000000;
	mul.rn.f64 	%fd468, %fd468, %fd383;

BB1_80:
	mov.f64 	%fd435, 0d397B839A252049C0;
	mov.f64 	%fd430, 0d3C91A62633145C00;
	mov.f64 	%fd429, 0d3FF921FB54442D18;
	mul.f64 	%fd384, %fd468, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r129, %fd384;
	st.local.u32 	[%rd67], %r129;
	cvt.rn.f64.s32	%fd385, %r129;
	neg.f64 	%fd386, %fd385;
	fma.rn.f64 	%fd388, %fd386, %fd429, %fd468;
	fma.rn.f64 	%fd390, %fd386, %fd430, %fd388;
	fma.rn.f64 	%fd469, %fd386, %fd435, %fd390;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd468;
	}
	and.b32  	%r111, %r110, 2145386496;
	setp.lt.u32	%p46, %r111, 1105199104;
	@%p46 bra 	BB1_82;

	add.u64 	%rd179, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd468;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd179;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd469, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r129, [%rd67];

BB1_82:
	mov.u64 	%rd203, __cudart_sin_cos_coeffs;
	and.b32  	%r112, %r129, 1;
	shl.b32 	%r113, %r112, 3;
	setp.eq.s32	%p47, %r112, 0;
	selp.f64	%fd392, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p47;
	mul.wide.u32 	%rd146, %r113, 8;
	add.s64 	%rd148, %rd146, %rd203;
	ld.const.f64 	%fd393, [%rd148+8];
	mul.rn.f64 	%fd106, %fd469, %fd469;
	fma.rn.f64 	%fd394, %fd392, %fd106, %fd393;
	ld.const.f64 	%fd395, [%rd148+16];
	fma.rn.f64 	%fd396, %fd394, %fd106, %fd395;
	ld.const.f64 	%fd397, [%rd148+24];
	fma.rn.f64 	%fd398, %fd396, %fd106, %fd397;
	ld.const.f64 	%fd399, [%rd148+32];
	fma.rn.f64 	%fd400, %fd398, %fd106, %fd399;
	ld.const.f64 	%fd401, [%rd148+40];
	fma.rn.f64 	%fd402, %fd400, %fd106, %fd401;
	ld.const.f64 	%fd403, [%rd148+48];
	fma.rn.f64 	%fd107, %fd402, %fd106, %fd403;
	fma.rn.f64 	%fd470, %fd107, %fd469, %fd469;
	@%p47 bra 	BB1_84;

	mov.f64 	%fd404, 0d3FF0000000000000;
	fma.rn.f64 	%fd470, %fd107, %fd106, %fd404;

BB1_84:
	and.b32  	%r114, %r129, 2;
	setp.eq.s32	%p48, %r114, 0;
	@%p48 bra 	BB1_86;

	mov.f64 	%fd405, 0d0000000000000000;
	mov.f64 	%fd406, 0dBFF0000000000000;
	fma.rn.f64 	%fd470, %fd470, %fd406, %fd405;

BB1_86:
	ld.param.u64 	%rd178, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_1];
	ld.param.u64 	%rd177, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_0];
	ld.param.u32 	%r119, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_13];
	ld.param.u32 	%r118, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_11];
	ld.param.u32 	%r117, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_9];
	ld.param.f64 	%fd418, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_8];
	ld.param.u64 	%rd176, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_7];
	ld.param.u32 	%r116, [_Z8solveTMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	fma.rn.f64 	%fd113, %fd87, %fd470, %fd85;
	cvta.to.global.u64 	%rd149, %rd176;
	shl.b64 	%rd150, %rd7, 3;
	add.s64 	%rd151, %rd149, %rd150;
	shl.b64 	%rd152, %rd11, 3;
	add.s64 	%rd153, %rd149, %rd152;
	ld.global.f64 	%fd407, [%rd153];
	ld.global.f64 	%fd408, [%rd151];
	mul.f64 	%fd409, %fd408, %fd407;
	div.rn.f64 	%fd114, %fd409, %fd418;
	cvt.s64.s32	%rd154, %r117;
	sub.s64 	%rd155, %rd7, %rd154;
	cvt.s64.s32	%rd156, %r118;
	sub.s64 	%rd157, %rd11, %rd156;
	mul.f64 	%fd115, %fd100, %fd114;
	cvt.s64.s32	%rd158, %r119;
	mul.lo.s64 	%rd159, %rd155, %rd158;
	add.s64 	%rd23, %rd157, %rd159;
	cvta.to.global.u64 	%rd24, %rd177;
	shl.b64 	%rd160, %rd23, 3;
	add.s64 	%rd25, %rd24, %rd160;
	cvta.to.global.u64 	%rd161, %rd178;
	add.s64 	%rd26, %rd161, %rd160;
	setp.eq.s32	%p49, %r116, 1;
	@%p49 bra 	BB1_91;
	bra.uni 	BB1_87;

BB1_91:
	st.global.f64 	[%rd25], %fd115;
	mul.f64 	%fd414, %fd113, %fd114;
	st.global.f64 	[%rd26], %fd414;
	bra.uni 	BB1_92;

BB1_87:
	ld.global.u64 	%rd211, [%rd25];

BB1_88:
	mov.b64 	 %fd410, %rd211;
	add.f64 	%fd411, %fd115, %fd410;
	mov.b64 	 %rd163, %fd411;
	atom.global.cas.b64 	%rd30, [%rd25], %rd211, %rd163;
	setp.ne.s64	%p50, %rd211, %rd30;
	mov.u64 	%rd211, %rd30;
	@%p50 bra 	BB1_88;

	mul.f64 	%fd116, %fd113, %fd114;
	ld.global.u64 	%rd212, [%rd26];

BB1_90:
	mov.b64 	 %fd412, %rd212;
	add.f64 	%fd413, %fd116, %fd412;
	mov.b64 	 %rd166, %fd413;
	atom.global.cas.b64 	%rd34, [%rd26], %rd212, %rd166;
	setp.eq.s64	%p51, %rd212, %rd34;
	mov.u64 	%rd212, %rd34;
	@%p51 bra 	BB1_92;
	bra.uni 	BB1_90;

BB1_92:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


