/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_uhdsdi_v1_0_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_smpte_uhdsdi_v1_0_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_uhdsdi_v1_0_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work v_smpte_uhdsdi_v1_0_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_uhdsdi_v1_0_5/.cxl.verilog.v_smpte_uhdsdi_v1_0_5.v_smpte_uhdsdi_v1_0_5.lin64.cmf
