#pragma once

#include <cstdint>

#include "mips_cpu_state.h"

/* MIPS virtual-memory segments (NEC VR5500, 32-bit kernel). kseg0/kseg1 are
   fixed unmapped windows onto low physical memory; kuseg and kseg2 go through
   the software TLB. Bases per CE OAL startup.s (KSEG0_BASE/KSEG1_BASE) and the
   MIPS IV privileged architecture. */
namespace MipsSeg {
    constexpr uint32_t kKusegEnd  = 0x80000000;  /* kuseg  0x00000000..0x7FFFFFFF, TLB-mapped */
    constexpr uint32_t kKseg0Base = 0x80000000;  /* kseg0  ..0x9FFFFFFF, unmapped cached */
    constexpr uint32_t kKseg1Base = 0xA0000000;  /* kseg1  ..0xBFFFFFFF, unmapped uncached */
    constexpr uint32_t kKseg2Base = 0xC0000000;  /* kseg2/3 ..0xFFFFFFFF, TLB-mapped */
    constexpr uint32_t kUnmappedMask = 0x1FFFFFFF;  /* kseg0/1 VA -> PA */
}

/* EntryLo0/1 bit layout (R4000), per QEMU tlb_helper.c r4k_fill_tlb. */
namespace MipsEntryLo {
    constexpr uint32_t kGlobal   = 1u << 0;   /* G - matches any ASID (must be set in both halves) */
    constexpr uint32_t kValid    = 1u << 1;   /* V */
    constexpr uint32_t kDirty    = 1u << 2;   /* D - writable */
    constexpr uint32_t kCacheShift = 3;       /* C, bits 5..3 */
    constexpr uint32_t kPfnShift   = 6;       /* PFN, bits 25..6 -> PA[31:12] */
}

/* Outcome of a translation attempt; a non-MATCH result is delivered to the
   guest as the corresponding CP0 exception (refill / invalid / modified). */
enum class MipsTlbResult {
    kMatch,     /* pa valid */
    kNoMatch,   /* TLB miss     -> TLB-refill exception */
    kInvalid,   /* entry V=0    -> TLB-invalid exception */
    kModified,  /* store, D=0   -> TLB-modified exception */
};

enum class MipsAccess { kFetch, kRead, kWrite };

class MipsMmu {
public:
    /* Translate a guest VA. kseg0/kseg1 resolve directly; kuseg/kseg2 walk the
       software TLB (ASID from CP0_EntryHi). On kMatch, *pa holds the physical
       address; otherwise the caller raises the indicated CP0 exception. */
    MipsTlbResult Translate(MipsCpuState* st, uint32_t va, MipsAccess acc, uint32_t* pa);

    /* CP0 TLB instructions (tlbwi/tlbwr/tlbr/tlbp). WriteIndexed returns the
       replaced OLD entry so the caller drops block-cache shortcuts for its VA
       pages - else a stale VA->native block runs after the remap (QEMU
       r4k_invalidate_tlb before r4k_fill_tlb, tlb_helper.c:160). */
    MipsTlbEntry WriteIndexed(MipsCpuState* st);
    void WriteRandom(MipsCpuState* st);
    void Read(MipsCpuState* st);
    void Probe(MipsCpuState* st);
};
