Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun 29 21:55:25 2024
| Host         : DESKTOP-IQTJMIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bt_uart_control_sets_placed.rpt
| Design       : bt_uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   368 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           51 |
| No           | No                    | Yes                    |              88 |           39 |
| No           | Yes                   | No                     |              99 |           45 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             181 |           58 |
| Yes          | Yes                   | No                     |             154 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                    Enable Signal                                                    |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  warning/c2/c3/clk_1hour              |                                                                                                                     | cmd_parse_i0/hour_now_reg[3]_C                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              |                                                                                                                     | cmd_parse_i0/hour_now_reg[1]_C                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              |                                                                                                                     | cmd_parse_i0/hour_now_reg[4]_C                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              |                                                                                                                     | cmd_parse_i0/hour_now_reg[0]_C                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              |                                                                                                                     | cmd_parse_i0/hour_now_reg[2]_C                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              |                                                                                                                     | warning/c2/c3/count_3_reg[0]_0                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              | warning/c2/hour_now[4]_P_i_1_n_0                                                                                    | cmd_parse_i0/hour_now_reg[0]_P                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              | warning/c2/hour_now[4]_P_i_1_n_0                                                                                    | cmd_parse_i0/hour_now_reg[3]_P                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              | warning/c2/hour_now[4]_P_i_1_n_0                                                                                    | cmd_parse_i0/hour_now_reg[4]_P                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              | warning/c2/hour_now[4]_P_i_1_n_0                                                                                    | cmd_parse_i0/hour_now_reg[1]_P                                                |                1 |              1 |
|  warning/c2/c3/clk_1hour              | warning/c2/hour_now[4]_P_i_1_n_0                                                                                    | cmd_parse_i0/hour_now_reg[2]_P                                                |                1 |              1 |
|  cmd_parse_i0/hour_now_reg[0]_P       |                                                                                                                     | cmd_parse_i0/hour_now_reg[0]_C                                                |                1 |              1 |
|  cmd_parse_i0/hour_now_reg[3]_P       |                                                                                                                     | cmd_parse_i0/hour_now_reg[3]_C                                                |                1 |              1 |
|  cmd_parse_i0/hour_now_reg[4]_P       |                                                                                                                     | cmd_parse_i0/hour_now_reg[4]_C                                                |                1 |              1 |
|  cmd_parse_i0/min_now_reg[0]_P        |                                                                                                                     | cmd_parse_i0/min_now_reg[0]_C                                                 |                1 |              1 |
|  cmd_parse_i0/hour_now_reg[1]_P       |                                                                                                                     | cmd_parse_i0/hour_now_reg[1]_C                                                |                1 |              1 |
|  cmd_parse_i0/hour_now_reg[2]_P       |                                                                                                                     | cmd_parse_i0/hour_now_reg[2]_C                                                |                1 |              1 |
|  cmd_parse_i0/min_now_reg[1]_P        |                                                                                                                     | cmd_parse_i0/min_now_reg[1]_C                                                 |                1 |              1 |
|  cmd_parse_i0/min_now_reg[2]_P        |                                                                                                                     | cmd_parse_i0/min_now_reg[2]_C                                                 |                1 |              1 |
|  cmd_parse_i0/min_now_reg[5]_P        |                                                                                                                     | cmd_parse_i0/min_now_reg[5]_C                                                 |                1 |              1 |
|  cmd_parse_i0/min_now_reg[4]_P        |                                                                                                                     | cmd_parse_i0/min_now_reg[4]_C                                                 |                1 |              1 |
|  cmd_parse_i0/min_now_reg[3]_P        |                                                                                                                     | cmd_parse_i0/min_now_reg[3]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | cmd_parse_i0/min_now_reg[1]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | cmd_parse_i0/min_now_reg[0]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | cmd_parse_i0/min_now_reg[2]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | cmd_parse_i0/min_now_reg[5]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | cmd_parse_i0/min_now_reg[3]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | cmd_parse_i0/min_now_reg[4]_C                                                 |                1 |              1 |
|  clk_1min                             |                                                                                                                     | warning/c2/c3/count_3_reg[0]_0                                                |                1 |              1 |
|  clk_1s                               |                                                                                                                     | warning/c2/c3/count_3_reg[0]_0                                                |                1 |              1 |
|  clk_1min                             | warning/c2/min_now[5]_P_i_1_n_0                                                                                     | cmd_parse_i0/min_now_reg[0]_P                                                 |                1 |              1 |
|  clk_1min                             | warning/c2/min_now[5]_P_i_1_n_0                                                                                     | cmd_parse_i0/min_now_reg[1]_P                                                 |                1 |              1 |
|  clk_1min                             | warning/c2/min_now[5]_P_i_1_n_0                                                                                     | cmd_parse_i0/min_now_reg[2]_P                                                 |                1 |              1 |
|  clk_1min                             | warning/c2/min_now[5]_P_i_1_n_0                                                                                     | cmd_parse_i0/min_now_reg[5]_P                                                 |                1 |              1 |
|  clk_1min                             | warning/c2/min_now[5]_P_i_1_n_0                                                                                     | cmd_parse_i0/min_now_reg[4]_P                                                 |                1 |              1 |
|  clk_1min                             | warning/c2/min_now[5]_P_i_1_n_0                                                                                     | cmd_parse_i0/min_now_reg[3]_P                                                 |                1 |              1 |
|  clk_pin_IBUF_BUFG                    |                                                                                                                     | warning/c3/d2/buzzer_i_1_n_0                                                  |                1 |              1 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | clk_gen_i0/rst_meta_reg                                                       |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | clk_gen_i0/rst_meta_reg                                                       |                1 |              2 |
|  warning/c3/d2/countmux_reg_i_1_n_0   |                                                                                                                     |                                                                               |                1 |              2 |
|  clk_pin_IBUF_BUFG                    |                                                                                                                     |                                                                               |                1 |              3 |
|  warning/c3/d2//i___1/i__n_0          |                                                                                                                     |                                                                               |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0] |                2 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                                                | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                  |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_cnt                                                                                                | resp_gen_i0/char_cnt[3]_i_1_n_0                                               |                2 |              4 |
|  clk_pin_IBUF_BUFG                    | warning/c3/d2/E[0]                                                                                                  | warning/c2/c3/count_3_reg[0]_0                                                |                1 |              4 |
|  warning/c3/d2/c1/counter_reg[0]      |                                                                                                                     | warning/c2/c3/count_3_reg[0]_0                                                |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cur_cmd                                                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                  |                3 |              7 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                |                2 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/p_13_in                                                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                  |                3 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data16[10]_i_1_n_0                                                                                  | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                  |                3 |              9 |
|  vga_clk                              | vga/u_vga_control/cnt_v                                                                                             | warning/c2/c3/count_3_reg[0]_0                                                |                4 |             10 |
|  vga_clk                              |                                                                                                                     |                                                                               |               11 |             11 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                |                3 |             11 |
|  clk_pin_IBUF_BUFG                    |                                                                                                                     | warning/c2/c3/count_3_reg[0]_0                                                |                7 |             12 |
|  vga_clk                              |                                                                                                                     | warning/c2/c3/count_3_reg[0]_0                                                |                5 |             14 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                         |                5 |             18 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0] | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                |                5 |             20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_sav[27]_i_1_n_0                                                                                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                  |                9 |             28 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0] |                6 |             30 |
|  clk_pin_IBUF_BUFG                    | warning/c2/c1/count_1_0                                                                                             | warning/c2/c3/count_3_reg[0]_0                                                |               10 |             32 |
|  clk_pin_IBUF_BUFG                    | warning/c3/d2/c1/count_1                                                                                            | warning/c2/c3/count_3_reg[0]_0                                                |                5 |             32 |
|  clk_pin_IBUF_BUFG                    | rst_n_IBUF                                                                                                          | warning/c2/c3/count_3_reg[0]_0                                                |               13 |             32 |
|  clk_1s                               | warning/c2/c2/count_2_0                                                                                             | warning/c2/c3/count_3_reg[0]_0                                                |                7 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data32[31]_i_1_n_0                                                                                  | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                  |                8 |             32 |
|  clk_1min                             | warning/c2/c3/count_3_0                                                                                             | warning/c2/c3/count_3_reg[0]_0                                                |                8 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                  |               16 |             36 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                  |               17 |             59 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                     |                                                                               |               20 |             70 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                     |                                                                               |               19 |             71 |
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    37 |
| 2      |                     3 |
| 3      |                     3 |
| 4      |                     4 |
| 7      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                    14 |
+--------+-----------------------+


