# This is the content I will be learning in order
1. Very basic assembly (some assignments)
2. Basic SystemVerilog CPU pipelining
3. Continue with the textbook/Coursera
4. Further RISC-V and Computer Architecture Learning
