xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../IP/SGMII_M_axi_ethernet/header_files"incdir="../../../../../IP/SGMII_M_axi_ethernet/bd_0/ip/ip_0/header_files"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../IP/SGMII_M_axi_ethernet/header_files"incdir="../../../../../IP/SGMII_M_axi_ethernet/bd_0/ip/ip_0/header_files"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../IP/SGMII_M_axi_ethernet/header_files"incdir="../../../../../IP/SGMII_M_axi_ethernet/bd_0/ip/ip_0/header_files"
glbl.v,Verilog,xil_defaultlib,glbl.v
