"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,661
    Sequential        :        972
    Combinational     :      1,689

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,165
  Pin Pair            :      4,982

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,661 (FU: 1,127 + REG: 972 + MUX: 476 + DEC: 19 + MISC: 67) + pin pair 4,982(net 2,165) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 109

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,018
    Sequential        :      1,056
    Combinational     :      2,962

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      3,250
  Pin Pair            :      7,147

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,018 (FU: 2,390 + REG: 1,056 + MUX: 490 + DEC: 19 + MISC: 63) + pin pair 7,147(net 3,250) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 132

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,609
    Sequential        :        954
    Combinational     :      1,655

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1125ns

  Net                 :      2,155
  Pin Pair            :      4,990

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,609 (FU: 1,087 + REG: 954 + MUX: 496 + DEC: 9 + MISC: 63) + pin pair 4,990(net 2,155) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,347
    Sequential        :        816
    Combinational     :      1,531

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,922
  Pin Pair            :      4,290

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,347 (FU: 1,123 + REG: 816 + MUX: 362 + DEC: 0 + MISC: 46) + pin pair 4,290(net 1,922) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 98

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,591
    Sequential        :        846
    Combinational     :      2,745

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      2,945
  Pin Pair            :      6,252

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,591 (FU: 2,386 + REG: 846 + MUX: 316 + DEC: 0 + MISC: 43) + pin pair 6,252(net 2,945) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 130

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,343
    Sequential        :        804
    Combinational     :      1,539

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0425ns

  Net                 :      1,957
  Pin Pair            :      4,402

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,343 (FU: 1,083 + REG: 804 + MUX: 406 + DEC: 0 + MISC: 50) + pin pair 4,402(net 1,957) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,662
    Sequential        :        972
    Combinational     :      1,690

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,171
  Pin Pair            :      5,010

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,662 (FU: 1,127 + REG: 972 + MUX: 474 + DEC: 19 + MISC: 70) + pin pair 5,010(net 2,171) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 116

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,225
    Sequential        :      1,056
    Combinational     :      3,169

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   7.8515ns

  Net                 :      3,446
  Pin Pair            :      7,525

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,225 (FU: 2,532 + REG: 1,056 + MUX: 555 + DEC: 19 + MISC: 63) + pin pair 7,525(net 3,446) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 126

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,730
    Sequential        :        954
    Combinational     :      1,776

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1075ns

  Net                 :      2,251
  Pin Pair            :      5,129

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,730 (FU: 1,221 + REG: 954 + MUX: 481 + DEC: 9 + MISC: 65) + pin pair 5,129(net 2,251) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,348
    Sequential        :        816
    Combinational     :      1,532

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,928
  Pin Pair            :      4,318

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,348 (FU: 1,123 + REG: 816 + MUX: 360 + DEC: 0 + MISC: 49) + pin pair 4,318(net 1,928) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 105

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,691
    Sequential        :        846
    Combinational     :      2,845

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   7.5685ns

  Net                 :      3,113
  Pin Pair            :      6,653

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,691 (FU: 2,390 + REG: 846 + MUX: 413 + DEC: 0 + MISC: 42) + pin pair 6,653(net 3,113) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 124

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,465
    Sequential        :        804
    Combinational     :      1,661

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0375ns

  Net                 :      2,053
  Pin Pair            :      4,541

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,465 (FU: 1,217 + REG: 804 + MUX: 392 + DEC: 0 + MISC: 52) + pin pair 4,541(net 2,053) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 102

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,200
    Sequential        :        972
    Combinational     :      2,228

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.0713ns

  Net                 :      2,582
  Pin Pair            :      5,747

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,200 (FU: 1,739 + REG: 972 + MUX: 412 + DEC: 19 + MISC: 58) + pin pair 5,747(net 2,582) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	15 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (16bit:2, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 119

 === array / memory ===
  read  : 12
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      5,488
    Sequential        :      1,056
    Combinational     :      4,432

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.6013ns

  Net                 :      4,384
  Pin Pair            :      9,449

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 5,488 (FU: 3,920 + REG: 1,056 + MUX: 439 + DEC: 19 + MISC: 54) + pin pair 9,449(net 4,384) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	21 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 135

 === array / memory ===
  read  : 12
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,181
    Sequential        :        948
    Combinational     :      2,233

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   5.3162ns

  Net                 :      2,670
  Pin Pair            :      5,930

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,181 (FU: 1,699 + REG: 948 + MUX: 469 + DEC: 9 + MISC: 56) + pin pair 5,930(net 2,670) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	20 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 94

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,884
    Sequential        :        810
    Combinational     :      2,074

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   5.0713ns

  Net                 :      2,350
  Pin Pair            :      5,068

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,884 (FU: 1,735 + REG: 810 + MUX: 300 + DEC: 0 + MISC: 39) + pin pair 5,068(net 2,350) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (16bit:2, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 108

 === array / memory ===
  read  : 12
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      5,057
    Sequential        :        840
    Combinational     :      4,217

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   5.6013ns

  Net                 :      4,087
  Pin Pair            :      8,563

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 5,057 (FU: 3,916 + REG: 840 + MUX: 267 + DEC: 0 + MISC: 34) + pin pair 8,563(net 4,087) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	25 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 133

 === array / memory ===
  read  : 12
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,916
    Sequential        :        798
    Combinational     :      2,118

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.3162ns

  Net                 :      2,482
  Pin Pair            :      5,355

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,916 (FU: 1,695 + REG: 798 + MUX: 380 + DEC: 0 + MISC: 43) + pin pair 5,355(net 2,482) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	21 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,662
    Sequential        :        972
    Combinational     :      1,690

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,171
  Pin Pair            :      5,010

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,662 (FU: 1,127 + REG: 972 + MUX: 474 + DEC: 19 + MISC: 70) + pin pair 5,010(net 2,171) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 116

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,225
    Sequential        :      1,056
    Combinational     :      3,169

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   7.8515ns

  Net                 :      3,446
  Pin Pair            :      7,525

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,225 (FU: 2,532 + REG: 1,056 + MUX: 555 + DEC: 19 + MISC: 63) + pin pair 7,525(net 3,446) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 126

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,730
    Sequential        :        954
    Combinational     :      1,776

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1075ns

  Net                 :      2,251
  Pin Pair            :      5,129

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,730 (FU: 1,221 + REG: 954 + MUX: 481 + DEC: 9 + MISC: 65) + pin pair 5,129(net 2,251) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,348
    Sequential        :        816
    Combinational     :      1,532

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,928
  Pin Pair            :      4,318

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,348 (FU: 1,123 + REG: 816 + MUX: 360 + DEC: 0 + MISC: 49) + pin pair 4,318(net 1,928) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 105

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,691
    Sequential        :        846
    Combinational     :      2,845

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   7.5685ns

  Net                 :      3,113
  Pin Pair            :      6,653

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,691 (FU: 2,390 + REG: 846 + MUX: 413 + DEC: 0 + MISC: 42) + pin pair 6,653(net 3,113) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 124

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,465
    Sequential        :        804
    Combinational     :      1,661

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0375ns

  Net                 :      2,053
  Pin Pair            :      4,541

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,465 (FU: 1,217 + REG: 804 + MUX: 392 + DEC: 0 + MISC: 52) + pin pair 4,541(net 2,053) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,661
    Sequential        :        972
    Combinational     :      1,689

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,165
  Pin Pair            :      4,982

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,661 (FU: 1,127 + REG: 972 + MUX: 476 + DEC: 19 + MISC: 67) + pin pair 4,982(net 2,165) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 109

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,018
    Sequential        :      1,056
    Combinational     :      2,962

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      3,250
  Pin Pair            :      7,147

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,018 (FU: 2,390 + REG: 1,056 + MUX: 490 + DEC: 19 + MISC: 63) + pin pair 7,147(net 3,250) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 132

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,609
    Sequential        :        954
    Combinational     :      1,655

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1125ns

  Net                 :      2,155
  Pin Pair            :      4,990

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,609 (FU: 1,087 + REG: 954 + MUX: 496 + DEC: 9 + MISC: 63) + pin pair 4,990(net 2,155) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,347
    Sequential        :        816
    Combinational     :      1,531

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,922
  Pin Pair            :      4,290

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,347 (FU: 1,123 + REG: 816 + MUX: 362 + DEC: 0 + MISC: 46) + pin pair 4,290(net 1,922) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 98

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,591
    Sequential        :        846
    Combinational     :      2,745

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      2,945
  Pin Pair            :      6,252

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,591 (FU: 2,386 + REG: 846 + MUX: 316 + DEC: 0 + MISC: 43) + pin pair 6,252(net 2,945) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 130

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,343
    Sequential        :        804
    Combinational     :      1,539

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0425ns

  Net                 :      1,957
  Pin Pair            :      4,402

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,343 (FU: 1,083 + REG: 804 + MUX: 406 + DEC: 0 + MISC: 50) + pin pair 4,402(net 1,957) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,661
    Sequential        :        972
    Combinational     :      1,689

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,165
  Pin Pair            :      4,982

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,661 (FU: 1,127 + REG: 972 + MUX: 476 + DEC: 19 + MISC: 67) + pin pair 4,982(net 2,165) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 109

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,018
    Sequential        :      1,056
    Combinational     :      2,962

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      3,250
  Pin Pair            :      7,147

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,018 (FU: 2,390 + REG: 1,056 + MUX: 490 + DEC: 19 + MISC: 63) + pin pair 7,147(net 3,250) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 132

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,609
    Sequential        :        954
    Combinational     :      1,655

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1125ns

  Net                 :      2,155
  Pin Pair            :      4,990

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,609 (FU: 1,087 + REG: 954 + MUX: 496 + DEC: 9 + MISC: 63) + pin pair 4,990(net 2,155) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,347
    Sequential        :        816
    Combinational     :      1,531

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,922
  Pin Pair            :      4,290

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,347 (FU: 1,123 + REG: 816 + MUX: 362 + DEC: 0 + MISC: 46) + pin pair 4,290(net 1,922) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 98

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,591
    Sequential        :        846
    Combinational     :      2,745

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      2,945
  Pin Pair            :      6,252

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,591 (FU: 2,386 + REG: 846 + MUX: 316 + DEC: 0 + MISC: 43) + pin pair 6,252(net 2,945) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 130

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,343
    Sequential        :        804
    Combinational     :      1,539

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0425ns

  Net                 :      1,957
  Pin Pair            :      4,402

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,343 (FU: 1,083 + REG: 804 + MUX: 406 + DEC: 0 + MISC: 50) + pin pair 4,402(net 1,957) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,662
    Sequential        :        972
    Combinational     :      1,690

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,171
  Pin Pair            :      5,010

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,662 (FU: 1,127 + REG: 972 + MUX: 474 + DEC: 19 + MISC: 70) + pin pair 5,010(net 2,171) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 116

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,225
    Sequential        :      1,056
    Combinational     :      3,169

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   7.8515ns

  Net                 :      3,446
  Pin Pair            :      7,525

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,225 (FU: 2,532 + REG: 1,056 + MUX: 555 + DEC: 19 + MISC: 63) + pin pair 7,525(net 3,446) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 126

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,730
    Sequential        :        954
    Combinational     :      1,776

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1075ns

  Net                 :      2,251
  Pin Pair            :      5,129

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,730 (FU: 1,221 + REG: 954 + MUX: 481 + DEC: 9 + MISC: 65) + pin pair 5,129(net 2,251) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,348
    Sequential        :        816
    Combinational     :      1,532

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,928
  Pin Pair            :      4,318

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,348 (FU: 1,123 + REG: 816 + MUX: 360 + DEC: 0 + MISC: 49) + pin pair 4,318(net 1,928) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 105

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,691
    Sequential        :        846
    Combinational     :      2,845

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   7.5685ns

  Net                 :      3,113
  Pin Pair            :      6,653

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,691 (FU: 2,390 + REG: 846 + MUX: 413 + DEC: 0 + MISC: 42) + pin pair 6,653(net 3,113) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 124

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,465
    Sequential        :        804
    Combinational     :      1,661

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0375ns

  Net                 :      2,053
  Pin Pair            :      4,541

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,465 (FU: 1,217 + REG: 804 + MUX: 392 + DEC: 0 + MISC: 52) + pin pair 4,541(net 2,053) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 102

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,200
    Sequential        :        972
    Combinational     :      2,228

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.0713ns

  Net                 :      2,582
  Pin Pair            :      5,747

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,200 (FU: 1,739 + REG: 972 + MUX: 412 + DEC: 19 + MISC: 58) + pin pair 5,747(net 2,582) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	15 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (16bit:2, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 119

 === array / memory ===
  read  : 12
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      5,488
    Sequential        :      1,056
    Combinational     :      4,432

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.6013ns

  Net                 :      4,384
  Pin Pair            :      9,449

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 5,488 (FU: 3,920 + REG: 1,056 + MUX: 439 + DEC: 19 + MISC: 54) + pin pair 9,449(net 4,384) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	21 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 135

 === array / memory ===
  read  : 12
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,181
    Sequential        :        948
    Combinational     :      2,233

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   5.3162ns

  Net                 :      2,670
  Pin Pair            :      5,930

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,181 (FU: 1,699 + REG: 948 + MUX: 469 + DEC: 9 + MISC: 56) + pin pair 5,930(net 2,670) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	20 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 94

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,884
    Sequential        :        810
    Combinational     :      2,074

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   5.0713ns

  Net                 :      2,350
  Pin Pair            :      5,068

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,884 (FU: 1,735 + REG: 810 + MUX: 300 + DEC: 0 + MISC: 39) + pin pair 5,068(net 2,350) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (16bit:2, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 108

 === array / memory ===
  read  : 12
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      5,057
    Sequential        :        840
    Combinational     :      4,217

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   5.6013ns

  Net                 :      4,087
  Pin Pair            :      8,563

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 5,057 (FU: 3,916 + REG: 840 + MUX: 267 + DEC: 0 + MISC: 34) + pin pair 8,563(net 4,087) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	25 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 133

 === array / memory ===
  read  : 12
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,916
    Sequential        :        798
    Combinational     :      2,118

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.3162ns

  Net                 :      2,482
  Pin Pair            :      5,355

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,916 (FU: 1,695 + REG: 798 + MUX: 380 + DEC: 0 + MISC: 43) + pin pair 5,355(net 2,482) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	21 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,662
    Sequential        :        972
    Combinational     :      1,690

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,171
  Pin Pair            :      5,010

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,662 (FU: 1,127 + REG: 972 + MUX: 474 + DEC: 19 + MISC: 70) + pin pair 5,010(net 2,171) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 116

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,225
    Sequential        :      1,056
    Combinational     :      3,169

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   7.8515ns

  Net                 :      3,446
  Pin Pair            :      7,525

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,225 (FU: 2,532 + REG: 1,056 + MUX: 555 + DEC: 19 + MISC: 63) + pin pair 7,525(net 3,446) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 126

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,730
    Sequential        :        954
    Combinational     :      1,776

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1075ns

  Net                 :      2,251
  Pin Pair            :      5,129

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,730 (FU: 1,221 + REG: 954 + MUX: 481 + DEC: 9 + MISC: 65) + pin pair 5,129(net 2,251) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,348
    Sequential        :        816
    Combinational     :      1,532

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,928
  Pin Pair            :      4,318

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,348 (FU: 1,123 + REG: 816 + MUX: 360 + DEC: 0 + MISC: 49) + pin pair 4,318(net 1,928) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 105

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,691
    Sequential        :        846
    Combinational     :      2,845

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   7.5685ns

  Net                 :      3,113
  Pin Pair            :      6,653

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,691 (FU: 2,390 + REG: 846 + MUX: 413 + DEC: 0 + MISC: 42) + pin pair 6,653(net 3,113) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 124

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,465
    Sequential        :        804
    Combinational     :      1,661

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0375ns

  Net                 :      2,053
  Pin Pair            :      4,541

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,465 (FU: 1,217 + REG: 804 + MUX: 392 + DEC: 0 + MISC: 52) + pin pair 4,541(net 2,053) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,661
    Sequential        :        972
    Combinational     :      1,689

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,165
  Pin Pair            :      4,982

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,661 (FU: 1,127 + REG: 972 + MUX: 476 + DEC: 19 + MISC: 67) + pin pair 4,982(net 2,165) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 109

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,018
    Sequential        :      1,056
    Combinational     :      2,962

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      3,250
  Pin Pair            :      7,147

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,018 (FU: 2,390 + REG: 1,056 + MUX: 490 + DEC: 19 + MISC: 63) + pin pair 7,147(net 3,250) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 132

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,609
    Sequential        :        954
    Combinational     :      1,655

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1125ns

  Net                 :      2,155
  Pin Pair            :      4,990

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,609 (FU: 1,087 + REG: 954 + MUX: 496 + DEC: 9 + MISC: 63) + pin pair 4,990(net 2,155) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,347
    Sequential        :        816
    Combinational     :      1,531

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,922
  Pin Pair            :      4,290

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,347 (FU: 1,123 + REG: 816 + MUX: 362 + DEC: 0 + MISC: 46) + pin pair 4,290(net 1,922) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 98

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,591
    Sequential        :        846
    Combinational     :      2,745

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      2,945
  Pin Pair            :      6,252

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,591 (FU: 2,386 + REG: 846 + MUX: 316 + DEC: 0 + MISC: 43) + pin pair 6,252(net 2,945) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 130

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,343
    Sequential        :        804
    Combinational     :      1,539

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0425ns

  Net                 :      1,957
  Pin Pair            :      4,402

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,343 (FU: 1,083 + REG: 804 + MUX: 406 + DEC: 0 + MISC: 50) + pin pair 4,402(net 1,957) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,661
    Sequential        :        972
    Combinational     :      1,689

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,165
  Pin Pair            :      4,982

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,661 (FU: 1,127 + REG: 972 + MUX: 476 + DEC: 19 + MISC: 67) + pin pair 4,982(net 2,165) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 109

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,018
    Sequential        :      1,056
    Combinational     :      2,962

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      3,250
  Pin Pair            :      7,147

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,018 (FU: 2,390 + REG: 1,056 + MUX: 490 + DEC: 19 + MISC: 63) + pin pair 7,147(net 3,250) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 132

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,609
    Sequential        :        954
    Combinational     :      1,655

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1125ns

  Net                 :      2,155
  Pin Pair            :      4,990

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,609 (FU: 1,087 + REG: 954 + MUX: 496 + DEC: 9 + MISC: 63) + pin pair 4,990(net 2,155) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,347
    Sequential        :        816
    Combinational     :      1,531

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,922
  Pin Pair            :      4,290

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,347 (FU: 1,123 + REG: 816 + MUX: 362 + DEC: 0 + MISC: 46) + pin pair 4,290(net 1,922) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 98

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,591
    Sequential        :        846
    Combinational     :      2,745

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      2,945
  Pin Pair            :      6,252

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,591 (FU: 2,386 + REG: 846 + MUX: 316 + DEC: 0 + MISC: 43) + pin pair 6,252(net 2,945) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 130

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,343
    Sequential        :        804
    Combinational     :      1,539

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0425ns

  Net                 :      1,957
  Pin Pair            :      4,402

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,343 (FU: 1,083 + REG: 804 + MUX: 406 + DEC: 0 + MISC: 50) + pin pair 4,402(net 1,957) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gx_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
	[Source Lines]
	85(../benchmarks/sobel/sobel.c):        sumX = sumX + line_buffer[1 +rowOffset][1-colOffset] * Gx[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,662
    Sequential        :        972
    Combinational     :      1,690

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,171
  Pin Pair            :      5,010

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,662 (FU: 1,127 + REG: 972 + MUX: 474 + DEC: 19 + MISC: 70) + pin pair 5,010(net 2,171) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 116

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,225
    Sequential        :      1,056
    Combinational     :      3,169

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   7.8515ns

  Net                 :      3,446
  Pin Pair            :      7,525

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,225 (FU: 2,532 + REG: 1,056 + MUX: 555 + DEC: 19 + MISC: 63) + pin pair 7,525(net 3,446) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 126

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,730
    Sequential        :        954
    Combinational     :      1,776

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1075ns

  Net                 :      2,251
  Pin Pair            :      5,129

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,730 (FU: 1,221 + REG: 954 + MUX: 481 + DEC: 9 + MISC: 65) + pin pair 5,129(net 2,251) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,348
    Sequential        :        816
    Combinational     :      1,532

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,928
  Pin Pair            :      4,318

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,348 (FU: 1,123 + REG: 816 + MUX: 360 + DEC: 0 + MISC: 49) + pin pair 4,318(net 1,928) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 105

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,691
    Sequential        :        846
    Combinational     :      2,845

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   7.5685ns

  Net                 :      3,113
  Pin Pair            :      6,653

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,691 (FU: 2,390 + REG: 846 + MUX: 413 + DEC: 0 + MISC: 42) + pin pair 6,653(net 3,113) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 124

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,465
    Sequential        :        804
    Combinational     :      1,661

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0375ns

  Net                 :      2,053
  Pin Pair            :      4,541

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,465 (FU: 1,217 + REG: 804 + MUX: 392 + DEC: 0 + MISC: 52) + pin pair 4,541(net 2,053) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 6 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	10 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	11 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 102

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,200
    Sequential        :        972
    Combinational     :      2,228

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.0713ns

  Net                 :      2,582
  Pin Pair            :      5,747

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,200 (FU: 1,739 + REG: 972 + MUX: 412 + DEC: 19 + MISC: 58) + pin pair 5,747(net 2,582) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	15 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (16bit:2, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 119

 === array / memory ===
  read  : 12
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      5,488
    Sequential        :      1,056
    Combinational     :      4,432

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.6013ns

  Net                 :      4,384
  Pin Pair            :      9,449

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 5,488 (FU: 3,920 + REG: 1,056 + MUX: 439 + DEC: 19 + MISC: 54) + pin pair 9,449(net 4,384) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	21 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 135

 === array / memory ===
  read  : 12
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,181
    Sequential        :        948
    Combinational     :      2,233

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   5.3162ns

  Net                 :      2,670
  Pin Pair            :      5,930

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,181 (FU: 1,699 + REG: 948 + MUX: 469 + DEC: 9 + MISC: 56) + pin pair 5,930(net 2,670) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	20 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 94

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,884
    Sequential        :        810
    Combinational     :      2,074

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   5.0713ns

  Net                 :      2,350
  Pin Pair            :      5,068

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,884 (FU: 1,735 + REG: 810 + MUX: 300 + DEC: 0 + MISC: 39) + pin pair 5,068(net 2,350) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (16bit:2, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 108

 === array / memory ===
  read  : 12
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      5,057
    Sequential        :        840
    Combinational     :      4,217

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   5.6013ns

  Net                 :      4,087
  Pin Pair            :      8,563

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 5,057 (FU: 3,916 + REG: 840 + MUX: 267 + DEC: 0 + MISC: 34) + pin pair 8,563(net 4,087) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	25 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 133

 === array / memory ===
  read  : 12
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,916
    Sequential        :        798
    Combinational     :      2,118

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   5.3162ns

  Net                 :      2,482
  Pin Pair            :      5,355

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,916 (FU: 1,695 + REG: 798 + MUX: 380 + DEC: 0 + MISC: 43) + pin pair 5,355(net 2,482) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	21 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,662
    Sequential        :        972
    Combinational     :      1,690

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,171
  Pin Pair            :      5,010

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,662 (FU: 1,127 + REG: 972 + MUX: 474 + DEC: 19 + MISC: 70) + pin pair 5,010(net 2,171) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 116

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,225
    Sequential        :      1,056
    Combinational     :      3,169

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   7.8515ns

  Net                 :      3,446
  Pin Pair            :      7,525

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,225 (FU: 2,532 + REG: 1,056 + MUX: 555 + DEC: 19 + MISC: 63) + pin pair 7,525(net 3,446) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 126

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,730
    Sequential        :        954
    Combinational     :      1,776

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1075ns

  Net                 :      2,251
  Pin Pair            :      5,129

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,730 (FU: 1,221 + REG: 954 + MUX: 481 + DEC: 9 + MISC: 65) + pin pair 5,129(net 2,251) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,348
    Sequential        :        816
    Combinational     :      1,532

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,928
  Pin Pair            :      4,318

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,348 (FU: 1,123 + REG: 816 + MUX: 360 + DEC: 0 + MISC: 49) + pin pair 4,318(net 1,928) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 1-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  7  (10bit:1, 16bit:1, 32bit:5)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 105

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,691
    Sequential        :        846
    Combinational     :      2,845

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   7.5685ns

  Net                 :      3,113
  Pin Pair            :      6,653

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,691 (FU: 2,390 + REG: 846 + MUX: 413 + DEC: 0 + MISC: 42) + pin pair 6,653(net 3,113) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 124

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,465
    Sequential        :        804
    Combinational     :      1,661

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0375ns

  Net                 :      2,053
  Pin Pair            :      4,541

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,465 (FU: 1,217 + REG: 804 + MUX: 392 + DEC: 0 + MISC: 52) + pin pair 4,541(net 2,053) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gx' is expanded at 2-th dimension from right.
	[Source Lines]
	52(../benchmarks/sobel/sobel.c):   char Gx[3][3] /* ATTR2 */={{1 ,0 ,-1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 7 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	13 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	 8 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_a_0' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	16 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
F_BT4406: Array 'Gy_0_a' with 'array=EXPAND' attribute failed to expand to individual variables.
 [Action] Change all indexes to constants.
          <OR> Specify 'array_index=const' attribute to array.
          <OR> Unroll loops that access the array with loop counter.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
	[Source Lines]
	86(../benchmarks/sobel/sobel.c):        sumY = sumY + line_buffer[1 +rowOffset][1-colOffset] * Gy[1+rowOffset][1+colOffset];

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	14 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [sobel] (pos=412)  !!!!!!!!

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 101

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,661
    Sequential        :        972
    Combinational     :      1,689

  Latency Index       :         26
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.2125ns

  Net                 :      2,165
  Pin Pair            :      4,982

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,661 (FU: 1,127 + REG: 972 + MUX: 476 + DEC: 19 + MISC: 67) + pin pair 4,982(net 2,165) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	16 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 109

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,018
    Sequential        :      1,056
    Combinational     :      2,962

  Latency Index       :         14
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      3,250
  Pin Pair            :      7,147

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,018 (FU: 2,390 + REG: 1,056 + MUX: 490 + DEC: 19 + MISC: 63) + pin pair 7,147(net 3,250) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 132

 === array / memory ===
  read  :  9
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,609
    Sequential        :        954
    Combinational     :      1,655

  Latency Index       :         22
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :   6.1125ns

  Net                 :      2,155
  Pin Pair            :      4,990

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,609 (FU: 1,087 + REG: 954 + MUX: 496 + DEC: 9 + MISC: 63) + pin pair 4,990(net 2,155) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	23 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  4  (2bit:2, 32bit:2)
  +  :  4  (4bit:1, 32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 93

 === array / memory ===
  read  :  5
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,347
    Sequential        :        816
    Combinational     :      1,531

  Latency Index       :         19
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1425ns

  Net                 :      1,922
  Pin Pair            :      4,290

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,347 (FU: 1,123 + REG: 816 + MUX: 362 + DEC: 0 + MISC: 46) + pin pair 4,290(net 1,922) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	17 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 1-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:1, 16bit:1, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 98

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,591
    Sequential        :        846
    Combinational     :      2,745

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   6.1218ns

  Net                 :      2,945
  Pin Pair            :      6,252

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,591 (FU: 2,386 + REG: 846 + MUX: 316 + DEC: 0 + MISC: 43) + pin pair 6,252(net 2,945) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  7  (32bit:7)
  *  :  6  (9bit:6)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 130

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,343
    Sequential        :        804
    Combinational     :      1,539

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   6.0425ns

  Net                 :      1,957
  Pin Pair            :      4,402

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,343 (FU: 1,083 + REG: 804 + MUX: 406 + DEC: 0 + MISC: 50) + pin pair 4,402(net 1,957) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 warning      exist
	24 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4441: Memory array 'Gy' is expanded at 2-th dimension from right.
	[Source Lines]
	57(../benchmarks/sobel/sobel.c):   char Gy[3][3] /* ATTR3 */={{1, 2, 1},
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  DECR:  2  (2bit:2)
  Data transfer : 93

 === array / memory ===
  read  :  4
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,161
    Sequential        :        960
    Combinational     :      2,201

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.6625ns

  Net                 :      2,555
  Pin Pair            :      5,715

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,161 (FU: 1,703 + REG: 960 + MUX: 419 + DEC: 19 + MISC: 60) + pin pair 5,715(net 2,555) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	18 information  exist
	 2 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 106

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      4,430
    Sequential        :        960
    Combinational     :      3,470

  Latency Index       :         11
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.9718ns

  Net                 :      3,620
  Pin Pair            :      7,818

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 4,430 (FU: 2,964 + REG: 960 + MUX: 433 + DEC: 19 + MISC: 54) + pin pair 7,818(net 3,620) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  4  (1bit:1, 23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  DECR:  2  (2bit:2)
  Data transfer : 123

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,280
    Sequential        :        942
    Combinational     :      2,338

  Latency Index       :         13
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   5.8183ns

  Net                 :      2,674
  Pin Pair            :      5,927

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,280 (FU: 1,833 + REG: 942 + MUX: 442 + DEC: 9 + MISC: 54) + pin pair 5,927(net 2,674) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	28 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (9bit:1, 10bit:2, 11bit:2)
  +  :  8  (8bit:4, 9bit:2, 10bit:1, 11bit:1)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  4  (1bit:2, 2bit:2)
  DECR:  2  (2bit:2)
  Data transfer : 86

 === array / memory ===
  read  :  8
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,636
    Sequential        :        708
    Combinational     :        928

  Latency Index       :          4
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     2.66ns

  Net                 :      1,372
  Pin Pair            :      2,978

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 1,636 (FU: 624 + REG: 708 + MUX: 280 + DEC: 9 + MISC: 15) + pin pair 2,978(net 1,372) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  3  (2bit:1, 32bit:2)
  +  :  3  (32bit:3)
  *  :  2  (9bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  2  (1bit:2)
  INCR:  4  (2bit:4)
  Data transfer : 85

 === array / memory ===
  read  :  4
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,739
    Sequential        :        750
    Combinational     :      1,989

  Latency Index       :         10
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.5925ns

  Net                 :      2,175
  Pin Pair            :      4,700

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,739 (FU: 1,699 + REG: 750 + MUX: 252 + DEC: 0 + MISC: 38) + pin pair 4,700(net 2,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	19 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  2  (32bit:2)
  +  :  6  (10bit:2, 32bit:4)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  1  (1bit:1)
  INCR:  2  (2bit:2)
  Data transfer : 95

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      3,930
    Sequential        :        738
    Combinational     :      3,192

  Latency Index       :          4
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   5.9085ns

  Net                 :      3,175
  Pin Pair            :      6,600

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 3,930 (FU: 2,960 + REG: 738 + MUX: 199 + DEC: 0 + MISC: 33) + pin pair 6,600(net 3,175) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	33 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  5  (2bit:3, 32bit:2)
  +  :  6  (32bit:6)
  *  :  5  (8bit:1, 9bit:4)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  ~&>:  3  (1bit:3)
  |> :  3  (23bit:3)
  &  :  3  (1bit:3)
  ~|>:  3  (1bit:3)
  INCR:  6  (2bit:6)
  Data transfer : 121

 === array / memory ===
  read  :  6
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      2,907
    Sequential        :        744
    Combinational     :      2,163

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   5.7483ns

  Net                 :      2,403
  Pin Pair            :      5,113

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 2,907 (FU: 1,829 + REG: 744 + MUX: 293 + DEC: 0 + MISC: 41) + pin pair 5,113(net 2,403) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	29 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

"../benchmarks/sobel/sobel.c", line 49: Warning: variable 'input_row' unused in process sobel <W2601>
option -c1000 -s sobel.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (sobel.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  6  (8bit:1, 32bit:5)
  >  :  4  (32bit:4)
  -- :  1  (32bit:1)
  <  :  3  (32bit:3)
  ++ :  3  (32bit:3)
  <= :  2  (32bit:2)
  +  :  9  (32bit:9)
  *  :  2  (8bit:2)
  Data transfer : 78

 === array / memory ===
  read  :  5
  write :  4
I_BT4383: Generate memory library file / memory constraint file.
	sobel-auto.MLIB
	sobel-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  7  (8bit:2, 9bit:2, 10bit:1, 11bit:2)
  +  :  6  (8bit:2, 9bit:1, 10bit:1, 11bit:2)
  ~  :  1  (8bit:1)
  &> :  2  (1bit:2)
  |> :  3  (1bit:1, 2bit:2)
  Data transfer : 75
I_BT4382: Generate functional unit library files / functional unit constraint files.
	sobel-auto.FLIB
	sobel-auto.FCNT
	sobel-amacro-auto.FLIB
	sobel-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 1 / 1 / 1.00

  Module Name         : sobel
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        974
    Sequential        :        192
    Combinational     :        782

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :    2.614ns

  Net                 :        752
  Pin Pair            :      1,593

  Port                :         34
    In                :         26
    Out               :          8

TOTAL AREA 974 (FU: 736 + REG: 192 + MUX: 44 + DEC: 0 + MISC: 2) + pin pair 1,593(net 752) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	30 information  exist
	 1 tips         exist
	---> SEE sobel.err FILE and sobel.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [sobel] #####

