;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -77, <-420
	SUB #-0, 36
	ADD 470, 60
	ADD 470, 60
	MOV @127, @100
	DJN <127, 8
	SUB @127, 106
	SLT 121, 0
	SLT 410, -760
	SLT 410, -760
	MOV -7, <-20
	MOV -7, <-20
	MOV -77, <-420
	MOV -77, <-420
	MOV -77, <-420
	MOV -77, <-420
	MOV -77, <-420
	MOV -77, <-420
	CMP -7, <-20
	DJN 7, @-23
	SUB @121, -103
	SLT 121, 0
	SUB @121, -103
	ADD #0, -33
	ADD #0, -33
	ADD #0, -33
	ADD #0, -33
	DJN -301, @-20
	SUB <0, 310
	ADD 270, 60
	SUB @0, @2
	DJN 7, @-23
	SUB @11, -5
	SUB -12, @10
	SLT 121, 0
	SUB @11, -5
	DAT #-0, #903
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
	SLT 121, 0
	JMN @12, #200
	SUB 0, 125
	MOV 11, 200
	CMP -7, <-420
