#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 14 14:06:01 2019
# Process ID: 29366
# Log file: /home/s1554371/Processor/vivado.log
# Journal file: /home/s1554371/Processor/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1554371/Processor/Processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5908.062 ; gain = 140.719 ; free physical = 18818 ; free virtual = 89619
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file /home/s1554371/Processor/Complete_Demo_ROM.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5964.609 ; gain = 54.547 ; free physical = 18065 ; free virtual = 89214
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7 s
WARNING: Too many words specified in data file /home/s1554371/Processor/Complete_Demo_ROM.txt
run: Time (s): cpu = 00:11:32 ; elapsed = 00:18:32 . Memory (MB): peak = 5966.398 ; gain = 0.000 ; free physical = 7695 ; free virtual = 89137
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 7 s
run: Time (s): cpu = 00:05:42 ; elapsed = 00:06:45 . Memory (MB): peak = 5972.691 ; gain = 0.000 ; free physical = 12326 ; free virtual = 88890
add_wave {{/top_tb/uut/Processor_1/BUS_DATA}} 
add_wave {{/top_tb/uut/Processor_1/AluOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {/home/s1554371/Processor/top_tb_behav.wcfg}
run 1.1 s
run: Time (s): cpu = 00:05:09 ; elapsed = 00:06:55 . Memory (MB): peak = 5988.605 ; gain = 0.000 ; free physical = 11337 ; free virtual = 88598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer(InitialIterruptRate=10)
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1.1 s
run: Time (s): cpu = 00:04:44 ; elapsed = 00:05:43 . Memory (MB): peak = 5995.613 ; gain = 5.000 ; free physical = 11353 ; free virtual = 88598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer(InitialIterruptRate=5)
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.4 s
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 5995.617 ; gain = 0.000 ; free physical = 14878 ; free virtual = 88596
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer(InitialIterruptRate=5)
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.4 s
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 6010.996 ; gain = 0.000 ; free physical = 15023 ; free virtual = 88526
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer(InitialIterruptRate=5)
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.4 s
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 6016.000 ; gain = 0.000 ; free physical = 14864 ; free virtual = 88502
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
xvlog -m64 --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/sources_1/new/Generic_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generic_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sources_1/new/IR_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/IRTransmitterSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/IR_interface_1_car/IR_interface_1_car.srcs/sources_1/new/CarParameterSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarParameterSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1554371/Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 0cc3031f607c458b8c95f3ad21f5667c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer(InitialIterruptRate=5)
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=11...
Compiling module xil_defaultlib.CarParameterSelector
Compiling module xil_defaultlib.Generic_counter(COUNTER_WIDTH=24...
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR_driver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s1554371/Processor/Processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/s1554371/Processor/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config /home/s1554371/Processor/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.4 s
run: Time (s): cpu = 00:01:51 ; elapsed = 00:02:07 . Memory (MB): peak = 6021.004 ; gain = 0.000 ; free physical = 13725 ; free virtual = 88513
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 15:41:57 2019...
