// Seed: 972254971
module module_0 ();
  tri [1 : -1] id_1;
  wire id_2;
  assign id_1 = id_1;
  assign id_1 = 1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd84,
    parameter id_4 = 32'd37
) (
    input supply1 id_0
    , _id_4,
    input tri0 id_1,
    input tri0 _id_2
);
  wire [id_4 : id_2] id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    deassign id_4;
  end
  assign id_4 = id_2;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri1 id_7
);
  assign id_4 = -1;
  module_0 modCall_1 ();
  logic [-1 : -1] id_9;
endmodule
