// Seed: 3426254493
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  assign id_4 = 1;
  tri id_5 = {1, 1} - 1, id_6 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  wire id_2;
  buf (id_1, id_2);
  module_0(
      id_2, id_1, id_1
  );
endmodule
module module_2 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    output supply0 id_3,
    output uwire id_4
);
  assign id_4 = $display();
endmodule
macromodule module_3 (
    output tri0 id_0,
    output wand id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    output wand id_9,
    input tri0 id_10,
    input logic id_11,
    input uwire id_12,
    output tri0 id_13
);
  always while (1);
  module_2(
      id_8, id_9, id_0, id_9, id_9
  );
  always_comb begin
    force id_7[1].id_10 = id_11;
  end
  id_15(
      .id_0(id_4),
      .id_1(1),
      .id_2(1),
      .id_3(id_8),
      .id_4(1),
      .id_5(""),
      .id_6("" & id_6),
      .id_7((id_2)),
      .id_8(1),
      .id_9(),
      .id_10(id_12)
  );
endmodule
