// Seed: 3127197545
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3, id_4, id_5, id_6, id_7;
  assign module_1.type_0 = 0;
  logic [7:0][~  (  -1 'b0 )] id_8, id_9;
  id_10(
      id_6
  );
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    output uwire id_10
);
  wire id_12;
  assign id_3 = -1;
  module_0 modCall_1 (id_12);
endmodule
