/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * SE1000 SoC common clock handling
 *
 * Copyright (C) 2020 siengine
 *
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#ifndef __CLK_SE1000_COMMON_H_
#define __CLK_SE1000_COMMON_H_

#include <linux/kernel.h>

/* system clock and reset controller base */
#define SMP_SS_PLL_BASE			(0x58100000)
/* saf pll base */
#define SAF_SS_CSR_BASE			(0x32070000)
#define AUD_SS_CTRL_BASE		(0x5C3F0000)
#define MDP_SS_MISC_BASE		(0xE6D80000)

#define CLK_DIVIDER_MASK		0x000000FF
#define CLK_DIVIDER_POS			0
#define CLK_SEL_MASK			0x00000100
#define CLK_SEL_POS			8
#define CLK_GATE_MASK			0x00010000
#define CLK_GATE_POS			16
/* 0: pll0, 1: pll1 */
#define PLL_SEL_MASK			(1 << 9)
#define PLL_SEL_SHIFT			9

#define RST_DEASSERT			0
#define RST_ASSERT			1

/* apss0_pll0 */
#define APSS0_PLL0_BASE		(0x00000)

#define PLL_DSMEN			BIT(11)
#define PLL_DACEN			BIT(10)
#define FOUT4HASEEN			BIT(9)
#define FOUTPOSTDIVEN			BIT(8)
#define REFDIV_MASK			0x3F
#define FBDIV_MASK			0xFFF
#define FRAC_MASK			0xFFFFFF
#define POSTDIV1_MASK			0x7
#define POSTDIV2_MASK			0x70
#define POSTDIV2_SHIFT			4
#define PLLEN				BIT(0)
#define PLLLOCK				BIT(0)

#define STEP_LEN_SHIFT			8
#define STEP_CLK_ON_SHIFT		4
#define STEP_BYPASS_SHIFT		0
#define STEP_CLK_ON_MASK		BIT(4)
#define STEP_CLK_ON				1
#define STEP_CLK_OFF			0
#define STEP_BYPASS_ON			BIT(0)
#define STEP_BYPASS_OFF			0
#define STEP_SOFT_RST			BIT(4)
#define STEP_CLK_CHANGE			BIT(0)

#define STEP_LEN				(100)

#define BCPU_STEP_NUM(pll_clk)		7
#define BCPU_MAX_STEP(pll_clk)		7

#define LCPU_STEP_NUM(pll_clk)		8
#define LCPU_MAX_STEP(pll_clk)		8

#define STEP_NUM(pll_clk)		((pll_clk) / (100 * 1000000))
#define MAX_STEP(pll_clk)		((pll_clk) / (100 * 1000000))

#define APSS0_PLL0_PLLCFG0			(0x0000)
#define APSS0_PLL0_PLLCFG1			(0x0004)
#define APSS0_PLL0_PLLCFG2			(0x0008)
#define APSS0_PLL0_PLLCFG3			(0x000C)
#define APSS0_PLL0_PLLCFG4			(0x0010)
#define APSS0_PLL0_PLLCFG5			(0x0014)
#define AP0_SS_CLK_CORE5			(0x2000)
#define AP0_SS_CLK_CORE4			(0x2004)
#define AP0_SS_CLK_CORE3			(0x2008)
#define AP0_SS_CLK_CORE2			(0x200c)
#define AP0_SS_RST_N_CORE5			(0x3000)
#define AP0_SS_RST_N_CORE4			(0x3004)
#define AP0_SS_RST_N_CORE3			(0x3008)
#define AP0_SS_RST_N_CORE2			(0x300c)
#define SAF_SS_SAF_RST_N			(0x3010)
#define SAF_SS_SAF_CPU_RST_N			(0x3014)
#define AP0_SS_CLK_CORE5_I_STEPCFG0		(0x5000)
#define AP0_SS_CLK_CORE5_I_STEPCFG1		(0x5004)
#define AP0_SS_CLK_CORE5_I_STEPCFG2		(0x5008)
#define AP0_SS_CLK_CORE5_I_STEPCFG3		(0x500C)
#define AP0_SS_CLK_CORE4_I_STEPCFG0		(0x5010)
#define AP0_SS_CLK_CORE4_I_STEPCFG1		(0x5014)
#define AP0_SS_CLK_CORE4_I_STEPCFG2		(0x5018)
#define AP0_SS_CLK_CORE4_I_STEPCFG3		(0x501C)
#define AP0_SS_CLK_CORE3_I_STEPCFG0		(0x5020)
#define AP0_SS_CLK_CORE3_I_STEPCFG1		(0x5024)
#define AP0_SS_CLK_CORE3_I_STEPCFG2		(0x5028)
#define AP0_SS_CLK_CORE3_I_STEPCFG3		(0x502C)
#define AP0_SS_CLK_CORE2_I_STEPCFG0		(0x5030)
#define AP0_SS_CLK_CORE2_I_STEPCFG1		(0x5034)
#define AP0_SS_CLK_CORE2_I_STEPCFG2		(0x5038)
#define AP0_SS_CLK_CORE2_I_STEPCFG3		(0x503C)
#define APSS0_PLL0_CNTCFG0			(0x6000)
#define APSS0_PLL0_CNTCFG1			(0x6004)
#define APSS0_PLL0_CNTCFG2			(0x6008)

/* apss0_pll1 */
#define APSS0_PLL1_PLLCFG0			(0x10000)
#define APSS0_PLL1_PLLCFG1			(0x10004)
#define APSS0_PLL1_PLLCFG2			(0x10008)
#define APSS0_PLL1_PLLCFG3			(0x1000C)
#define APSS0_PLL1_PLLCFG4			(0x10010)
#define APSS0_PLL1_PLLCFG5			(0x10014)
#define AP0_SS_CLK_CORE1			(0x12000)
#define AP0_SS_CLK_CORE0			(0x12004)
#define AP0_SS_RST_N_CORE1			(0x13000)
#define AP0_SS_RST_N_CORE0			(0x13004)
#define AP0_SS_CLK_CORE1_I_STEPCFG0		(0x15000)
#define AP0_SS_CLK_CORE1_I_STEPCFG1		(0x15004)
#define AP0_SS_CLK_CORE1_I_STEPCFG2		(0x15008)
#define AP0_SS_CLK_CORE1_I_STEPCFG3		(0x1500C)
#define AP0_SS_CLK_CORE0_I_STEPCFG0		(0x15010)
#define AP0_SS_CLK_CORE0_I_STEPCFG1		(0x15014)
#define AP0_SS_CLK_CORE0_I_STEPCFG2		(0x15018)
#define AP0_SS_CLK_CORE0_I_STEPCFG3		(0x1501C)
#define APSS0_PLL1_CNTCFG0			(0x16000)
#define APSS0_PLL1_CNTCFG1			(0x16004)
#define APSS0_PLL1_CNTCFG2			(0x16008)

/* apss0_pll2 */
#define APSS0_PLL2_PLLCFG0			(0x20000)
#define APSS0_PLL2_PLLCFG1			(0x20004)
#define APSS0_PLL2_PLLCFG2			(0x20008)
#define APSS0_PLL2_PLLCFG3			(0x2000C)
#define APSS0_PLL2_PLLCFG4			(0x20010)
#define APSS0_PLL2_PLLCFG5			(0x20014)
#define AP0_SS_CLK_SCLK				(0x22000)
#define AP0_SS_CLK_PCLK				(0x22004)
#define AP0_SS_CLK_ATCLK			(0x22008)
#define AP0_SS_CLK_GIC				(0x2200c)
#define AP0_SS_CLK_PERIPH			(0x22010)
#define AP0_SS_CLK_PDBG				(0x22014)
#define AP0_SS_RST_N_SCLK			(0x23000)
#define AP0_SS_RST_N_PCLK			(0x23004)
#define AP0_SS_RST_N_ATCLK			(0x23008)
#define AP0_SS_RST_N_GIC			(0x2300c)
#define AP0_SS_RST_N_PDBG			(0x23010)
#define AP0_SS_RST_N_PERIPH			(0x23014)
#define AP0_SS_CLK_SCLK_I_STEPCFG0		(0x25000)
#define AP0_SS_CLK_SCLK_I_STEPCFG1		(0x25004)
#define AP0_SS_CLK_SCLK_I_STEPCFG2		(0x25008)
#define AP0_SS_CLK_SCLK_I_STEPCFG3		(0x2500C)
#define APSS0_PLL2_CNTCFG0			(0x26000)
#define APSS0_PLL2_CNTCFG1			(0x26004)
#define APSS0_PLL2_CNTCFG2			(0x26008)

/* apss1_pll0 */
#define APSS1_PLL0_PLLCFG0			(0x30000)
#define APSS1_PLL0_PLLCFG1			(0x30004)
#define APSS1_PLL0_PLLCFG2			(0x30008)
#define APSS1_PLL0_PLLCFG3			(0x3000C)
#define APSS1_PLL0_PLLCFG4			(0x30010)
#define APSS1_PLL0_PLLCFG5			(0x30014)
#define AP1_SS_CLK_CORE1			(0x32000)
#define AP1_SS_CLK_CORE0			(0x32004)
#define AP1_SS_RST_N_CORE1			(0x33000)
#define AP1_SS_RST_N_CORE0			(0x33004)
#define AP1_SS_CLK_CORE1_I_STEPCFG0		(0x35000)
#define AP1_SS_CLK_CORE1_I_STEPCFG1		(0x35004)
#define AP1_SS_CLK_CORE1_I_STEPCFG2		(0x35008)
#define AP1_SS_CLK_CORE1_I_STEPCFG3		(0x3500C)
#define AP1_SS_CLK_CORE0_I_STEPCFG0		(0x35010)
#define AP1_SS_CLK_CORE0_I_STEPCFG1		(0x35014)
#define AP1_SS_CLK_CORE0_I_STEPCFG2		(0x35018)
#define AP1_SS_CLK_CORE0_I_STEPCFG3		(0x3501C)
#define APSS1_PLL0_CNTCFG0			(0x36000)
#define APSS1_PLL0_CNTCFG1			(0x36004)
#define APSS1_PLL0_CNTCFG2			(0x36008)

/* apss1_pll1 */
#define APSS1_PLL1_PLLCFG0			(0x40000)
#define APSS1_PLL1_PLLCFG1			(0x40004)
#define APSS1_PLL1_PLLCFG2			(0x40008)
#define APSS1_PLL1_PLLCFG3			(0x4000C)
#define APSS1_PLL1_PLLCFG4			(0x40010)
#define APSS1_PLL1_PLLCFG5			(0x40014)
#define AP1_SS_CLK_SCLK				(0x42000)
#define AP1_SS_CLK_PCLK				(0x42004)
#define AP1_SS_CLK_ATCLK			(0x42008)
#define AP1_SS_CLK_GIC				(0x4200c)
#define AP1_SS_CLK_PDBG				(0x42010)
#define AP1_SS_CLK_PERIPH			(0x42014)
#define AP1_SS_RST_N_SCLK			(0x43000)
#define AP1_SS_RST_N_PCLK			(0x43004)
#define AP1_SS_RST_N_ATCLK			(0x43008)
#define AP1_SS_RST_N_GIC			(0x4300c)
#define AP1_SS_RST_N_PDBG			(0x43010)
#define AP1_SS_RST_N_PERIPH			(0x43014)
#define AP1_SS_CLK_SCLK_I_STEPCFG0		(0x45000)
#define AP1_SS_CLK_SCLK_I_STEPCFG1		(0x45004)
#define AP1_SS_CLK_SCLK_I_STEPCFG2		(0x45008)
#define AP1_SS_CLK_SCLK_I_STEPCFG3		(0x4500C)
#define APSS1_PLL1_CNTCFG0			(0x46000)
#define APSS1_PLL1_CNTCFG1			(0x46004)
#define APSS1_PLL1_CNTCFG2			(0x46008)

/* DDR_pll */
#define DDR_PLL_PLLCFG0				(0x50000)
#define DDR_PLL_PLLCFG1				(0x50004)
#define DDR_PLL_PLLCFG2				(0x50008)
#define DDR_PLL_PLLCFG3				(0x5000C)
#define DDR_PLL_PLLCFG4				(0x50010)
#define DDR_PLL_PLLCFG5				(0x50014)
#define DDR_PLL_SSMCFG0				(0x50020)
#define DDR_PLL_SSMCFG1				(0x50024)
#define DDR0_SS_DDR_CFG_CLK			(0x52008)
#define DDR0_SS_DDR_LOW_CLK			(0x5200C)
#define DDR1_SS_DDR_CFG_CLK			(0x52018)
#define DDR1_SS_DDR_LOW_CLK			(0x5201C)
#define NOC_WRAP_DDRNOC_MAIN_CLK		(0x52020)
#define NOC_WRAP_GPUNOC_MAIN_CLK		(0x52024)
#define NOC_WRAP_DDR_LINK_CLK			(0x52028)
#define DDR0_SS_DDR_CTL_CORE_ARST		(0X53000)
#define DDR0_SS_DDR_CTL_CFG_RST			(0X53004)
#define DDR0_SS_DDR_PHY_RST			(0X53008)
#define DDR1_SS_DDR_CTL_CORE_ARST		(0X5300C)
#define DDR1_SS_DDR_CTL_CFG_RST			(0X53010)
#define DDR1_SS_DDR_PHY_RST			(0X53014)
#define DDR_PLL_CNTCFG0				(0x56000)
#define DDR_PLL_CNTCFG1				(0x56004)
#define DDR_PLL_CNTCFG2				(0x56008)

/* GPU0_PLL_OUT */
#define GPU0_PLL_PLLCFG0			(0x60000)
#define GPU0_PLL_PLLCFG1			(0x60004)
#define GPU0_PLL_PLLCFG2			(0x60008)
#define GPU0_PLL_PLLCFG3			(0x6000C)
#define GPU0_PLL_PLLCFG4			(0x60010)
#define GPU0_PLL_PLLCFG5			(0x60014)
#define GPU0_SS_GPU0_CLK			(0x62000)
#define GPU0_SS_GPU0_RESETN			(0x63000)
#define GPU0_SS_GPU0_CLK_STEPCFG0		(0x65000)
#define GPU0_SS_GPU0_CLK_STEPCFG1		(0x65004)
#define GPU0_SS_GPU0_CLK_STEPCFG2		(0x65008)
#define GPU0_SS_GPU0_CLK_STEPCFG3		(0x6500C)
#define GPU0_PLL_CNTCFG0			(0x66000)
#define GPU0_PLL_CNTCFG1			(0x66004)
#define GPU0_PLL_CNTCFG2			(0x66008)

/* GPU1_PLL_OUT */
#define GPU1_PLL_PLLCFG0			(0x70000)
#define GPU1_PLL_PLLCFG1			(0x70004)
#define GPU1_PLL_PLLCFG2			(0x70008)
#define GPU1_PLL_PLLCFG3			(0x7000C)
#define GPU1_PLL_PLLCFG4			(0x70010)
#define GPU1_PLL_PLLCFG5			(0x70014)
#define GPU1_SS_GPU1_CLK			(0x72000)
#define GPU1_SS_GPU1_RESETN			(0x73000)
#define GPU1_SS_GPU1_CLK_STEPCFG0		(0x75000)
#define GPU1_SS_GPU1_CLK_STEPCFG1		(0x75004)
#define GPU1_SS_GPU1_CLK_STEPCFG2		(0x75008)
#define GPU1_SS_GPU1_CLK_STEPCFG3		(0x7500C)
#define GPU1_PLL_CNTCFG0			(0x76000)
#define GPU1_PLL_CNTCFG1			(0x76004)
#define GPU1_PLL_CNTCFG2			(0x76008)

/* AUDIO_PLL_OUT */
#define AUDIO_PLL_PLLCFG0			(0x80000)
#define AUDIO_PLL_PLLCFG1			(0x80004)
#define AUDIO_PLL_PLLCFG2			(0x80008)
#define AUDIO_PLL_PLLCFG3			(0x8000C)
#define AUDIO_PLL_PLLCFG4			(0x80010)
#define AUDIO_PLL_PLLCFG5			(0x80014)
#define AUD_SS_AUD_PLL_CLK			(0x82000)
#define AUDIO_PLL_CNTCFG0			(0x86000)
#define AUDIO_PLL_CNTCFG1			(0x86004)
#define AUDIO_PLL_CNTCFG2			(0x86008)

/* PCIE_PLL_OUT */
#define PCIE_PLL_PLLCFG0			(0x90000)
#define PCIE_PLL_PLLCFG1			(0x90004)
#define PCIE_PLL_PLLCFG2			(0x90008)
#define PCIE_PLL_PLLCFG3			(0x9000C)
#define PCIE_PLL_PLLCFG4			(0x90010)
#define PCIE_PLL_PLLCFG5			(0x90014)
#define PCIE_PLL_SSMCFG0			(0x90020)
#define PCIE_PLL_SSMCFG1			(0x90024)
#define PCIE_PLL_LJPCFG0			(0x90030)
#define PCIE_PLL_LJPCFG1			(0x90034)
#define PCIE_PLL_LJPSTAT			(0x90038)
#define PCIE_SS_PCIE_PHY_REF_ALT_CLK		(0x92000)
#define PCIE_PLL_CNTCFG0			(0x96000)
#define PCIE_PLL_CNTCFG1			(0x96004)
#define PCIE_PLL_CNTCFG2			(0x96008)

/* USB_PLL_OUT */
#define USB_PLL_PLLCFG0				(0xA0000)
#define USB_PLL_PLLCFG1				(0xA0004)
#define USB_PLL_PLLCFG2				(0xA0008)
#define USB_PLL_PLLCFG3				(0xA000C)
#define USB_PLL_PLLCFG4				(0xA0010)
#define USB_PLL_PLLCFG5				(0xA0014)
#define USB3_SS_USB3_UTMI_REF_CLK		(0xA2000)
#define USB2_SS_USB2_PHY_CLK			(0xA2004)
#define USB_PLL_CNTCFG0				(0xA6000)
#define USB_PLL_CNTCFG1				(0xA6004)
#define USB_PLL_CNTCFG2				(0xA6008)

/* LH_PLL0_OUT, LH_PLL1_OUT, LH_PLL2_OUT */
#define LH_PLL0_PLLCFG0				(0xC0000)
#define LH_PLL0_PLLCFG1				(0xC0004)
#define LH_PLL0_PLLCFG2				(0xC0008)
#define LH_PLL0_PLLCFG3				(0xC000C)
#define LH_PLL0_PLLCFG4				(0xC0010)
#define LH_PLL0_PLLCFG5				(0xC0014)

#define LH_PLL1_PLLCFG0				(0xC0400)
#define LH_PLL1_PLLCFG1				(0xC0404)
#define LH_PLL1_PLLCFG2				(0xC0408)
#define LH_PLL1_PLLCFG3				(0xC040C)
#define LH_PLL1_PLLCFG4				(0xC0410)
#define LH_PLL1_PLLCFG5				(0xC0414)

#define LH_PLL2_PLLCFG0				(0xC0800)
#define LH_PLL2_PLLCFG1				(0xC0804)
#define LH_PLL2_PLLCFG2				(0xC0808)
#define LH_PLL2_PLLCFG3				(0xC080C)
#define LH_PLL2_PLLCFG4				(0xC0810)
#define LH_PLL2_PLLCFG5				(0xC0814)

#define MDP_SS_D71_AXI0_CLK			(0xC2000)
#define MDP_SS_D71_AXI1_CLK			(0xC2004)
#define MDP_SS_D71_AXI2_CLK			(0xC2008)
#define MDP_SS_MDP_APB_CLK			(0xC200C)
#define MDP_SS_HDCP_AXI_CLK			(0xC2010)
#define MDP_SS_DPHY_REF_CLK			(0xC2014)
#define MDP_SS_DPHY_CFG_CLK			(0xC2018)
#define MDP_SS_DPTXPHY_MBIST_CLK0		(0xC201C)
#define MDP_SS_DPHY_MBIST_CLK			(0xC2020)
#define VPU_SS_VPU_DEC_AXI_CLK			(0xC2100)
#define VPU_SS_VPU_DEC_CORE_CLK			(0xC2104)
#define VPU_SS_VPU_DEC_APB_CLK			(0xC2108)
#define VPU_SS_VPU_ENC_AXI_CLK			(0xC210C)
#define VPU_SS_VPU_ENC_CORE_CLK			(0xC2110)
#define VPU_SS_VPU_ENC_APB_CLK			(0xC2114)
#define USB2_SS_USB2_AXI_CLK			(0xC2200)
#define USB3_SS_USB3_BUS_CLK			(0xC2300)
#define USB3_SS_USB3_APB_CLK			(0xC2304)
#define USB3_SS_USB3_CTR_REF_CLK		(0xC2308)
#define USB3_SS_USB3_CTRL_MBIST_CLK		(0xC230C)
#define SMP_SS_SMP_CM4_CLK			(0xC2400)
#define SMP_SS_SMP_CLK				(0xC2404)
#define SMP_SS_SMP_SC_CLK			(0xC2408)
#define SMP_SS_TOP_MODULE_CLK			(0xC240C)
#define CISP_SS_CISP_AXI_CLK			(0xC2500)
#define CISP_SS_CISP_APB_CLK			(0xC2504)
#define CISP_SS_CISP_AHB_CLK			(0xC2508)
#define CISP_SS_CISP_PIXEL_CLK			(0xC250C)
#define CISP_SS_CISP_DPHY_CFG_CLK		(0xC2510)
#define CISP_SS_CISP_DPHY_REF_CLK		(0xC2514)
#define PCIE_SS_PCIE_CTR_AUX_CLK		(0xC2700)
#define PCIE_SS_PCIE_CTR_AXI_ACLK		(0xC2704)
#define PCIE_SS_PCIE_CTR_AHB_HCLK		(0xC2708)
#define PCIE_SS_PCIE_PHY_APB_PCLK		(0xC270C)
#define NPU1_SS_NPU1_TT_CLK			(0xC2900)
#define NPU1_SS_NPU1_DBG_CLK			(0xC2904)
#define AUD_SS_AUD_DSP_CLK			(0xC2A00)
#define AUD_SS_AUD_CLK				(0xC2A04)
#define SFC_SS_MAINCLK				(0xC2B00)
#define SFC_SS_IPSCLK				(0xC2B04)
#define SFC_SS_MSHCCLK				(0xC2B08)
#define SFC_SS_MSHC_TX_CLK			(0xC2B0C)
#define SFC_SS_UFSHCCLK				(0xC2B10)
#define SFC_SS_SFC_AHB_SLV_CLK			(0xC2B14)
#define SFC_SS_SFC_SMMU_CLK			(0xC2B18)
#define SFC_SS_SFC_UFS_TX_MBIST_CLK		(0xC2B1C)
#define SFC_SS_SFC_UFS_RX_MBIST_CLK		(0xC2B20)
#define PERI1_SS_PERI1_AXI_CLK			(0xC2C00)
#define PERI1_SS_PERI1_AHB_CLK			(0xC2C04)
#define PERI1_SS_PERI1_APB_CLK			(0xC2C08)
#define PERI1_SS_PERI1_TIM_CLK			(0xC2C0C)
#define PERI1_SS_PERI1_REF_CLK			(0xC2C10)
#define PERI0_SS_PERI0_AHB_CLK			(0xC2D00)
#define PERI0_SS_PERI0_APB_CLK			(0xC2D04)
#define PERI2_SS_PERI2_AHB_CLK			(0xC2E00)
#define PERI2_SS_PERI2_APB_CLK			(0xC2E04)
#define DBG_SS_CLK_CS				(0xC2F00)
#define DBG_SS_TRACECLK				(0xC2F04)
#define PINMUX_GPCLK0				(0xC2F08)
#define PINMUX_GPCLK1				(0xC2F0C)
#define PINMUX_GPCLK2				(0xC2F10)
#define PINMUX_GPCLK3				(0xC2F14)
#define PINMUX_GPCLK4				(0xC2F18)
#define PINMUX_GPCLK5				(0xC2F1C)
#define PINMUX_GPCLK6				(0xC2F20)
#define PINMUX_GPCLK7				(0xC2F24)
#define NOC_WRAP_SYSNOC_MAIN_CLK		(0xC2F28)
#define NOC_WRAP_AP0NOC_SERVICE_CLK		(0xC2F2C)
#define NOC_WRAP_AP1NOC_SERVICE_CLK		(0xC2F30)
#define MDP_SS_MDP_RSTN				(0xC3000)
#define VPU_SS_VPU_DEC_AXI_RST			(0xC3100)
#define VPU_SS_VPU_DEC_CORE_RST			(0xC3104)
#define VPU_SS_VPU_DEC_APB_RST			(0xC3108)
#define VPU_SS_VPU_ENC_AXI_RST			(0xC310C)
#define VPU_SS_VPU_ENC_CORE_RST			(0xC3110)
#define VPU_SS_VPU_ENC_APB_RST			(0xC3114)
#define USB2_SS_USB2_AXI_RST			(0xC3200)
#define USB2_SS_USB2_PRST			(0xC3204)
#define USB2_SS_PHYREF_RESET	USB2_SS_USB2_PRST
#define USB2_SS_USB2_POR			(0xC3208)
#define USB3_SS_USB3_VCC_RST			(0xC3300)
#define USB3_SS_USB3_APB_RST			(0xC3304)
#define USB3_SS_USB3_POR			(0xC3308)
#define SMP_SS_SMP_FUNC_RST			(0xC3400)
#define SMP_SS_SMP_RST				(0xC3404)
#define CISP_SS_CISP_RESETN			(0xC3500)
#define PCIE_SS_PCIE_PHY_RESETN			(0xC3700)
#define PCIE_SS_PCIE_AHB_HRESETN		(0xC3704)
#define PCIE_SS_PCIE_APB_PESETN			(0xC3708)
#define PCIE_SS_PCIE_CTR0_PESET_N		(0xC370C)
#define PCIE_SS_PCIE_CTR1_RESET_N		(0xC3710)
#define PCIE_SS_PCIE_CTR2_RESET_N		(0xC3714)
#define PCIE_SS_PCIE_CTR3_RESET_N		(0xC3718)
#define PCIE_SS_PCIE_CTR0_POWER_UP_RST		(0xC371C)
#define PCIE_SS_PCIE_CTR1_POWER_UP_RST		(0xC3720)
#define PCIE_SS_PCIE_CTR2_POWER_UP_RST		(0xC3724)
#define PCIE_SS_PCIE_CTR3_POWER_UP_RST		(0xC3728)
#define PCIE_SS_PCIE_CTR0_BUTTON_RST		(0xC372C)
#define PCIE_SS_PCIE_CTR1_BUTTON_RST		(0xC3730)
#define PCIE_SS_PCIE_CTR2_BUTTON_RST		(0xC3734)
#define PCIE_SS_PCIE_CTR3_BUTTON_RST		(0xC3738)
#define NPU0_SS_NPU0_RST			(0xC3800)
#define NPU1_SS_NPU1_RST			(0xC3900)
#define NPU1_SS_NPU1_CORE_RST			(0xC3904)
#define AUD_SS_AUD_RST				(0xC3A00)
#define AUD_SS_AUD_DSP0_RST			(0xC3A04)
#define AUD_SS_AUD_DSP1_RST			(0xC3A08)
#define SFC_SS_MAINRESETN			(0xC3B00)
#define SFC_SS_IPSRESETN			(0xC3B04)
#define SFC_SS_MSHC_TX_RESETN			(0xC3B08)
#define SFC_SS_MSHCRESETN			(0xC3B0C)
#define SFC_SS_SFC_UFSHC_RESETN			(0xC3B10)
#define SFC_SS_SFC_UFSHC_ARESETN		(0xC3B14)
#define SFC_SS_SFC_UFSHC_LP_RESETN		(0xC3B18)
#define SFC_SS_SFC_AHB_SLV_RESETN		(0xC3B1C)
#define SFC_SS_UFS_RESETN			(0xC3B20)
#define PERI1_SS_PERI1_AXI_RST			(0xC3C00)
#define PERI1_SS_PERI1_AHB_RST			(0xC3C04)
#define PERI1_SS_PERI1_APB_RST			(0xC3C08)
#define PERI1_SS_PERI1_TIM_RST			(0xC3C0C)
#define PERI1_SS_PERI1_REF_RST			(0xC3C10)
#define PERI0_SS_PERI0_AHB_RST			(0xC3D00)
#define PERI0_SS_PERI0_APB_RST			(0xC3D04)
#define PERI2_SS_PERI2_AHB_RST			(0xC3E00)
#define PERI2_SS_PERI2_APB_RST			(0xC3E04)
#define DBG_SS_RST_N_CS				(0xC3F00)
#define DBG_SS_TRESET_N				(0xC3F04)
#define MR_PVT_MST_VM_RSTN_MST			(0xC3F08)
#define VPU_SS_VPU_DEC_CORE_CLK_STEPCFG0	(0xC5000)
#define VPU_SS_VPU_DEC_CORE_CLK_STEPCFG1	(0xC5004)
#define VPU_SS_VPU_DEC_CORE_CLK_STEPCFG2	(0xC5008)
#define VPU_SS_VPU_DEC_CORE_CLK_STEPCFG3	(0xC500C)
#define NPU1_SS_NPU1_TT_CLK_STEPCFG0		(0xC5010)
#define NPU1_SS_NPU1_TT_CLK_STEPCFG1		(0xC5014)
#define NPU1_SS_NPU1_TT_CLK_STEPCFG2		(0xC5018)
#define NPU1_SS_NPU1_TT_CLK_STEPCFG3		(0xC501C)
#define AUD_SS_AUD_DSP_CLK_STEPCFG0		(0xC5020)
#define AUD_SS_AUD_DSP_CLK_STEPCFG1		(0xC5024)
#define AUD_SS_AUD_DSP_CLK_STEPCFG2		(0xC5028)
#define AUD_SS_AUD_DSP_CLK_STEPCFG3		(0xC502C)
#define SMP_SS_SMP_CM4_CLK_STEPCFG0		(0xC5030)
#define SMP_SS_SMP_CM4_CLK_STEPCFG1		(0xC5034)
#define SMP_SS_SMP_CM4_CLK_STEPCFG2		(0xC5038)
#define SMP_SS_SMP_CM4_CLK_STEPCFG3		(0xC503C)
#define IH_PLL_CNTCFG0				(0xC6000)
#define IH_PLL_CNTCFG1				(0xC6004)
#define IH_PLL_CNTCFG2				(0xC6008)

/* GPU2_PLL_OUT */
#define GPU2_PLL_PLLCFG0			(0xE0000)
#define GPU2_PLL_PLLCFG1			(0xE0004)
#define GPU2_PLL_PLLCFG2			(0xE0008)
#define GPU2_PLL_PLLCFG3			(0xE000C)
#define GPU2_PLL_PLLCFG4			(0xE0010)
#define GPU2_PLL_PLLCFG5			(0xE0014)
#define GPU2_SS_GPU2_R2D_CLK			(0xE2000)
#define GPU2_SS_GPU2_R2D_PCLK			(0xE2004)
#define GPU2_SS_GPU2_V2D_CLK			(0xE2008)
#define MDP_SS_DP_AUX16MHZ_CLK			(0xE200C)
#define CISP_SS_CISP_ISP_CORE_CLK		(0xE2010)
#define CISP_SS_CISP_GDC_CORE_CLK		(0xE2014)
#define NPU1_SS_NPU1_SS_CLK			(0xE2018)
#define GPU2_SS_GPU2_R2D_RSTN			(0xE3000)
#define GPU2_SS_GPU2_V2D_RSTN			(0xE3004)
#define GPU2_SS_GPU2_R2D_CLK_STEPCFG0		(0xE3500)
#define GPU2_SS_GPU2_R2D_CLK_STEPCFG1		(0xE3504)
#define GPU2_SS_GPU2_R2D_CLK_STEPCFG2		(0xE3508)
#define GPU2_SS_GPU2_R2D_CLK_STEPCFG3		(0xE350C)
#define GPU2_SS_GPU2_V2D_CLK_STEPCFG0		(0xE3510)
#define GPU2_SS_GPU2_V2D_CLK_STEPCFG1		(0xE3514)
#define GPU2_SS_GPU2_V2D_CLK_STEPCFG2		(0xE3518)
#define GPU2_SS_GPU2_V2D_CLK_STEPCFG3		(0xE351C)
#define CISP_SS_CISP_ISP_CORE_CLK_STEPCFG0	(0xE3520)
#define CISP_SS_CISP_ISP_CORE_CLK_STEPCFG1	(0xE3524)
#define CISP_SS_CISP_ISP_CORE_CLK_STEPCFG2	(0xE3528)
#define CISP_SS_CISP_ISP_CORE_CLK_STEPCFG3	(0xE352C)
#define NPU1_SS_NPU1_SS_CLK_STEPCFG0		(0xE3530)
#define NPU1_SS_NPU1_SS_CLK_STEPCFG1		(0xE3534)
#define NPU1_SS_NPU1_SS_CLK_STEPCFG2		(0xE3538)
#define NPU1_SS_NPU1_SS_CLK_STEPCFG3		(0xE353C)
#define GPU2_PLL_CNTCFG0			(0xE3600)
#define GPU2_PLL_CNTCFG1			(0xE3604)
#define GPU2_PLL_CNTCFG2			(0xE3608)

/* DP_PLL_OUT */
#define DP_PLL_PLLCFG0				(0xE4000)
#define DP_PLL_PLLCFG1				(0xE4004)
#define DP_PLL_PLLCFG2				(0xE4008)
#define DP_PLL_PLLCFG3				(0xE400C)
#define DP_PLL_PLLCFG4				(0xE4010)
#define DP_PLL_PLLCFG5				(0xE4014)
#define MDP_SS_PIXEL1_CLK			(0xE6000)
#define DP_PLL_CNTCFG0				(0xE7600)
#define DP_PLL_CNTCFG1				(0xE7604)
#define DP_PLL_CNTCFG2				(0xE7608)

/* NPU_PLL_OUT */
#define NPU_PLL_PLLCFG0				(0xE8000)
#define NPU_PLL_PLLCFG1				(0xE8004)
#define NPU_PLL_PLLCFG2				(0xE8008)
#define NPU_PLL_PLLCFG3				(0xE800C)
#define NPU_PLL_PLLCFG4				(0xE8010)
#define NPU_PLL_PLLCFG5				(0xE8014)
#define NPU0_SS_NPU0_CLK			(0xEA000)
#define NPU1_SS_NPU1_PLL_CLK			(0xEA004)
#define NPU0_SS_NPU0_CLK_STEPCFG0		(0xEB500)
#define NPU0_SS_NPU0_CLK_STEPCFG1		(0xEB504)
#define NPU0_SS_NPU0_CLK_STEPCFG2		(0xEB508)
#define NPU0_SS_NPU0_CLK_STEPCFG3		(0xEB50C)
#define NPU1_SS_NPU1_PLL_CLK_STEPCFG0		(0xEB510)
#define NPU1_SS_NPU1_PLL_CLK_STEPCFG1		(0xEB514)
#define NPU1_SS_NPU1_PLL_CLK_STEPCFG2		(0xEB518)
#define NPU1_SS_NPU1_PLL_CLK_STEPCFG3		(0xEB51C)
#define NPU_PLL_CNTCFG0				(0xEB600)
#define NPU_PLL_CNTCFG1				(0xEB604)
#define NPU_PLL_CNTCFG2				(0xEB608)

/* SAF_SS_CSR_BASE = 0x32070000 */
#define SAF_CLKSEL			(0x00)
#define SAF_CLKEN			(0x04)
#define SAF_DEVCKEN			(0x08)
#define SAF_SADPCTL			(0x0C)

#define SAF_PLL0_FBDIV			(0x80)
#define SAF_PLL0_CTRL			(0x84)
#define SAF_PLL0_FRAC			(0x88)
#define SAF_PLL1_FBDIV			(0x90)
#define SAF_PLL1_CTRL			(0x94)
#define SAF_PLL1_FRAC			(0x98)
#define SAF_PLL2_FBDIV			(0xA0)
#define SAF_PLL2_CTRL			(0xA4)
#define SAF_PLL2_FRAC			(0xA8)
#define SAF_PLL3_FBDIV			(0xB0)
#define SAF_PLL3_CTRL			(0xB4)
#define SAF_PLL3_FRAC			(0xB8)

#define SAF_PLL_DSMEN			BIT(25)
#define SAF_PLL_DACEN			BIT(24)
#define SAF_POSTDIV1_MASK		(0x7 << 10)
#define SAF_POSTDIV2_MASK		(0x7 << 13)
#define SAF_REFDIV_MASK			(0x3F << 4)
#define SAF_FOUT4HASEEN			BIT(2)
#define SAF_FOUTPOSTDIVEN		BIT(1)
#define SAF_POSTDIV2_SHIFT		13
#define SAF_POSTDIV1_SHIFT		10
#define SAF_REFDIV_SHIFT		4
#define SAF_PLLEN			BIT(0) //PLLEN

#define SAF_CLKSEL_DIV_MASK		BIT(1)
#define SAF_CLKSEL_DIV_SHIFT		(1)
#define SAF_DEVCKEN_MASK		(0x3FFFF)
#define SAF_QSPI_REF_DIV_MASK		(0xFF << 2)
#define SAF_QSPI_REF_DIV_SHIFT		(2)

/* AUD_SS_CTRL_BASE */
#define AUD_SS_I2S_EDVCLK		(0x10)
#define AUD_SS_I2S_EDVCLC		(0x14)
#define AUD_SS_I2S0_MCLK		(0x60)
#define AUD_SS_I2S1_MCLK		(0x64)
#define AUD_SS_I2S2_MCLK		(0x68)
#define AUD_SS_I2S3_MCLK		(0x6C)
#define AUD_SS_I2S4_MCLK		(0x70)
#define AUD_SS_I2S5_MCLK		(0x74)
#define AUD_SS_I2S6_MCLK		(0x78)

#define AUD_SS_DIV_MASK			(0xFF << 1)
#define AUD_SS_DIV_SHIFT		(1)
#define AUD_SS_EN_MASK			(0x1 << 0)

/* MDP_SS_MISC */
#define MDP_SS_CLK_MISC_EN		0x234
#define MDP_SS_CLK_MISC_DIV		0x238
#define MDP_SS_CLK_MISC_DIV_4		0x23c
#endif
