module counter (
  input clock, // input clock signal
  input reset, // input reset signal
  output reg [3:0] count, // output 4-bit counter
  input enable // input enable signal
);

  always @ (posedge clock or posedge reset) begin // always block triggered on positive edge of clock or reset signal
    if (reset) begin // if reset signal is high
      count <= 0; // reset the counter to 0
    end else if (enable) begin // if enable signal is high
      count <= count + 1; // increment counter by 1
    end
  end

endmodule