digraph "CFG for '_Z16kernel_Phi4_Phi6iPdS_dd' function" {
	label="CFG for '_Z16kernel_Phi4_Phi6iPdS_dd' function";

	Node0x54a21c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %0\l  br i1 %15, label %16, label %27\l|{<s0>T|<s1>F}}"];
	Node0x54a21c0:s0 -> Node0x54a4080;
	Node0x54a21c0:s1 -> Node0x54a4110;
	Node0x54a4080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds double, double addrspace(1)* %2, i64 %17\l  %19 = load double, double addrspace(1)* %18, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = fmul contract double %19, %19\l  %21 = fmul contract double %19, %20\l  %22 = fmul contract double %19, %4\l  %23 = fmul contract double %19, %22\l  %24 = fadd contract double %23, %3\l  %25 = fmul contract double %21, %24\l  %26 = getelementptr inbounds double, double addrspace(1)* %1, i64 %17\l  store double %25, double addrspace(1)* %26, align 8, !tbaa !7\l  br label %27\l}"];
	Node0x54a4080 -> Node0x54a4110;
	Node0x54a4110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  ret void\l}"];
}
