{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655914330312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655914330313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 00:12:09 2022 " "Processing started: Thu Jun 23 00:12:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655914330313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655914330313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg_595 -c top_seg_595 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg_595 -c top_seg_595" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655914330314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655914330938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg_595_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/seg_595_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/sim/tb_top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/sim/tb_top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_seg_595 " "Found entity 1: tb_top_seg_595" {  } { { "../sim/tb_top_seg_595.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/sim/tb_top_seg_595.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/rtl/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/rtl/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "../rtl/top_seg_595.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/top_seg_595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/sim/tb_seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/sim/tb_seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_seg_dynamic " "Found entity 1: tb_seg_dynamic" {  } { { "../sim/tb_seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/sim/tb_seg_dynamic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_1MS cnt_1ms seg_dynamic.v(15) " "Verilog HDL Declaration information at seg_dynamic.v(15): object \"CNT_1MS\" differs only in case from object \"cnt_1ms\" in the same scope" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/seg_dynamic.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655914331065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/sim/tb_bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/sim/tb_bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bcd_8421 " "Found entity 1: tb_bcd_8421" {  } { { "../sim/tb_bcd_8421.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/sim/tb_bcd_8421.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/sim/tb_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/sim/tb_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_gen " "Found entity 1: tb_data_gen" {  } { { "../sim/tb_data_gen.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/sim/tb_data_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/top_seg_595/rtl/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/top_seg_595/rtl/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "../rtl/data_gen.v" "" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655914331077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655914331077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_595 " "Elaborating entity \"top_seg_595\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655914331120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen data_gen:data_gen_inst " "Elaborating entity \"data_gen\" for hierarchy \"data_gen:data_gen_inst\"" {  } { { "../rtl/top_seg_595.v" "data_gen_inst" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/top_seg_595.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655914331124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/top_seg_595.v" "seg_595_dynamic_inst" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/top_seg_595.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655914331127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/seg_595_dynamic.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655914331143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/seg_dynamic.v" "bcd_8421_inst" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/seg_dynamic.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655914331147 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "hc595_ctrl_inst hc595_ctrl " "Node instance \"hc595_ctrl_inst\" instantiates undefined entity \"hc595_ctrl\"" {  } { { "../rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "E:/code/workspace_FPGA/top_seg_595/rtl/seg_595_dynamic.v" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655914331170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/top_seg_595/prj/output_files/top_seg_595.map.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/top_seg_595/prj/output_files/top_seg_595.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655914331216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655914331305 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 23 00:12:11 2022 " "Processing ended: Thu Jun 23 00:12:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655914331305 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655914331305 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655914331305 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655914331305 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655914331953 ""}
