{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663701158133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663701158133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 16:12:37 2022 " "Processing started: Tue Sep 20 16:12:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663701158133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1663701158133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_FPGA -c CPU_FPGA " "Command: quartus_sta CPU_FPGA -c CPU_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1663701158133 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1663701158226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1663701158818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1663701158818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701158853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701158853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_FPGA.sdc " "Synopsys Design Constraints File file not found: 'CPU_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1663701159148 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701159149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_PINO CLOCK_PINO " "create_clock -period 1.000 -name CLOCK_PINO CLOCK_PINO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663701159149 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst3\|out_key debouncer:inst3\|out_key " "create_clock -period 1.000 -name debouncer:inst3\|out_key debouncer:inst3\|out_key" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663701159149 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA " "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1663701159149 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663701159149 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1663701159150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663701159152 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1663701159152 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1663701159159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663701159172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663701159172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.590 " "Worst-case setup slack is -8.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.590             -16.894 CLOCK_PINO  " "   -8.590             -16.894 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.233             -52.615 CLOCK_FPGA  " "   -4.233             -52.615 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737             -22.727 debouncer:inst3\|out_key  " "   -1.737             -22.727 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701159175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.087 " "Worst-case hold slack is -6.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.087             -36.289 CLOCK_PINO  " "   -6.087             -36.289 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 CLOCK_FPGA  " "    0.423               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 debouncer:inst3\|out_key  " "    0.922               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701159179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701159184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701159187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -38.590 CLOCK_PINO  " "   -2.636             -38.590 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.101 CLOCK_FPGA  " "   -0.538             -14.101 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.763 debouncer:inst3\|out_key  " "   -0.538             -10.763 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701159192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701159192 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663701159202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663701159236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663701160193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663701160251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663701160256 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663701160256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.935 " "Worst-case setup slack is -7.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.935             -15.728 CLOCK_PINO  " "   -7.935             -15.728 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400             -51.633 CLOCK_FPGA  " "   -4.400             -51.633 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753             -23.286 debouncer:inst3\|out_key  " "   -1.753             -23.286 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701160261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.092 " "Worst-case hold slack is -6.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.092             -36.300 CLOCK_PINO  " "   -6.092             -36.300 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLOCK_FPGA  " "    0.433               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 debouncer:inst3\|out_key  " "    0.887               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701160265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701160269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701160272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -38.477 CLOCK_PINO  " "   -2.636             -38.477 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.221 CLOCK_FPGA  " "   -0.538             -14.221 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -10.790 debouncer:inst3\|out_key  " "   -0.538             -10.790 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701160276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701160276 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1663701160285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663701160435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663701161333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663701161374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663701161375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663701161375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.483 " "Worst-case setup slack is -5.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.483             -10.778 CLOCK_PINO  " "   -5.483             -10.778 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396             -29.191 CLOCK_FPGA  " "   -2.396             -29.191 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.553              -6.730 debouncer:inst3\|out_key  " "   -0.553              -6.730 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701161377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.334 " "Worst-case hold slack is -3.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.334             -19.880 CLOCK_PINO  " "   -3.334             -19.880 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 CLOCK_FPGA  " "    0.197               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 debouncer:inst3\|out_key  " "    0.402               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701161382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701161386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701161390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -31.137 CLOCK_PINO  " "   -2.174             -31.137 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.958 CLOCK_FPGA  " "   -0.294              -1.958 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 debouncer:inst3\|out_key  " "    0.143               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701161393 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663701161402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663701161549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1663701161551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1663701161551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.392 " "Worst-case setup slack is -4.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.392              -8.584 CLOCK_PINO  " "   -4.392              -8.584 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184             -25.877 CLOCK_FPGA  " "   -2.184             -25.877 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -5.851 debouncer:inst3\|out_key  " "   -0.481              -5.851 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701161555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.337 " "Worst-case hold slack is -3.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.337             -19.898 CLOCK_PINO  " "   -3.337             -19.898 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_FPGA  " "    0.182               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 debouncer:inst3\|out_key  " "    0.351               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701161560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701161569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1663701161572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -31.020 CLOCK_PINO  " "   -2.174             -31.020 CLOCK_PINO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -1.929 CLOCK_FPGA  " "   -0.290              -1.929 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 debouncer:inst3\|out_key  " "    0.143               0.000 debouncer:inst3\|out_key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663701161576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663701161576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663701163033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663701163033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663701163087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 16:12:43 2022 " "Processing ended: Tue Sep 20 16:12:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663701163087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663701163087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663701163087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663701163087 ""}
