digraph "CFG for '_Z29__device_stub__Z6VecAddPfS_S_PfS_S_' function" {
	label="CFG for '_Z29__device_stub__Z6VecAddPfS_S_PfS_S_' function";

	Node0x55f8461a6b00 [shape=record,label="{entry:\l  %__par0.addr = alloca float*, align 8\l  %__par1.addr = alloca float*, align 8\l  %__par2.addr = alloca float*, align 8\l  %__args_arr = alloca [3 x i8*], align 16\l  %__args_idx = alloca i32, align 4\l  %__gridDim = alloca %struct.dim3, align 4\l  %__blockDim = alloca %struct.dim3, align 4\l  %__sharedMem = alloca i64, align 8\l  %__stream = alloca %struct.CUstream_st*, align 8\l  %agg.tmp = alloca %struct.dim3, align 4\l  %agg.tmp9 = alloca %struct.dim3, align 4\l  %agg.tmp.coerce = alloca \{ i64, i32 \}, align 4\l  %agg.tmp9.coerce = alloca \{ i64, i32 \}, align 4\l  %agg.tmp13 = alloca %struct.dim3, align 4\l  %agg.tmp14 = alloca %struct.dim3, align 4\l  %agg.tmp13.coerce = alloca \{ i64, i32 \}, align 4\l  %agg.tmp14.coerce = alloca \{ i64, i32 \}, align 4\l  store float* %__par0, float** %__par0.addr, align 8\l  store float* %__par1, float** %__par1.addr, align 8\l  store float* %__par2, float** %__par2.addr, align 8\l  store i32 0, i32* %__args_idx, align 4\l  %0 = bitcast float** %__par0.addr to i8*\l  %1 = load i32, i32* %__args_idx, align 4\l  %idxprom = sext i32 %1 to i64\l  %arrayidx = getelementptr inbounds [3 x i8*], [3 x i8*]* %__args_arr, i64 0,\l... i64 %idxprom\l  store i8* %0, i8** %arrayidx, align 8\l  %2 = load i32, i32* %__args_idx, align 4\l  %inc = add nsw i32 %2, 1\l  store i32 %inc, i32* %__args_idx, align 4\l  %3 = bitcast float** %__par1.addr to i8*\l  %4 = load i32, i32* %__args_idx, align 4\l  %idxprom1 = sext i32 %4 to i64\l  %arrayidx2 = getelementptr inbounds [3 x i8*], [3 x i8*]* %__args_arr, i64\l... 0, i64 %idxprom1\l  store i8* %3, i8** %arrayidx2, align 8\l  %5 = load i32, i32* %__args_idx, align 4\l  %inc3 = add nsw i32 %5, 1\l  store i32 %inc3, i32* %__args_idx, align 4\l  %6 = bitcast float** %__par2.addr to i8*\l  %7 = load i32, i32* %__args_idx, align 4\l  %idxprom4 = sext i32 %7 to i64\l  %arrayidx5 = getelementptr inbounds [3 x i8*], [3 x i8*]* %__args_arr, i64\l... 0, i64 %idxprom4\l  store i8* %6, i8** %arrayidx5, align 8\l  %8 = load i32, i32* %__args_idx, align 4\l  %inc6 = add nsw i32 %8, 1\l  store i32 %inc6, i32* %__args_idx, align 4\l  store i8* bitcast (void (float*, float*, float*)* @_Z6VecAddPfS_S_ to i8*),\l... i8** @_ZZ29__device_stub__Z6VecAddPfS_S_PfS_S_E3__f, align 8\l  call void @_ZN4dim3C2Ejjj(%struct.dim3* %__gridDim, i32 1, i32 1, i32 1)\l  call void @_ZN4dim3C2Ejjj(%struct.dim3* %__blockDim, i32 1, i32 1, i32 1)\l  %9 = bitcast %struct.CUstream_st** %__stream to i8*\l  %call = call i32 @__cudaPopCallConfiguration(%struct.dim3* %__gridDim,\l... %struct.dim3* %__blockDim, i64* %__sharedMem, i8* %9)\l  %cmp = icmp ne i32 %call, 0\l  br i1 %cmp, label %if.then, label %if.end\l|{<s0>T|<s1>F}}"];
	Node0x55f8461a6b00:s0 -> Node0x55f8461a9090;
	Node0x55f8461a6b00:s1 -> Node0x55f8461a9160;
	Node0x55f8461a9090 [shape=record,label="{if.then:                                          \l  br label %if.end17\l}"];
	Node0x55f8461a9090 -> Node0x55f8461a92c0;
	Node0x55f8461a9160 [shape=record,label="{if.end:                                           \l  %10 = load i32, i32* %__args_idx, align 4\l  %cmp7 = icmp eq i32 %10, 0\l  br i1 %cmp7, label %if.then8, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x55f8461a9160:s0 -> Node0x55f8461a9400;
	Node0x55f8461a9160:s1 -> Node0x55f8461a94b0;
	Node0x55f8461a9400 [shape=record,label="{if.then8:                                         \l  %11 = bitcast %struct.dim3* %agg.tmp to i8*\l  %12 = bitcast %struct.dim3* %__gridDim to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %11, i8* align 4 %12, i64\l... 12, i1 false)\l  %13 = bitcast %struct.dim3* %agg.tmp9 to i8*\l  %14 = bitcast %struct.dim3* %__blockDim to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %13, i8* align 4 %14, i64\l... 12, i1 false)\l  %15 = load i32, i32* %__args_idx, align 4\l  %idxprom10 = sext i32 %15 to i64\l  %arrayidx11 = getelementptr inbounds [3 x i8*], [3 x i8*]* %__args_arr, i64\l... 0, i64 %idxprom10\l  %16 = load i64, i64* %__sharedMem, align 8\l  %17 = load %struct.CUstream_st*, %struct.CUstream_st** %__stream, align 8\l  %18 = bitcast \{ i64, i32 \}* %agg.tmp.coerce to i8*\l  %19 = bitcast %struct.dim3* %agg.tmp to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %18, i8* align 4 %19, i64\l... 12, i1 false)\l  %20 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp.coerce,\l... i32 0, i32 0\l  %21 = load i64, i64* %20, align 4\l  %22 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp.coerce,\l... i32 0, i32 1\l  %23 = load i32, i32* %22, align 4\l  %24 = bitcast \{ i64, i32 \}* %agg.tmp9.coerce to i8*\l  %25 = bitcast %struct.dim3* %agg.tmp9 to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %24, i8* align 4 %25, i64\l... 12, i1 false)\l  %26 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp9.coerce,\l... i32 0, i32 0\l  %27 = load i64, i64* %26, align 4\l  %28 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp9.coerce,\l... i32 0, i32 1\l  %29 = load i32, i32* %28, align 4\l  %call12 = call i32\l... @_ZL16cudaLaunchKernelIcE9cudaErrorPKT_4dim3S4_PPvmP11CUstream_st(i8* bitcast\l... (void (float*, float*, float*)* @_Z6VecAddPfS_S_ to i8*), i64 %21, i32 %23,\l... i64 %27, i32 %29, i8** %arrayidx11, i64 %16, %struct.CUstream_st* %17)\l  br label %if.end17\l}"];
	Node0x55f8461a9400 -> Node0x55f8461a92c0;
	Node0x55f8461a94b0 [shape=record,label="{if.else:                                          \l  %30 = bitcast %struct.dim3* %agg.tmp13 to i8*\l  %31 = bitcast %struct.dim3* %__gridDim to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %30, i8* align 4 %31, i64\l... 12, i1 false)\l  %32 = bitcast %struct.dim3* %agg.tmp14 to i8*\l  %33 = bitcast %struct.dim3* %__blockDim to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %32, i8* align 4 %33, i64\l... 12, i1 false)\l  %arrayidx15 = getelementptr inbounds [3 x i8*], [3 x i8*]* %__args_arr, i64\l... 0, i64 0\l  %34 = load i64, i64* %__sharedMem, align 8\l  %35 = load %struct.CUstream_st*, %struct.CUstream_st** %__stream, align 8\l  %36 = bitcast \{ i64, i32 \}* %agg.tmp13.coerce to i8*\l  %37 = bitcast %struct.dim3* %agg.tmp13 to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %36, i8* align 4 %37, i64\l... 12, i1 false)\l  %38 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp13.coerce,\l... i32 0, i32 0\l  %39 = load i64, i64* %38, align 4\l  %40 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp13.coerce,\l... i32 0, i32 1\l  %41 = load i32, i32* %40, align 4\l  %42 = bitcast \{ i64, i32 \}* %agg.tmp14.coerce to i8*\l  %43 = bitcast %struct.dim3* %agg.tmp14 to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 %42, i8* align 4 %43, i64\l... 12, i1 false)\l  %44 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp14.coerce,\l... i32 0, i32 0\l  %45 = load i64, i64* %44, align 4\l  %46 = getelementptr inbounds \{ i64, i32 \}, \{ i64, i32 \}* %agg.tmp14.coerce,\l... i32 0, i32 1\l  %47 = load i32, i32* %46, align 4\l  %call16 = call i32\l... @_ZL16cudaLaunchKernelIcE9cudaErrorPKT_4dim3S4_PPvmP11CUstream_st(i8* bitcast\l... (void (float*, float*, float*)* @_Z6VecAddPfS_S_ to i8*), i64 %39, i32 %41,\l... i64 %45, i32 %47, i8** %arrayidx15, i64 %34, %struct.CUstream_st* %35)\l  br label %if.end17\l}"];
	Node0x55f8461a94b0 -> Node0x55f8461a92c0;
	Node0x55f8461a92c0 [shape=record,label="{if.end17:                                         \l  ret void\l}"];
}
