<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-486-390  </DOCNO><DOCID>07 486 390.andO;</DOCID><JOURNAL>IEEE Design andamp; Test of Computers  August 1989 v6 n4 p32(17).andM;</JOURNAL><TITLE>Scan-path architecture for pseudorandom testing. (application onApollo DN10000 workstation) (technical)</TITLE><AUTHOR>Dervisoglu, Bulent I.andM;</AUTHOR><TEXT><ABSTRACT>Scan-path testing is gaining acceptance by semiconductor anddigital-electronics companies as a way to control escalating testcosts.andP;  Besides saving money, scan-path testing simplifies thedesign of integrated circuits and boards and augments the lifecycle of a product.andP;  Scan-path techniques increase an engineer'sability to observe and control an integrated circuit or board.andO;Extensions of the basic scan technique include boundary scan andthe use of pseudorandom test vectors generated on-line in place offault-specific test vectors generated off-line.andP;  An applicationfor testing the Apollo DN10000 workstation is described, as is alist of design rules for pseudorandom testing at board level.andO;System-wide application of scan technology to the Apollo DN10000has resulted in a workstation that can diagnose its own faults.andM;</ABSTRACT></TEXT><DESCRIPT>Product:   Apollo Domain 10000 Personal Supercomputer (Workstation)(testing).andO;Topic:     Self-Test CapabilityElectrical EngineeringTestingComputer DesignBoards-CardsNew TechniquePseudo-Random Number GenerationTechnology.andO;Feature:   illustrationchart.andO;Caption:   How a linear-feedback shift register generates pseudorandom testvectors. (chart)The scan subsystem of the Apollo DN10000. (chart)Simplified signal path for scan operations. (chart)andM;</DESCRIPT></DOC>