// Seed: 3019126745
module module_0 (
    input logic id_0,
    input id_1,
    input supply1 id_2,
    output logic id_3
);
  always @(id_2[1] or negedge "") id_3 = id_0 == 1;
  assign id_3 = 1'd0;
endmodule
