{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699960021065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699960021066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 12:07:00 2023 " "Processing started: Tue Nov 14 12:07:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699960021066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960021066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v1 -c blockram_system_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v1 -c blockram_system_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960021066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699960021526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699960021527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/blockram_system_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/blockram_system_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_system_v1-rtl " "Found design unit 1: blockram_system_v1-rtl" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032433 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1 " "Found entity 1: blockram_system_v1" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_irq_mapper " "Found entity 1: blockram_system_v1_irq_mapper" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0 " "Found entity 1: blockram_system_v1_mm_interconnect_0" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: blockram_system_v1_mm_interconnect_0_avalon_st_adapter" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: blockram_system_v1_mm_interconnect_0_rsp_mux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032462 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_rsp_mux " "Found entity 1: blockram_system_v1_mm_interconnect_0_rsp_mux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_rsp_demux " "Found entity 1: blockram_system_v1_mm_interconnect_0_rsp_demux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_mux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_mux " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_mux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_demux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_demux " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_demux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_006_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_006_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032473 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_006 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_006" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_003_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_003_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032475 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_003 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_003" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_002_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_002_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032476 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_002 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_002" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_001_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_001_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032478 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_001 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699960032479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032480 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router " "Found entity 2: blockram_system_v1_mm_interconnect_0_router" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_switches " "Found entity 1: blockram_system_v1_switches" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_switches.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2 " "Found entity 1: blockram_system_v1_nios2" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_test_bench " "Found entity 1: blockram_system_v1_nios2_cpu_test_bench" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_debug_slave_sysclk " "Found entity 1: blockram_system_v1_nios2_cpu_debug_slave_sysclk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_debug_slave_tck " "Found entity 1: blockram_system_v1_nios2_cpu_debug_slave_tck" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_register_bank_a_module " "Found entity 1: blockram_system_v1_nios2_cpu_register_bank_a_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_nios2_cpu_register_bank_b_module " "Found entity 2: blockram_system_v1_nios2_cpu_register_bank_b_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "3 blockram_system_v1_nios2_cpu_nios2_oci_debug " "Found entity 3: blockram_system_v1_nios2_cpu_nios2_oci_debug" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "4 blockram_system_v1_nios2_cpu_nios2_oci_break " "Found entity 4: blockram_system_v1_nios2_cpu_nios2_oci_break" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "5 blockram_system_v1_nios2_cpu_nios2_oci_xbrk " "Found entity 5: blockram_system_v1_nios2_cpu_nios2_oci_xbrk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "6 blockram_system_v1_nios2_cpu_nios2_oci_dbrk " "Found entity 6: blockram_system_v1_nios2_cpu_nios2_oci_dbrk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockram_system_v1_nios2_cpu_nios2_oci_itrace " "Found entity 7: blockram_system_v1_nios2_cpu_nios2_oci_itrace" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockram_system_v1_nios2_cpu_nios2_oci_td_mode " "Found entity 8: blockram_system_v1_nios2_cpu_nios2_oci_td_mode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "9 blockram_system_v1_nios2_cpu_nios2_oci_dtrace " "Found entity 9: blockram_system_v1_nios2_cpu_nios2_oci_dtrace" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "10 blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "11 blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "12 blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "13 blockram_system_v1_nios2_cpu_nios2_oci_fifo " "Found entity 13: blockram_system_v1_nios2_cpu_nios2_oci_fifo" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "14 blockram_system_v1_nios2_cpu_nios2_oci_pib " "Found entity 14: blockram_system_v1_nios2_cpu_nios2_oci_pib" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "15 blockram_system_v1_nios2_cpu_nios2_oci_im " "Found entity 15: blockram_system_v1_nios2_cpu_nios2_oci_im" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "16 blockram_system_v1_nios2_cpu_nios2_performance_monitors " "Found entity 16: blockram_system_v1_nios2_cpu_nios2_performance_monitors" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "17 blockram_system_v1_nios2_cpu_nios2_avalon_reg " "Found entity 17: blockram_system_v1_nios2_cpu_nios2_avalon_reg" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "18 blockram_system_v1_nios2_cpu_ociram_sp_ram_module " "Found entity 18: blockram_system_v1_nios2_cpu_ociram_sp_ram_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "19 blockram_system_v1_nios2_cpu_nios2_ocimem " "Found entity 19: blockram_system_v1_nios2_cpu_nios2_ocimem" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "20 blockram_system_v1_nios2_cpu_nios2_oci " "Found entity 20: blockram_system_v1_nios2_cpu_nios2_oci" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""} { "Info" "ISGN_ENTITY_NAME" "21 blockram_system_v1_nios2_cpu " "Found entity 21: blockram_system_v1_nios2_cpu" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_debug_slave_wrapper " "Found entity 1: blockram_system_v1_nios2_cpu_debug_slave_wrapper" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_instruction_OCRAM " "Found entity 1: blockram_system_v1_instruction_OCRAM" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "platform_designer/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032535 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "platform_designer/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter_CU-fsm " "Found design unit 1: avs_to_blockram_converter_CU-fsm" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032538 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter_CU " "Found entity 1: avs_to_blockram_converter_CU" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter-rtl " "Found design unit 1: avs_to_blockram_converter-rtl" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032540 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter " "Found entity 1: avs_to_blockram_converter" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_1port-SYN " "Found design unit 1: blockram_1port-SYN" {  } { { "platform_designer/synthesis/submodules/blockram_1port.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_1port.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032542 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_1port " "Found entity 1: blockram_1port" {  } { { "platform_designer/synthesis/submodules/blockram_1port.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_1port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/custom_OCRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/custom_OCRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_OCRAM-rtl " "Found design unit 1: custom_OCRAM-rtl" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032544 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_OCRAM " "Found entity 1: custom_OCRAM" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v1_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v1_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_LEDs " "Found entity 1: blockram_system_v1_LEDs" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_LEDs.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032547 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032549 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_entity " "Elaborating entity \"top_level_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699960032683 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx top_level_entity.vhd(27) " "VHDL Signal Declaration warning at top_level_entity.vhd(27): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699960032685 "|top_level_entity"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock top_level_entity.vhd(44) " "Verilog HDL or VHDL warning at top_level_entity.vhd(44): object \"pllLock\" assigned a value but never read" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699960032686 "|top_level_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top_level_entity.vhd" "pll_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "altpll_component" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960032771 ""}  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960032771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960032823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960032823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1 blockram_system_v1:blockram_system_v1_inst " "Elaborating entity \"blockram_system_v1\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\"" {  } { { "top_level_entity.vhd" "blockram_system_v1_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_LEDs blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_LEDs:leds " "Elaborating entity \"blockram_system_v1_LEDs\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_LEDs:leds\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "leds" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_OCRAM blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram " "Elaborating entity \"custom_OCRAM\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "data_ocram" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_blockram_converter blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst " "Elaborating entity \"avs_to_blockram_converter\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\"" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "avs_to_blockram_converter_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs_to_blockram_converter_CU blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_CU:CU " "Elaborating entity \"avs_to_blockram_converter_CU\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|avs_to_blockram_converter_CU:CU\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|reg:address_reg " "Elaborating entity \"reg\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|reg:address_reg\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "address_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|reg:readdata_reg " "Elaborating entity \"reg\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|avs_to_blockram_converter:avs_to_blockram_converter_inst\|reg:readdata_reg\"" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "readdata_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_1port blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst " "Elaborating entity \"blockram_1port\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\"" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "blockram_1port_inst" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component\"" {  } { { "platform_designer/synthesis/submodules/blockram_1port.vhd" "altsyncram_component" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_1port.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960032983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component\"" {  } { { "platform_designer/synthesis/submodules/blockram_1port.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_1port.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033002 ""}  } { { "platform_designer/synthesis/submodules/blockram_1port.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_1port.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960033002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtp3 " "Found entity 1: altsyncram_qtp3" {  } { { "db/altsyncram_qtp3.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/altsyncram_qtp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960033072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960033072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtp3 blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component\|altsyncram_qtp3:auto_generated " "Elaborating entity \"altsyncram_qtp3\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|custom_OCRAM:data_ocram\|blockram_1port:blockram_1port_inst\|altsyncram:altsyncram_component\|altsyncram_qtp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_instruction_OCRAM blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram " "Elaborating entity \"blockram_system_v1_instruction_OCRAM\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "instruction_ocram" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/SBT_workspace/blockram_system_v1/mem_init/blockram_system_v1_instruction_OCRAM.hex " "Parameter \"init_file\" = \"/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/SBT_workspace/blockram_system_v1/mem_init/blockram_system_v1_instruction_OCRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033137 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_instruction_OCRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960033137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_itr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_itr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_itr1 " "Found entity 1: altsyncram_itr1" {  } { { "db/altsyncram_itr1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/altsyncram_itr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960033211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960033211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_itr1 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram\|altsyncram_itr1:auto_generated " "Elaborating entity \"altsyncram_itr1\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_instruction_OCRAM:instruction_ocram\|altsyncram:the_altsyncram\|altsyncram_itr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2 " "Elaborating entity \"blockram_system_v1_nios2\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "nios2" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu " "Elaborating entity \"blockram_system_v1_nios2_cpu\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2.v" "cpu" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_test_bench blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_test_bench:the_blockram_system_v1_nios2_cpu_test_bench " "Elaborating entity \"blockram_system_v1_nios2_cpu_test_bench\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_test_bench:the_blockram_system_v1_nios2_cpu_test_bench\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_test_bench" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_register_bank_a_module blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a " "Elaborating entity \"blockram_system_v1_nios2_cpu_register_bank_a_module\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "blockram_system_v1_nios2_cpu_register_bank_a" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033450 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960033450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960033492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960033492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_a_module:blockram_system_v1_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_register_bank_b_module blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b " "Elaborating entity \"blockram_system_v1_nios2_cpu_register_bank_b_module\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_register_bank_b_module:blockram_system_v1_nios2_cpu_register_bank_b\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "blockram_system_v1_nios2_cpu_register_bank_b" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_debug blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_debug\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_debug" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_altera_std_synchronizer" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_debug:the_blockram_system_v1_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033565 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960033565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_break blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_break:the_blockram_system_v1_nios2_cpu_nios2_oci_break " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_break\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_break:the_blockram_system_v1_nios2_cpu_nios2_oci_break\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_break" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_xbrk blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_xbrk:the_blockram_system_v1_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_xbrk:the_blockram_system_v1_nios2_cpu_nios2_oci_xbrk\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_xbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_dbrk blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_dbrk:the_blockram_system_v1_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_dbrk:the_blockram_system_v1_nios2_cpu_nios2_oci_dbrk\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_dbrk" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_itrace blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_itrace:the_blockram_system_v1_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_itrace\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_itrace:the_blockram_system_v1_nios2_cpu_nios2_oci_itrace\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_itrace" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_dtrace blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_dtrace:the_blockram_system_v1_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_dtrace:the_blockram_system_v1_nios2_cpu_nios2_oci_dtrace\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_dtrace" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_td_mode blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_dtrace:the_blockram_system_v1_nios2_cpu_nios2_oci_dtrace\|blockram_system_v1_nios2_cpu_nios2_oci_td_mode:blockram_system_v1_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_dtrace:the_blockram_system_v1_nios2_cpu_nios2_oci_dtrace\|blockram_system_v1_nios2_cpu_nios2_oci_td_mode:blockram_system_v1_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "blockram_system_v1_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_fifo blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_fifo\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\|blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\|blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\|blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\|blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\|blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_fifo:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo\|blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc:the_blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_pib blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_pib:the_blockram_system_v1_nios2_cpu_nios2_oci_pib " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_pib\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_pib:the_blockram_system_v1_nios2_cpu_nios2_oci_pib\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_pib" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_oci_im blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_im:the_blockram_system_v1_nios2_cpu_nios2_oci_im " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_oci_im\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_oci_im:the_blockram_system_v1_nios2_cpu_nios2_oci_im\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_oci_im" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_avalon_reg blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_avalon_reg:the_blockram_system_v1_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_avalon_reg\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_avalon_reg:the_blockram_system_v1_nios2_cpu_nios2_avalon_reg\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_avalon_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_nios2_ocimem blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem " "Elaborating entity \"blockram_system_v1_nios2_cpu_nios2_ocimem\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_nios2_ocimem" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_ociram_sp_ram_module blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram " "Elaborating entity \"blockram_system_v1_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "blockram_system_v1_nios2_cpu_ociram_sp_ram" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_altsyncram" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033744 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960033744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960033789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960033789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_nios2_ocimem:the_blockram_system_v1_nios2_cpu_nios2_ocimem\|blockram_system_v1_nios2_cpu_ociram_sp_ram_module:blockram_system_v1_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_debug_slave_wrapper blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"blockram_system_v1_nios2_cpu_debug_slave_wrapper\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "the_blockram_system_v1_nios2_cpu_debug_slave_wrapper" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_debug_slave_tck blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck " "Elaborating entity \"blockram_system_v1_nios2_cpu_debug_slave_tck\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|blockram_system_v1_nios2_cpu_debug_slave_tck:the_blockram_system_v1_nios2_cpu_debug_slave_tck\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "the_blockram_system_v1_nios2_cpu_debug_slave_tck" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_nios2_cpu_debug_slave_sysclk blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"blockram_system_v1_nios2_cpu_debug_slave_sysclk\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|blockram_system_v1_nios2_cpu_debug_slave_sysclk:the_blockram_system_v1_nios2_cpu_debug_slave_sysclk\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "the_blockram_system_v1_nios2_cpu_debug_slave_sysclk" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "blockram_system_v1_nios2_cpu_debug_slave_phy" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699960033860 ""}  } { { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699960033860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960033866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_nios2:nios2\|blockram_system_v1_nios2_cpu:cpu\|blockram_system_v1_nios2_cpu_nios2_oci:the_blockram_system_v1_nios2_cpu_nios2_oci\|blockram_system_v1_nios2_cpu_debug_slave_wrapper:the_blockram_system_v1_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blockram_system_v1_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_switches blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_switches:switches " "Elaborating entity \"blockram_system_v1_switches\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_switches:switches\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "switches" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "mm_interconnect_0" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_ocram_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_ocram_avalon_slave_0_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "data_ocram_avalon_slave_0_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "leds_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_ocram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:instruction_ocram_s1_translator\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "instruction_ocram_s1_translator" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_0_agent\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "data_ocram_avalon_slave_0_agent" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:data_ocram_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:data_ocram_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:data_ocram_avalon_slave_0_agent_rsp_fifo\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "data_ocram_avalon_slave_0_agent_rsp_fifo" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router:router " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router:router\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "router" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_default_decode blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router:router\|blockram_system_v1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_default_decode\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router:router\|blockram_system_v1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_001 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_001\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_001:router_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "router_001" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_001_default_decode blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_001:router_001\|blockram_system_v1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_001:router_001\|blockram_system_v1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_002 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_002\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_002:router_002\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "router_002" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_002_default_decode blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_002:router_002\|blockram_system_v1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_002:router_002\|blockram_system_v1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_003 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_003\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_003:router_003\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "router_003" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_003_default_decode blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_003:router_003\|blockram_system_v1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_003:router_003\|blockram_system_v1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_006 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_006\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_006:router_006\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "router_006" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_router_006_default_decode blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_006:router_006\|blockram_system_v1_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_router_006_default_decode\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_router_006:router_006\|blockram_system_v1_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_cmd_demux blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_cmd_demux\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "cmd_demux" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_cmd_demux_001 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_cmd_mux blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_cmd_mux\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "cmd_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_cmd_mux_001 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_cmd_mux_001\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_rsp_demux blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_rsp_demux\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "rsp_demux" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_rsp_mux blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_rsp_mux\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "rsp_mux" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_rsp_mux_001 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_avalon_st_adapter blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_mm_interconnect_0:mm_interconnect_0\|blockram_system_v1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_system_v1_irq_mapper blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_irq_mapper:irq_mapper " "Elaborating entity \"blockram_system_v1_irq_mapper\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|blockram_system_v1_irq_mapper:irq_mapper\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "irq_mapper" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller blockram_system_v1:blockram_system_v1_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|altera_reset_controller:rst_controller\"" {  } { { "platform_designer/synthesis/blockram_system_v1.vhd" "rst_controller" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/blockram_system_v1.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blockram_system_v1:blockram_system_v1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blockram_system_v1:blockram_system_v1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blockram_system_v1:blockram_system_v1_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960034875 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699960036006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.14.12:07:21 Progress: Loading sldf49fbbb7/alt_sld_fab_wrapper_hw.tcl " "2023.11.14.12:07:21 Progress: Loading sldf49fbbb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960041066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960044372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960044660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960046406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960046707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960047068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960047379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960047387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960047388 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699960048098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf49fbbb7/alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960048630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960048630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960048873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960048873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960048874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960048874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960049076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960049076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960049289 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960049289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960049289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/db/ip/sldf49fbbb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699960049442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960049442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699960054561 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[0\] " "bidirectional pin \"lsasBus\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[1\] " "bidirectional pin \"lsasBus\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[2\] " "bidirectional pin \"lsasBus\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[3\] " "bidirectional pin \"lsasBus\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[4\] " "bidirectional pin \"lsasBus\[4\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[5\] " "bidirectional pin \"lsasBus\[5\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[6\] " "bidirectional pin \"lsasBus\[6\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[7\] " "bidirectional pin \"lsasBus\[7\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1699960054716 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1699960054716 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2899 -1 0 } } { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 3521 -1 0 } } { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699960054750 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699960054750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699960055660 "|top_level_entity|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699960055660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960055952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699960057725 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699960057794 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699960057794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960057951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960059178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699960062648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699960062648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699960062870 "|top_level_entity|switches[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699960062870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1731 " "Implemented 1731 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699960062870 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699960062870 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1699960062870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1514 " "Implemented 1514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699960062870 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699960062870 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699960062870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699960062870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699960062917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 12:07:42 2023 " "Processing ended: Tue Nov 14 12:07:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699960062917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699960062917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699960062917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699960062917 ""}
