// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_V_address0,
        conv_out_V_ce0,
        conv_out_V_q0,
        max_pool_out_0_V_address0,
        max_pool_out_0_V_ce0,
        max_pool_out_0_V_we0,
        max_pool_out_0_V_d0,
        max_pool_out_1_V_address0,
        max_pool_out_1_V_ce0,
        max_pool_out_1_V_we0,
        max_pool_out_1_V_d0,
        max_pool_out_2_V_address0,
        max_pool_out_2_V_ce0,
        max_pool_out_2_V_we0,
        max_pool_out_2_V_d0,
        max_pool_out_3_V_address0,
        max_pool_out_3_V_ce0,
        max_pool_out_3_V_we0,
        max_pool_out_3_V_d0,
        max_pool_out_4_V_address0,
        max_pool_out_4_V_ce0,
        max_pool_out_4_V_we0,
        max_pool_out_4_V_d0,
        max_pool_out_5_V_address0,
        max_pool_out_5_V_ce0,
        max_pool_out_5_V_we0,
        max_pool_out_5_V_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_out_V_address0;
output   conv_out_V_ce0;
input  [13:0] conv_out_V_q0;
output  [7:0] max_pool_out_0_V_address0;
output   max_pool_out_0_V_ce0;
output   max_pool_out_0_V_we0;
output  [13:0] max_pool_out_0_V_d0;
output  [7:0] max_pool_out_1_V_address0;
output   max_pool_out_1_V_ce0;
output   max_pool_out_1_V_we0;
output  [13:0] max_pool_out_1_V_d0;
output  [7:0] max_pool_out_2_V_address0;
output   max_pool_out_2_V_ce0;
output   max_pool_out_2_V_we0;
output  [13:0] max_pool_out_2_V_d0;
output  [7:0] max_pool_out_3_V_address0;
output   max_pool_out_3_V_ce0;
output   max_pool_out_3_V_we0;
output  [13:0] max_pool_out_3_V_d0;
output  [7:0] max_pool_out_4_V_address0;
output   max_pool_out_4_V_ce0;
output   max_pool_out_4_V_we0;
output  [13:0] max_pool_out_4_V_d0;
output  [7:0] max_pool_out_5_V_address0;
output   max_pool_out_5_V_ce0;
output   max_pool_out_5_V_we0;
output  [13:0] max_pool_out_5_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv_out_V_ce0;
reg max_pool_out_0_V_ce0;
reg max_pool_out_0_V_we0;
reg max_pool_out_1_V_ce0;
reg max_pool_out_1_V_we0;
reg max_pool_out_2_V_ce0;
reg max_pool_out_2_V_we0;
reg max_pool_out_3_V_ce0;
reg max_pool_out_3_V_we0;
reg max_pool_out_4_V_ce0;
reg max_pool_out_4_V_we0;
reg max_pool_out_5_V_ce0;
reg max_pool_out_5_V_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] f_fu_276_p2;
reg   [2:0] f_reg_466;
wire    ap_CS_fsm_state2;
wire   [12:0] zext_ln13_fu_282_p1;
reg   [12:0] zext_ln13_reg_471;
wire   [0:0] icmp_ln10_fu_270_p2;
wire   [7:0] add_ln13_fu_286_p2;
reg   [7:0] add_ln13_reg_476;
wire    ap_CS_fsm_state3;
wire   [3:0] r_fu_298_p2;
reg   [3:0] r_reg_484;
wire   [4:0] shl_ln_fu_304_p3;
reg   [4:0] shl_ln_reg_489;
wire   [0:0] icmp_ln13_fu_292_p2;
wire   [3:0] c_fu_318_p2;
reg   [3:0] c_reg_497;
wire    ap_CS_fsm_state4;
wire   [4:0] shl_ln2_fu_324_p3;
reg   [4:0] shl_ln2_reg_502;
wire   [0:0] icmp_ln16_fu_312_p2;
wire   [1:0] mpr_fu_342_p2;
reg   [1:0] mpr_reg_510;
wire    ap_CS_fsm_state5;
wire   [9:0] mul_ln1494_fu_357_p2;
reg   [9:0] mul_ln1494_reg_515;
wire   [0:0] icmp_ln20_fu_336_p2;
wire   [1:0] mpc_fu_393_p2;
reg   [1:0] mpc_reg_523;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln23_fu_387_p2;
wire   [13:0] select_ln29_fu_455_p3;
wire    ap_CS_fsm_state7;
reg   [2:0] f_0_reg_171;
reg   [3:0] r_0_reg_183;
reg   [7:0] phi_mul_reg_194;
reg   [3:0] c_0_reg_206;
reg   [13:0] max_0_reg_218;
reg   [1:0] mpr_0_reg_236;
reg   [13:0] max_1_reg_247;
reg   [1:0] mpc_0_reg_259;
wire   [63:0] zext_ln203_4_fu_373_p1;
wire   [63:0] zext_ln1494_5_fu_444_p1;
wire   [4:0] zext_ln20_fu_332_p1;
wire   [4:0] i_fu_348_p2;
wire   [4:0] mul_ln1494_fu_357_p0;
wire   [7:0] zext_ln203_fu_363_p1;
wire   [7:0] add_ln203_fu_367_p2;
wire   [4:0] zext_ln23_fu_383_p1;
wire   [4:0] j_fu_399_p2;
wire   [9:0] zext_ln1494_3_fu_404_p1;
wire   [9:0] add_ln1494_fu_408_p2;
wire   [10:0] tmp_1_fu_421_p3;
wire   [12:0] p_shl_cast_fu_413_p3;
wire   [12:0] zext_ln1494_4_fu_429_p1;
wire   [12:0] sub_ln1494_fu_433_p2;
wire   [12:0] add_ln1494_2_fu_439_p2;
wire   [0:0] icmp_ln1494_fu_449_p2;
reg   [6:0] ap_NS_fsm;
wire   [9:0] mul_ln1494_fu_357_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        c_0_reg_206 <= c_reg_497;
    end else if (((icmp_ln13_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c_0_reg_206 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_171 <= f_reg_466;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_171 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln23_fu_387_p2 == 1'd1))) begin
        max_0_reg_218 <= max_1_reg_247;
    end else if (((icmp_ln16_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        max_0_reg_218 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_1_reg_247 <= select_ln29_fu_455_p3;
    end else if (((icmp_ln20_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        max_1_reg_247 <= max_0_reg_218;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mpc_0_reg_259 <= mpc_reg_523;
    end else if (((icmp_ln20_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        mpc_0_reg_259 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln23_fu_387_p2 == 1'd1))) begin
        mpr_0_reg_236 <= mpr_reg_510;
    end else if (((icmp_ln16_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        mpr_0_reg_236 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln16_fu_312_p2 == 1'd1))) begin
        phi_mul_reg_194 <= add_ln13_reg_476;
    end else if (((icmp_ln10_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_194 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln16_fu_312_p2 == 1'd1))) begin
        r_0_reg_183 <= r_reg_484;
    end else if (((icmp_ln10_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        r_0_reg_183 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln13_reg_476 <= add_ln13_fu_286_p2;
        r_reg_484 <= r_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_reg_497 <= c_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_reg_466 <= f_fu_276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mpc_reg_523 <= mpc_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mpr_reg_510 <= mpr_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        mul_ln1494_reg_515[9 : 1] <= mul_ln1494_fu_357_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shl_ln2_reg_502[4 : 1] <= shl_ln2_fu_324_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_292_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        shl_ln_reg_489[4 : 1] <= shl_ln_fu_304_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln13_reg_471[2 : 0] <= zext_ln13_fu_282_p1[2 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln10_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_out_V_ce0 = 1'b1;
    end else begin
        conv_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (f_0_reg_171 == 3'd0) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        max_pool_out_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (f_0_reg_171 == 3'd1) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        max_pool_out_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (f_0_reg_171 == 3'd2) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        max_pool_out_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (f_0_reg_171 == 3'd3) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        max_pool_out_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (f_0_reg_171 == 3'd4) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        max_pool_out_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        max_pool_out_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(f_0_reg_171 == 3'd0) & ~(f_0_reg_171 == 3'd1) & ~(f_0_reg_171 == 3'd2) & ~(f_0_reg_171 == 3'd3) & ~(f_0_reg_171 == 3'd4) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
        max_pool_out_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln10_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln13_fu_292_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln16_fu_312_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln20_fu_336_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln23_fu_387_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_fu_286_p2 = (phi_mul_reg_194 + 8'd13);

assign add_ln1494_2_fu_439_p2 = (zext_ln13_reg_471 + sub_ln1494_fu_433_p2);

assign add_ln1494_fu_408_p2 = (zext_ln1494_3_fu_404_p1 + mul_ln1494_reg_515);

assign add_ln203_fu_367_p2 = (phi_mul_reg_194 + zext_ln203_fu_363_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign c_fu_318_p2 = (c_0_reg_206 + 4'd1);

assign conv_out_V_address0 = zext_ln1494_5_fu_444_p1;

assign f_fu_276_p2 = (f_0_reg_171 + 3'd1);

assign i_fu_348_p2 = (zext_ln20_fu_332_p1 + shl_ln_reg_489);

assign icmp_ln10_fu_270_p2 = ((f_0_reg_171 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_292_p2 = ((r_0_reg_183 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_449_p2 = (($signed(conv_out_V_q0) > $signed(max_1_reg_247)) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_312_p2 = ((c_0_reg_206 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_336_p2 = ((mpr_0_reg_236 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_387_p2 = ((mpc_0_reg_259 == 2'd2) ? 1'b1 : 1'b0);

assign j_fu_399_p2 = (shl_ln2_reg_502 + zext_ln23_fu_383_p1);

assign max_pool_out_0_V_address0 = zext_ln203_4_fu_373_p1;

assign max_pool_out_0_V_d0 = max_0_reg_218;

assign max_pool_out_1_V_address0 = zext_ln203_4_fu_373_p1;

assign max_pool_out_1_V_d0 = max_0_reg_218;

assign max_pool_out_2_V_address0 = zext_ln203_4_fu_373_p1;

assign max_pool_out_2_V_d0 = max_0_reg_218;

assign max_pool_out_3_V_address0 = zext_ln203_4_fu_373_p1;

assign max_pool_out_3_V_d0 = max_0_reg_218;

assign max_pool_out_4_V_address0 = zext_ln203_4_fu_373_p1;

assign max_pool_out_4_V_d0 = max_0_reg_218;

assign max_pool_out_5_V_address0 = zext_ln203_4_fu_373_p1;

assign max_pool_out_5_V_d0 = max_0_reg_218;

assign mpc_fu_393_p2 = (mpc_0_reg_259 + 2'd1);

assign mpr_fu_342_p2 = (mpr_0_reg_236 + 2'd1);

assign mul_ln1494_fu_357_p0 = mul_ln1494_fu_357_p00;

assign mul_ln1494_fu_357_p00 = i_fu_348_p2;

assign mul_ln1494_fu_357_p2 = (mul_ln1494_fu_357_p0 * $signed('h1A));

assign p_shl_cast_fu_413_p3 = {{add_ln1494_fu_408_p2}, {3'd0}};

assign r_fu_298_p2 = (r_0_reg_183 + 4'd1);

assign select_ln29_fu_455_p3 = ((icmp_ln1494_fu_449_p2[0:0] === 1'b1) ? conv_out_V_q0 : max_1_reg_247);

assign shl_ln2_fu_324_p3 = {{c_0_reg_206}, {1'd0}};

assign shl_ln_fu_304_p3 = {{r_0_reg_183}, {1'd0}};

assign sub_ln1494_fu_433_p2 = (p_shl_cast_fu_413_p3 - zext_ln1494_4_fu_429_p1);

assign tmp_1_fu_421_p3 = {{add_ln1494_fu_408_p2}, {1'd0}};

assign zext_ln13_fu_282_p1 = f_0_reg_171;

assign zext_ln1494_3_fu_404_p1 = j_fu_399_p2;

assign zext_ln1494_4_fu_429_p1 = tmp_1_fu_421_p3;

assign zext_ln1494_5_fu_444_p1 = add_ln1494_2_fu_439_p2;

assign zext_ln203_4_fu_373_p1 = add_ln203_fu_367_p2;

assign zext_ln203_fu_363_p1 = c_0_reg_206;

assign zext_ln20_fu_332_p1 = mpr_0_reg_236;

assign zext_ln23_fu_383_p1 = mpc_0_reg_259;

always @ (posedge ap_clk) begin
    zext_ln13_reg_471[12:3] <= 10'b0000000000;
    shl_ln_reg_489[0] <= 1'b0;
    shl_ln2_reg_502[0] <= 1'b0;
    mul_ln1494_reg_515[0] <= 1'b0;
end

endmodule //max_pool_1
