// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_dout;
input  [2:0] imgInput_data_num_data_valid;
input  [2:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [23:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [11:0] img_height;
input  [11:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_data_read;
reg imgOutput_data_write;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [2:0] trunc_ln415_fu_233_p1;
reg   [2:0] trunc_ln415_reg_571;
wire   [12:0] zext_ln415_2_fu_241_p1;
reg   [12:0] zext_ln415_2_reg_576;
wire   [63:0] zext_ln415_1_fu_245_p1;
reg   [63:0] zext_ln415_1_reg_581;
wire   [2:0] trunc_ln415_1_fu_262_p1;
reg   [2:0] trunc_ln415_1_reg_589;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln415_fu_257_p2;
wire   [12:0] img_height_cast_fu_303_p1;
reg   [12:0] img_height_cast_reg_636;
wire    ap_CS_fsm_state6;
wire  signed [13:0] sext_ln446_fu_312_p1;
reg  signed [13:0] sext_ln446_reg_641;
wire   [12:0] add_ln446_fu_316_p2;
reg   [12:0] add_ln446_reg_647;
wire   [12:0] add_ln446_1_fu_321_p2;
reg   [12:0] add_ln446_1_reg_652;
wire   [2:0] trunc_ln446_fu_345_p1;
reg   [2:0] trunc_ln446_reg_657;
wire    ap_CS_fsm_state7;
wire   [2:0] trunc_ln446_1_fu_349_p1;
reg   [2:0] trunc_ln446_1_reg_662;
wire   [2:0] trunc_ln446_2_fu_353_p1;
reg   [2:0] trunc_ln446_2_reg_667;
wire   [2:0] trunc_ln446_3_fu_357_p1;
reg   [2:0] trunc_ln446_3_reg_672;
wire   [2:0] trunc_ln446_4_fu_361_p1;
reg   [2:0] trunc_ln446_4_reg_677;
wire   [0:0] cmp_i_i321_i_fu_374_p2;
reg   [0:0] cmp_i_i321_i_reg_685;
wire   [0:0] icmp_ln446_fu_369_p2;
wire   [2:0] empty_33_fu_395_p1;
reg   [2:0] empty_33_reg_690;
wire   [0:0] spec_select69_fu_407_p2;
reg   [0:0] spec_select69_reg_695;
wire   [0:0] spec_select73_fu_419_p2;
reg   [0:0] spec_select73_reg_700;
wire   [0:0] spec_select77_fu_441_p2;
reg   [0:0] spec_select77_reg_705;
wire   [0:0] spec_select81_fu_453_p2;
reg   [0:0] spec_select81_reg_710;
wire   [0:0] spec_select85_fu_465_p2;
reg   [0:0] spec_select85_reg_715;
reg   [11:0] buf_address0;
reg    buf_ce0;
wire   [23:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [23:0] buf_d1;
reg   [11:0] buf_1_address0;
reg    buf_1_ce0;
wire   [23:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [23:0] buf_1_d1;
reg   [11:0] buf_2_address0;
reg    buf_2_ce0;
wire   [23:0] buf_2_q0;
reg   [11:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [23:0] buf_2_d1;
reg   [11:0] buf_3_address0;
reg    buf_3_ce0;
wire   [23:0] buf_3_q0;
reg   [11:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [23:0] buf_3_d1;
reg   [11:0] buf_4_address0;
reg    buf_4_ce0;
wire   [23:0] buf_4_q0;
reg   [11:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [23:0] buf_4_d1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_done;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_idle;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_ready;
wire   [12:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_9_out;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_9_out_ap_vld;
wire   [12:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_8_out;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_8_out_ap_vld;
wire   [12:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out_ap_vld;
wire   [12:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_6_out;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_6_out_ap_vld;
wire   [12:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_5_out;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_5_out_ap_vld;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_done;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_idle;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_ready;
wire   [1:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_imgInput_data_num_data_valid;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_imgInput_data_read;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_d1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_done;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_idle;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_ready;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_2_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_2_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_3_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_3_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_4_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_4_ce0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_done;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_idle;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_ready;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgInput_data_read;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgOutput_data_din;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgOutput_data_write;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_d1;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_address0;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_ce0;
wire   [11:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_address1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_ce1;
wire    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_we1;
wire   [23:0] grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_d1;
reg    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg;
reg    grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [63:0] init_buf_fu_78;
wire   [63:0] add_ln415_fu_267_p2;
wire   [63:0] zext_ln415_fu_237_p1;
reg   [12:0] row_fu_122;
wire   [12:0] row_3_fu_471_p2;
reg   [12:0] row_ind_fu_126;
reg   [12:0] row_ind_8_fu_130;
reg   [12:0] row_ind_9_fu_134;
reg   [12:0] row_ind_10_fu_138;
reg   [12:0] row_ind_11_fu_142;
wire   [12:0] sub336_i_fu_306_p2;
wire   [13:0] zext_ln446_fu_365_p1;
wire   [13:0] sub_i_i237_i_fu_384_p2;
wire   [13:0] sub_i213_i_fu_389_p2;
wire   [0:0] cmp_i_i269_i_fu_379_p2;
wire   [0:0] tmp_fu_399_p3;
wire   [0:0] cmp_i_i193_i_1_fu_413_p2;
wire   [12:0] tmp_1_fu_425_p4;
wire   [0:0] icmp_fu_435_p2;
wire   [0:0] cmp_i_i193_i_3_fu_447_p2;
wire   [0:0] cmp_i_i193_i_4_fu_459_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start_reg = 1'b0;
#0 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg = 1'b0;
#0 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg = 1'b0;
#0 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start_reg = 1'b0;
end

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start),
    .ap_done(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_done),
    .ap_idle(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_idle),
    .ap_ready(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_ready),
    .row_ind_9_out(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_9_out),
    .row_ind_9_out_ap_vld(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_9_out_ap_vld),
    .row_ind_8_out(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_8_out),
    .row_ind_8_out_ap_vld(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_8_out_ap_vld),
    .row_ind_7_out(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out),
    .row_ind_7_out_ap_vld(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out_ap_vld),
    .row_ind_6_out(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_6_out),
    .row_ind_6_out_ap_vld(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_6_out_ap_vld),
    .row_ind_5_out(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_5_out),
    .row_ind_5_out_ap_vld(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_5_out_ap_vld)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start),
    .ap_done(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_done),
    .ap_idle(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_idle),
    .ap_ready(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_imgInput_data_num_data_valid),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_imgInput_data_read),
    .img_width(img_width),
    .buf_4_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_address1),
    .buf_4_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_ce1),
    .buf_4_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_we1),
    .buf_4_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_d1),
    .buf_3_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_address1),
    .buf_3_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_ce1),
    .buf_3_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_we1),
    .buf_3_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_d1),
    .buf_2_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_address1),
    .buf_2_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_ce1),
    .buf_2_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_we1),
    .buf_2_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_d1),
    .buf_1_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_address1),
    .buf_1_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_ce1),
    .buf_1_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_we1),
    .buf_1_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_d1),
    .buf_r_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_address1),
    .buf_r_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_ce1),
    .buf_r_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_we1),
    .buf_r_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_d1),
    .trunc_ln415_1(trunc_ln415_1_reg_589)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3 grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start),
    .ap_done(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_done),
    .ap_idle(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_idle),
    .ap_ready(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_ready),
    .img_width(img_width),
    .buf_r_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_address0),
    .buf_r_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_address1),
    .buf_r_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_ce1),
    .buf_r_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_we1),
    .buf_r_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_d1),
    .buf_1_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_address0),
    .buf_1_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_address1),
    .buf_1_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_ce1),
    .buf_1_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_we1),
    .buf_1_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_d1),
    .buf_2_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_2_address0),
    .buf_2_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_3_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_3_address0),
    .buf_3_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_4_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_4_address0),
    .buf_4_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .trunc_ln1(trunc_ln415_reg_571)
);

modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start),
    .ap_done(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_done),
    .ap_idle(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_idle),
    .ap_ready(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(imgInput_data_num_data_valid),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgInput_data_read),
    .imgOutput_data_din(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgOutput_data_din),
    .imgOutput_data_num_data_valid(2'd0),
    .imgOutput_data_fifo_cap(2'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgOutput_data_write),
    .add_ln446(add_ln446_reg_647),
    .buf_4_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_address0),
    .buf_4_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_address1),
    .buf_4_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_ce1),
    .buf_4_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_we1),
    .buf_4_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_d1),
    .buf_r_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_address0),
    .buf_r_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_address1),
    .buf_r_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_ce1),
    .buf_r_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_we1),
    .buf_r_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_d1),
    .buf_1_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_address0),
    .buf_1_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_address1),
    .buf_1_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_ce1),
    .buf_1_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_we1),
    .buf_1_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_d1),
    .buf_2_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_address0),
    .buf_2_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_address1),
    .buf_2_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_ce1),
    .buf_2_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_we1),
    .buf_2_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_d1),
    .buf_3_address0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_address0),
    .buf_3_ce0(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_address1),
    .buf_3_ce1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_ce1),
    .buf_3_we1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_we1),
    .buf_3_d1(grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_d1),
    .row_ind_15(trunc_ln446_4_reg_677),
    .row_ind_14(trunc_ln446_3_reg_672),
    .row_ind_13(trunc_ln446_2_reg_667),
    .row_ind_12(trunc_ln446_1_reg_662),
    .row_ind_11(trunc_ln446_reg_657),
    .sub_i213_i_cast(empty_33_reg_690),
    .spec_select69(spec_select69_reg_695),
    .spec_select73(spec_select73_reg_700),
    .spec_select77(spec_select77_reg_705),
    .spec_select81(spec_select81_reg_710),
    .spec_select85(spec_select85_reg_715),
    .zext_ln415_2(img_width),
    .cmp_i_i321_i(cmp_i_i321_i_reg_685)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start_reg <= 1'b1;
        end else if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_ready == 1'b1)) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start_reg <= 1'b1;
        end else if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_ready == 1'b1)) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln415_fu_257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg <= 1'b1;
        end else if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_ready == 1'b1)) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_ready == 1'b1)) begin
            grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_78 <= zext_ln415_fu_237_p1;
    end else if (((icmp_ln415_fu_257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_78 <= add_ln415_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_fu_122 <= 13'd2;
    end else if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_fu_122 <= row_3_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_10_fu_138 <= grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_8_out;
    end else if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_10_fu_138 <= row_ind_11_fu_142;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_11_fu_142 <= grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_9_out;
    end else if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_11_fu_142 <= row_ind_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_8_fu_130 <= grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_6_out;
    end else if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_8_fu_130 <= row_ind_9_fu_134;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_9_fu_134 <= grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out;
    end else if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_9_fu_134 <= row_ind_10_fu_138;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_fu_126 <= grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_5_out;
    end else if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_fu_126 <= row_ind_8_fu_130;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln446_1_reg_652 <= add_ln446_1_fu_321_p2;
        add_ln446_reg_647 <= add_ln446_fu_316_p2;
        img_height_cast_reg_636[11 : 0] <= img_height_cast_fu_303_p1[11 : 0];
        sext_ln446_reg_641 <= sext_ln446_fu_312_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln446_fu_369_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i321_i_reg_685 <= cmp_i_i321_i_fu_374_p2;
        empty_33_reg_690 <= empty_33_fu_395_p1;
        spec_select69_reg_695 <= spec_select69_fu_407_p2;
        spec_select73_reg_700 <= spec_select73_fu_419_p2;
        spec_select77_reg_705 <= spec_select77_fu_441_p2;
        spec_select81_reg_710 <= spec_select81_fu_453_p2;
        spec_select85_reg_715 <= spec_select85_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln415_fu_257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln415_1_reg_589 <= trunc_ln415_1_fu_262_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln415_reg_571 <= trunc_ln415_fu_233_p1;
        zext_ln415_1_reg_581[12 : 0] <= zext_ln415_1_fu_245_p1[12 : 0];
        zext_ln415_2_reg_576[11 : 0] <= zext_ln415_2_fu_241_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln446_1_reg_662 <= trunc_ln446_1_fu_349_p1;
        trunc_ln446_2_reg_667 <= trunc_ln446_2_fu_353_p1;
        trunc_ln446_3_reg_672 <= trunc_ln446_3_fu_357_p1;
        trunc_ln446_4_reg_677 <= trunc_ln446_4_fu_361_p1;
        trunc_ln446_reg_657 <= trunc_ln446_fu_345_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln446_fu_369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln446_fu_369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_3_address0;
    end else begin
        buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_4_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_4_address0;
    end else begin
        buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_4_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_address1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce0 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_ce1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_d1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_we1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgInput_data_read = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgInput_data_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        imgInput_data_read = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_imgInput_data_read;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgOutput_data_write = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln415_fu_257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln446_fu_369_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln415_fu_267_p2 = (init_buf_fu_78 + 64'd1);

assign add_ln446_1_fu_321_p2 = (img_height_cast_fu_303_p1 + 13'd2);

assign add_ln446_fu_316_p2 = (zext_ln415_2_reg_576 + 13'd2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cmp_i_i193_i_1_fu_413_p2 = (($signed(sub_i213_i_fu_389_p2) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i193_i_3_fu_447_p2 = (($signed(sub_i213_i_fu_389_p2) < $signed(14'd3)) ? 1'b1 : 1'b0);

assign cmp_i_i193_i_4_fu_459_p2 = (($signed(sub_i_i237_i_fu_384_p2) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i269_i_fu_379_p2 = (($signed(sext_ln446_reg_641) < $signed(zext_ln446_fu_365_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i321_i_fu_374_p2 = ((row_fu_122 < img_height_cast_reg_636) ? 1'b1 : 1'b0);

assign empty_33_fu_395_p1 = sub_i213_i_fu_389_p2[2:0];

assign grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_ap_start_reg;

assign grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_ap_start_reg;

assign grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg;

assign grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_imgInput_data_num_data_valid = imgInput_data_num_data_valid;

assign grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg;

assign icmp_fu_435_p2 = (($signed(tmp_1_fu_425_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln415_fu_257_p2 = ((init_buf_fu_78 < zext_ln415_1_reg_581) ? 1'b1 : 1'b0);

assign icmp_ln446_fu_369_p2 = ((row_fu_122 == add_ln446_1_reg_652) ? 1'b1 : 1'b0);

assign imgOutput_data_din = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191_imgOutput_data_din;

assign img_height_cast_fu_303_p1 = img_height;

assign row_3_fu_471_p2 = (row_fu_122 + 13'd1);

assign sext_ln446_fu_312_p1 = $signed(sub336_i_fu_306_p2);

assign spec_select69_fu_407_p2 = (tmp_fu_399_p3 & cmp_i_i269_i_fu_379_p2);

assign spec_select73_fu_419_p2 = (cmp_i_i269_i_fu_379_p2 & cmp_i_i193_i_1_fu_413_p2);

assign spec_select77_fu_441_p2 = (icmp_fu_435_p2 & cmp_i_i269_i_fu_379_p2);

assign spec_select81_fu_453_p2 = (cmp_i_i269_i_fu_379_p2 & cmp_i_i193_i_3_fu_447_p2);

assign spec_select85_fu_465_p2 = (cmp_i_i269_i_fu_379_p2 & cmp_i_i193_i_4_fu_459_p2);

assign sub336_i_fu_306_p2 = ($signed(img_height_cast_fu_303_p1) + $signed(13'd8191));

assign sub_i213_i_fu_389_p2 = (14'd4 - sub_i_i237_i_fu_384_p2);

assign sub_i_i237_i_fu_384_p2 = ($signed(zext_ln446_fu_365_p1) - $signed(sext_ln446_reg_641));

assign tmp_1_fu_425_p4 = {{sub_i213_i_fu_389_p2[13:1]}};

assign tmp_fu_399_p3 = sub_i213_i_fu_389_p2[32'd13];

assign trunc_ln415_1_fu_262_p1 = init_buf_fu_78[2:0];

assign trunc_ln415_fu_233_p1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out[2:0];

assign trunc_ln446_1_fu_349_p1 = row_ind_8_fu_130[2:0];

assign trunc_ln446_2_fu_353_p1 = row_ind_9_fu_134[2:0];

assign trunc_ln446_3_fu_357_p1 = row_ind_10_fu_138[2:0];

assign trunc_ln446_4_fu_361_p1 = row_ind_11_fu_142[2:0];

assign trunc_ln446_fu_345_p1 = row_ind_fu_126[2:0];

assign zext_ln415_1_fu_245_p1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_9_out;

assign zext_ln415_2_fu_241_p1 = img_width;

assign zext_ln415_fu_237_p1 = grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_406_1_fu_158_row_ind_7_out;

assign zext_ln446_fu_365_p1 = row_fu_122;

always @ (posedge ap_clk) begin
    zext_ln415_2_reg_576[12] <= 1'b0;
    zext_ln415_1_reg_581[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    img_height_cast_reg_636[12] <= 1'b0;
end

endmodule //modefilter_accel_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s
