<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>STFMINNM, STFMINNML -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STFMINNM, STFMINNML</h2><p>Atomic floating-point minimum number, without return</p>
      <p class="aml">This instruction atomically loads a 16-bit, 32-bit, or 64-bit value from memory,
computes the floating-point minimum number with the value held in a register,
and stores the result back to memory.</p>
      <ul>
        <li>
          
            <span class="asm-code">STFMINNML</span> stores
  to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">STFMINNM</span> has no release semantics.
        </li>
      </ul>
      <p class="aml">This instruction:</p>
      <ul>
        <li>
          Disables alternative floating-point behaviors, as if FPCR.AH
  is 0.
        </li>
        <li>
          Generates only the default NaN, as if FPCR.DN
  is 1.
        </li>
        <li>
          Does not modify the cumulative FPSR
  exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).
        </li>
        <li>
          Disables trapped floating-point exceptions, as if the
  FPCR trap enable bits
  (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.
        </li>
      </ul>
      <p class="aml">For more information about memory ordering semantics, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIHCHEF">Load-Acquire, Store-Release</a>.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <h3 class="classheading"><a id="iclass_floating_point"/>Floating-point<span style="font-size:smaller;"><br/>(FEAT_LSFE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">R</td><td class="lr">1</td><td colspan="5" class="lr">Rs</td><td class="lr">1</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td class="droppedname">VR</td><td colspan="2"/><td class="droppedname">A</td><td/><td/><td colspan="5"/><td class="droppedname">o3</td><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="5"/><td colspan="5" class="droppedname">Rt</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision no memory ordering variant
            </h4><a id="STFMINNM_16"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; R == 0)</span><p class="asm-code">STFMINNM  <a href="#fpfar_hs" title="Is the 16-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Hs&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision release variant
            </h4><a id="STFMINNML_16"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; R == 1)</span><p class="asm-code">STFMINNML  <a href="#fpfar_hs" title="Is the 16-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Hs&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision no memory ordering variant
            </h4><a id="STFMINNM_32"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; R == 0)</span><p class="asm-code">STFMINNM  <a href="#fpfar_ss" title="Is the 32-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ss&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision release variant
            </h4><a id="STFMINNML_32"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; R == 1)</span><p class="asm-code">STFMINNML  <a href="#fpfar_ss" title="Is the 32-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ss&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision no memory ordering variant
            </h4><a id="STFMINNM_64"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; R == 0)</span><p class="asm-code">STFMINNM  <a href="#fpfar_ds" title="Is the 64-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ds&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision release variant
            </h4><a id="STFMINNML_64"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; R == 1)</span><p class="asm-code">STFMINNML  <a href="#fpfar_ds" title="Is the 64-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ds&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSFE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;

let s : integer = UInt(Rs);
let n : integer = UInt(Rn);

let datasize : integer{} = 8 &lt;&lt; UInt(size);
let acquire : boolean = FALSE;
let release : boolean = R == '1';
let tagchecked : boolean = n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hs&gt;</td><td><a id="fpfar_hs"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ss&gt;</td><td><a id="fpfar_ss"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ds&gt;</td><td><a id="fpfar_ds"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPEnabled();
var address : bits(64);
var value : bits(datasize);
var data : bits(datasize);
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = <a href="shared_pseudocode.html#func_CreateAccDescFPAtomicOp_4" title="">CreateAccDescFPAtomicOp</a>(<a href="shared_pseudocode.html#enum_MemAtomicOp_FPMINNM" title="">MemAtomicOp_FPMINNM</a>, acquire,
                                                            release, tagchecked);

value = V{datasize}(s);
if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

let comparevalue : bits(datasize) = ARBITRARY : bits(datasize); // Irrelevant when not executing CAS
data = <a href="shared_pseudocode.html#func_MemAtomic_5" title="">MemAtomic</a>{datasize}(address, comparevalue, value, accdesc);</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
