// Seed: 4065111565
module module_0 (
    input tri id_0
);
  wire id_2;
  supply1 id_3;
  tri0 id_4;
  reg id_5 = 1;
  id_6(
      1, id_4 * 1'b0, 1
  );
  uwire id_7;
  assign id_3 = 1;
  reg id_8, id_9;
  wire id_10;
  id_11 :
  assert property (@(id_3 or posedge 1) id_7)
    if ("") id_5 <= 1;
    else id_8 <= id_7 !== id_9;
  id_12(
      id_11, 1, 1 & id_9 & 1
  );
  assign module_1.type_0 = 0;
  tri0 id_13;
  wire id_14, id_15;
  assign id_13 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    output tri1 id_3,
    input  tri0 id_4
);
  assign id_3 = 1 + 1 && 1;
  module_0 modCall_1 (id_0);
endmodule
