$date
	Sat Jan 31 00:42:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module param_memory_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % write_enable $end
$scope module uut $end
$var wire 8 & address [7:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % write_enable $end
$var parameter 32 ( SIZE $end
$var parameter 32 ) WIDTH $end
$var reg 8 * data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 )
b100000000 (
$end
#0
$dumpvars
bx *
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
b101101 $
b101101 '
b101 "
b101 &
1%
#15
1#
#20
0#
b1001101 $
b1001101 '
b0 "
b0 &
#25
1#
#30
0#
b100000 $
b100000 '
b11 "
b11 &
#35
1#
#40
0#
b101 "
b101 &
0%
#45
b101101 !
b101101 *
1#
#50
0#
#55
1#
#60
0#
b0 "
b0 &
#65
b1001101 !
b1001101 *
1#
#70
0#
#75
1#
#80
0#
b11 "
b11 &
#85
b100000 !
b100000 *
1#
#90
0#
#95
1#
#100
0#
b1010 "
b1010 &
#105
bx !
bx *
1#
#110
0#
#115
1#
#120
0#
b1100 $
b1100 '
b10100 "
b10100 &
1%
#125
1#
#130
0#
0%
#135
b1100 !
b1100 *
1#
#140
0#
