// Seed: 2932446224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[1] = id_4;
  logic [7:0][""] id_11 = id_9.id_9[1|1'b0][1][-1] > id_10(-1);
  assign id_2 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16, id_17, id_18;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2[-1'h0] = -1;
  if ("") always id_1 <= id_1 ? 1 : id_2[1'd0];
  wire id_3;
  wire id_4, id_5;
  tran (.id_0(-1), .id_1(1), .id_2(id_3), .id_3(-1'h0 + -1));
  wire id_6;
  bit id_7, id_8, id_9;
  wire id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_10,
      id_5,
      id_12,
      id_13,
      id_2,
      id_13,
      id_2,
      id_5
  );
  assign id_1 = id_7;
endmodule
