Module:
  Identifier: TestModule
  Filepath: testcases/sv/ansi_port_input_net_class.sv
  Port: 
    Identifier: d
    Direction: Input
    DataKind: Net
    DataType: Class
    ClassIdentifier: my_enum_t
    NetType: Wire
    Signedness: None
    PackedDimensions: []

  Port: 
    Identifier: e
    Direction: Input
    DataKind: Net
    DataType: Class
    ClassIdentifier: my_struct_t
    NetType: Wire
    Signedness: None
    PackedDimensions: []

  Port: 
    Identifier: f
    Direction: Input
    DataKind: Net
    DataType: Class
    ClassIdentifier: my_struct_t
    NetType: Wire
    Signedness: None
    PackedDimensions: []


