$date
	Sat Mar 13 20:57:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CSA_tb $end
$var wire 1 ! sum $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 ! sum $end
$var wire 1 & fa_sum $end
$var wire 1 ' fa_cout $end
$var wire 1 ( dff_carry_out $end
$scope module dff_carry $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$scope module dff_sum $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 & d $end
$var reg 1 ! q $end
$upscope $end
$scope module fa $end
$var wire 1 ( Ci $end
$var wire 1 $ X $end
$var wire 1 % Y $end
$var wire 1 & S $end
$var wire 1 ' Co $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
x'
x&
x%
x$
1#
0"
0!
$end
#10
1"
#20
1&
0'
0"
0%
1$
0#
#30
1!
1"
#40
0&
1'
0"
1%
#50
1&
1(
0!
1"
#60
0'
0"
0%
0$
#70
0&
1!
0(
1"
#80
0"
#90
0!
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#540
0"
#550
1"
#560
0"
#570
1"
#580
0"
#590
1"
#600
0"
#610
1"
#620
0"
#630
1"
#640
0"
#650
1"
#660
0"
#670
1"
#680
0"
#690
1"
#700
0"
#710
1"
#720
0"
#730
1"
#740
0"
#750
1"
#760
0"
#770
1"
#780
0"
#790
1"
#800
0"
#810
1"
#820
0"
#830
1"
#840
0"
#850
1"
#860
0"
#870
1"
#880
0"
#890
1"
#900
0"
#910
1"
#920
0"
#930
1"
#940
0"
#950
1"
#960
0"
#970
1"
#980
0"
#990
1"
#1000
0"
#1010
1"
#1020
0"
#1030
1"
#1040
0"
#1050
1"
#1060
0"
