

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Tue Aug 28 14:55:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        result
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  249|  249|  249|  249|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  234|  234|        13|          -|          -|    18|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1464|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|    1598|    1343|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|     244|
|Register         |        -|      -|     720|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    2324|    3057|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |kernel_correlatiohbi_U1  |kernel_correlatiohbi  |        0|      0|  522|  437|
    |kernel_correlatioibs_U2  |kernel_correlatioibs  |        0|      0|  522|  437|
    |kernel_correlatiojbC_U3  |kernel_correlatiojbC  |        0|      0|  554|  469|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0| 1598| 1343|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |r0_U   |operator_double_dbkb  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |operator_double_dcud  |        0|  1|   1|    64|    1|     1|           64|
    |r2_U   |operator_double_ddEe  |        0|  1|   1|    64|    1|     1|           64|
    |q0_U   |operator_double_deOg  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |operator_double_dfYi  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |operator_double_dg8j  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_552_p2                  |     +    |      0|  0|   15|           2|           6|
    |shift_V_1_fu_339_p2          |     +    |      0|  0|   18|           2|          11|
    |tmp_44_fu_674_p2             |     +    |      0|  0|   15|           2|           6|
    |xf_V_8_fu_437_p2             |     +    |      0|  0|   63|           2|          56|
    |Lo_assign_fu_534_p2          |     -    |      0|  0|   15|           8|           8|
    |new_exp_V_fu_477_p2          |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_334_p2            |     -    |      0|  0|   18|           1|          11|
    |tmp_36_fu_621_p2             |     -    |      0|  0|   15|           5|           6|
    |tmp_45_fu_689_p2             |     -    |      0|  0|   15|           5|           6|
    |tmp_49_fu_699_p2             |     -    |      0|  0|   15|           5|           6|
    |p_demorgan_fu_755_p2         |    and   |      0|  0|   56|          56|          56|
    |sel_tmp3_fu_356_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp7_fu_382_p2           |    and   |      0|  0|    6|           1|           1|
    |tmp_59_fu_781_p2             |    and   |      0|  0|   56|          56|          56|
    |tmp_60_fu_787_p2             |    and   |      0|  0|   56|          56|          56|
    |icmp4_fu_319_p2              |   icmp   |      0|  0|   13|          10|           1|
    |icmp_fu_295_p2               |   icmp   |      0|  0|    8|           2|           1|
    |tmp_11_fu_325_p2             |   icmp   |      0|  0|   13|          11|           1|
    |tmp_12_fu_330_p2             |   icmp   |      0|  0|   13|          11|          11|
    |tmp_14_fu_562_p2             |   icmp   |      0|  0|   13|          11|           2|
    |tmp_33_fu_607_p2             |   icmp   |      0|  0|   11|           8|           3|
    |tmp_42_fu_640_p2             |   icmp   |      0|  0|   11|           8|           3|
    |tmp_s_fu_473_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_57_fu_749_p2             |   lshr   |      0|  0|  166|           2|          56|
    |p_Result_10_fu_792_p2        |    or    |      0|  0|   56|          56|          56|
    |sel_tmp2_demorgan_fu_344_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_10_fu_575_p2             |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_3_fu_587_p3          |  select  |      0|  0|   52|           1|          52|
    |p_Repl2_5_fu_580_p3          |  select  |      0|  0|   11|           1|          11|
    |p_s_fu_567_p3                |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_361_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_369_p3          |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_387_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_301_p3  |  select  |      0|  0|    2|           1|           2|
    |tmp_37_fu_626_p3             |  select  |      0|  0|   56|           1|          56|
    |tmp_38_fu_633_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_46_fu_694_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_47_fu_716_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_48_fu_721_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_55_fu_770_p3             |  select  |      0|  0|   56|           1|          56|
    |xf_V_5_fu_431_p3             |  select  |      0|  0|   56|           1|          56|
    |xf_V_7_fu_416_p3             |  select  |      0|  0|   56|           1|          56|
    |tmp_53_fu_737_p2             |    shl   |      0|  0|  166|          56|          56|
    |tmp_56_fu_743_p2             |    shl   |      0|  0|  166|           2|          56|
    |sel_tmp2_fu_350_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp6_fu_377_p2           |    xor   |      0|  0|    6|           1|           2|
    |tmp_58_fu_776_p2             |    xor   |      0|  0|   56|          56|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0| 1464|         476|         900|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  133|         29|    1|         29|
    |ap_return          |    9|          2|   64|        128|
    |i_i_i_reg_248      |    9|          2|    6|         12|
    |p_Repl2_4_reg_228  |    9|          2|    3|          6|
    |p_Val2_5_reg_238   |    9|          2|   56|        112|
    |q0_address0        |   15|          3|    6|         18|
    |q1_address0        |   15|          3|    6|         18|
    |r0_address0        |   15|          3|    6|         18|
    |r1_address0        |   15|          3|    6|         18|
    |r2_address0        |   15|          3|    6|         18|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  244|         52|  160|        377|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |Lo_assign_reg_972          |   8|   0|    8|          0|
    |ap_CS_fsm                  |  28|   0|   28|          0|
    |ap_return_preg             |  64|   0|   64|          0|
    |d_chunk_V_1_reg_1025       |   3|   0|    3|          0|
    |i_i_i_reg_248              |   6|   0|    6|          0|
    |i_reg_997                  |   6|   0|    6|          0|
    |icmp4_reg_829              |   1|   0|    1|          0|
    |new_exp_V_2_reg_803        |  11|   0|   11|          0|
    |new_exp_V_reg_954          |  11|   0|   11|          0|
    |new_mant_V_3_reg_814       |  52|   0|   52|          0|
    |p_Repl2_4_reg_228          |   3|   0|    3|          0|
    |p_Repl2_6_reg_798          |   1|   0|    1|          0|
    |p_Result_8_reg_1066        |   3|   0|    3|          0|
    |p_Result_i_i_reg_894       |   2|   0|    2|          0|
    |p_Val2_5_reg_238           |  56|   0|   56|          0|
    |p_demorgan_reg_1102        |  56|   0|   56|          0|
    |q0_load_1_reg_1071         |   1|   0|    1|          0|
    |q0_load_reg_939            |   1|   0|    1|          0|
    |q1_load_1_reg_1076         |   1|   0|    1|          0|
    |q1_load_reg_944            |   1|   0|    1|          0|
    |q2_load_reg_1081           |   1|   0|    1|          0|
    |r0_load_reg_924            |   1|   0|    1|          0|
    |r1_load_reg_929            |   1|   0|    1|          0|
    |r2_load_reg_934            |   1|   0|    1|          0|
    |r_V_21_reg_872             |  52|   0|   52|          0|
    |r_V_22_reg_877             |  56|   0|   56|          0|
    |shift_V_3_reg_846          |  11|   0|   11|          0|
    |shift_V_4_reg_851          |  11|   0|   11|          0|
    |shift_V_cast_cast_reg_821  |   1|   0|   11|         10|
    |tmp_11_reg_835             |   1|   0|    1|          0|
    |tmp_12_reg_841             |   1|   0|    1|          0|
    |tmp_32_reg_978             |   6|   0|    6|          0|
    |tmp_34_reg_983             |   6|   0|    6|          0|
    |tmp_37_reg_1002            |  56|   0|   56|          0|
    |tmp_38_reg_1007            |   6|   0|    6|          0|
    |tmp_42_reg_1012            |   1|   0|    1|          0|
    |tmp_43_reg_989             |   6|   0|    6|          0|
    |tmp_44_reg_1060            |   6|   0|    6|          0|
    |tmp_45_reg_1086            |   6|   0|    6|          0|
    |tmp_49_reg_1091            |   6|   0|    6|          0|
    |tmp_53_reg_1096            |  56|   0|   56|          0|
    |tmp_s_reg_949              |   1|   0|    1|          0|
    |xf_V_7_reg_882             |  56|   0|   56|          0|
    |xf_V_8_reg_888             |  56|   0|   56|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 720|   0|  730|         10|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div5 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

