// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Giraffe_ADC")
  (DATE "11/19/2022 08:55:19")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5492:5492:5492) (5372:5372:5372))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4030:4030:4030) (4187:4187:4187))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3950:3950:3950) (4086:4086:4086))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3907:3907:3907) (3994:3994:3994))
        (IOPATH i o (2784:2784:2784) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5055:5055:5055) (4975:4975:4975))
        (IOPATH i o (2764:2764:2764) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3869:3869:3869) (4108:4108:4108))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3681:3681:3681) (3879:3879:3879))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3775:3775:3775) (3956:3956:3956))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3271:3271:3271) (3438:3438:3438))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6089:6089:6089) (6087:6087:6087))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4768:4768:4768) (4675:4675:4675))
        (IOPATH i o (2734:2734:2734) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3505:3505:3505) (3728:3728:3728))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4480:4480:4480) (4382:4382:4382))
        (IOPATH i o (2694:2694:2694) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5564:5564:5564) (5452:5452:5452))
        (IOPATH i o (3342:3342:3342) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3814:3814:3814) (3828:3828:3828))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2493:2493:2493) (2556:2556:2556))
        (IOPATH i o (2714:2714:2714) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4423:4423:4423) (4464:4464:4464))
        (IOPATH i o (2734:2734:2734) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4151:4151:4151) (4090:4090:4090))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2714:2714:2714) (2754:2754:2754))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2831:2831:2831) (2940:2940:2940))
        (IOPATH i o (3332:3332:3332) (3683:3683:3683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4370:4370:4370) (4274:4274:4274))
        (IOPATH i o (2694:2694:2694) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4021:4021:4021) (3982:3982:3982))
        (IOPATH i o (2704:2704:2704) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2456:2456:2456) (2419:2419:2419))
        (IOPATH i o (2744:2744:2744) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3886:3886:3886) (3909:3909:3909))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4005:4005:4005) (3927:3927:3927))
        (IOPATH i o (2744:2744:2744) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tx2M\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2895:2895:2895) (2691:2691:2691))
        (IOPATH i o (3683:3683:3683) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rstn_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2889:2889:2889) (2931:2931:2931))
        (IOPATH i o (2827:2827:2827) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE clk_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1917:1917:1917) (1906:1906:1906))
        (IOPATH i o (2744:2744:2744) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE calib_ena_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3942:3942:3942) (4178:4178:4178))
        (IOPATH i o (2794:2794:2794) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE adc_ena\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2591:2591:2591) (2638:2638:2638))
        (IOPATH i o (2764:2764:2764) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1754:1754:1754) (1810:1810:1810))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1427:1427:1427) (1483:1483:1483))
        (IOPATH i o (2784:2784:2784) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2737:2737:2737) (2674:2674:2674))
        (IOPATH i o (2784:2784:2784) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2751:2751:2751) (2680:2680:2680))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2440:2440:2440) (2445:2445:2445))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1455:1455:1455) (1414:1414:1414))
        (IOPATH i o (2754:2754:2754) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2538:2538:2538) (2465:2465:2465))
        (IOPATH i o (2724:2724:2724) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1130:1130:1130) (1113:1113:1113))
        (IOPATH i o (2764:2764:2764) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2731:2731:2731) (2662:2662:2662))
        (IOPATH i o (2774:2774:2774) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cap_rstn\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3404:3404:3404) (3474:3474:3474))
        (IOPATH i o (2827:2827:2827) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE nrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_50M\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (6670:6670:6670) (6670:6670:6670))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (321:321:321))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1026:1026:1026))
        (PORT datab (1159:1159:1159) (1171:1171:1171))
        (PORT datac (1191:1191:1191) (1173:1173:1173))
        (PORT datad (1416:1416:1416) (1387:1387:1387))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (2116:2116:2116))
        (PORT datab (1074:1074:1074) (1086:1086:1086))
        (PORT datac (1723:1723:1723) (1749:1749:1749))
        (PORT datad (1034:1034:1034) (1048:1048:1048))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_50M\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5970:5970:5970) (5602:5602:5602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1679:1679:1679))
        (PORT datad (4943:4943:4943) (5280:5280:5280))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.RESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5970:5970:5970) (5602:5602:5602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (904:904:904))
        (PORT datab (283:283:283) (366:366:366))
        (PORT datac (1330:1330:1330) (1318:1318:1318))
        (PORT datad (439:439:439) (497:497:497))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (906:906:906))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (4940:4940:4940) (5277:5277:5277))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[29\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (786:786:786))
        (PORT datab (773:773:773) (791:791:791))
        (PORT datac (909:909:909) (917:917:917))
        (PORT datad (1149:1149:1149) (1135:1135:1135))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (780:780:780))
        (PORT datab (753:753:753) (780:780:780))
        (PORT datac (949:949:949) (952:952:952))
        (PORT datad (1188:1188:1188) (1177:1177:1177))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (859:859:859))
        (PORT datab (900:900:900) (917:917:917))
        (PORT datac (982:982:982) (1003:1003:1003))
        (PORT datad (1118:1118:1118) (1155:1155:1155))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1102:1102:1102))
        (PORT datab (1026:1026:1026) (1053:1053:1053))
        (PORT datac (1040:1040:1040) (1055:1055:1055))
        (PORT datad (1239:1239:1239) (1224:1224:1224))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (630:630:630))
        (PORT datab (626:626:626) (611:611:611))
        (PORT datac (623:623:623) (610:610:610))
        (PORT datad (641:641:641) (616:616:616))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[31\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6097:6097:6097) (5774:5774:5774))
        (PORT ena (1126:1126:1126) (1087:1087:1087))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1503:1503:1503))
        (PORT datab (1379:1379:1379) (1417:1417:1417))
        (PORT datac (1727:1727:1727) (1740:1740:1740))
        (PORT datad (1684:1684:1684) (1700:1700:1700))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2153:2153:2153) (2179:2179:2179))
        (PORT datab (900:900:900) (877:877:877))
        (PORT datac (2328:2328:2328) (2345:2345:2345))
        (PORT datad (595:595:595) (584:584:584))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5970:5970:5970) (5602:5602:5602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (828:828:828))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1025:1025:1025))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1440:1440:1440))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1158:1158:1158) (1170:1170:1170))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (937:937:937))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5121:5121:5121) (4753:4753:4753))
        (PORT ena (1446:1446:1446) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1105:1105:1105))
        (PORT datab (1078:1078:1078) (1089:1089:1089))
        (PORT datac (1001:1001:1001) (1016:1016:1016))
        (PORT datad (1051:1051:1051) (1066:1066:1066))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2114:2114:2114))
        (PORT datab (1761:1761:1761) (1780:1780:1780))
        (PORT datac (1038:1038:1038) (1048:1048:1048))
        (PORT datad (870:870:870) (829:829:829))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (537:537:537))
        (PORT datac (2109:2109:2109) (2139:2139:2139))
        (PORT datad (2140:2140:2140) (2166:2166:2166))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (874:874:874))
        (PORT datab (900:900:900) (877:877:877))
        (PORT datac (882:882:882) (850:850:850))
        (PORT datad (1237:1237:1237) (1209:1209:1209))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1485:1485:1485))
        (PORT datab (1728:1728:1728) (1731:1731:1731))
        (PORT datac (1712:1712:1712) (1742:1742:1742))
        (PORT datad (1634:1634:1634) (1634:1634:1634))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1363:1363:1363) (1341:1341:1341))
        (PORT datad (238:238:238) (281:281:281))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (547:547:547))
        (PORT datab (520:520:520) (568:568:568))
        (PORT datac (483:483:483) (534:534:534))
        (PORT datad (446:446:446) (495:495:495))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (785:785:785))
        (PORT datab (477:477:477) (539:539:539))
        (PORT datac (688:688:688) (717:717:717))
        (PORT datad (472:472:472) (521:521:521))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5246:5246:5246) (4883:4883:4883))
        (PORT ena (2048:2048:2048) (1994:1994:1994))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (807:807:807))
        (PORT datab (522:522:522) (568:568:568))
        (PORT datac (485:485:485) (537:537:537))
        (PORT datad (454:454:454) (505:505:505))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (484:484:484) (538:538:538))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (563:563:563))
        (PORT datab (339:339:339) (426:426:426))
        (PORT datac (305:305:305) (389:389:389))
        (PORT datad (309:309:309) (384:384:384))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (904:904:904))
        (PORT datab (844:844:844) (886:886:886))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (375:375:375) (382:382:382))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (878:878:878))
        (PORT datac (840:840:840) (896:896:896))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack_sub\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (719:719:719) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ack_unit)
    (DELAY
      (ABSOLUTE
        (PORT datac (5019:5019:5019) (5451:5451:5451))
        (PORT datad (4547:4547:4547) (4936:4936:4936))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ack_unit_delay)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5284:5284:5284) (4907:4907:4907))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (981:981:981))
        (PORT datab (709:709:709) (719:719:719))
        (PORT datac (426:426:426) (477:477:477))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (329:329:329))
        (PORT datab (1362:1362:1362) (1341:1341:1341))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5284:5284:5284) (4907:4907:4907))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (558:558:558))
        (PORT datab (790:790:790) (861:861:861))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (425:425:425))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (426:426:426))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (424:424:424))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (413:413:413))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2222:2222:2222))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5162:5162:5162) (4811:4811:4811))
        (PORT ena (2037:2037:2037) (1981:1981:1981))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1075:1075:1075))
        (PORT datab (807:807:807) (869:869:869))
        (PORT datac (922:922:922) (1012:1012:1012))
        (PORT datad (911:911:911) (1003:1003:1003))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1315:1315:1315))
        (PORT datab (1502:1502:1502) (1539:1539:1539))
        (PORT datac (1447:1447:1447) (1486:1486:1486))
        (PORT datad (1952:1952:1952) (1961:1961:1961))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1549:1549:1549))
        (PORT datab (1529:1529:1529) (1569:1569:1569))
        (PORT datac (1090:1090:1090) (1101:1101:1101))
        (PORT datad (1066:1066:1066) (1079:1079:1079))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[29\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1111:1111:1111))
        (PORT datab (520:520:520) (568:568:568))
        (PORT datad (448:448:448) (499:499:499))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (849:849:849))
        (PORT datab (732:732:732) (784:784:784))
        (PORT datac (990:990:990) (1007:1007:1007))
        (PORT datad (1358:1358:1358) (1383:1383:1383))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (901:901:901) (885:885:885))
        (PORT datad (926:926:926) (907:907:907))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1885:1885:1885))
        (PORT datab (1813:1813:1813) (1805:1805:1805))
        (PORT datac (1421:1421:1421) (1459:1459:1459))
        (PORT datad (1338:1338:1338) (1364:1364:1364))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1910:1910:1910))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1076:1076:1076))
        (PORT datab (1857:1857:1857) (1876:1876:1876))
        (PORT datac (1385:1385:1385) (1413:1413:1413))
        (PORT datad (1688:1688:1688) (1712:1712:1712))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1007:1007:1007))
        (PORT datab (758:758:758) (796:796:796))
        (PORT datac (967:967:967) (987:987:987))
        (PORT datad (1375:1375:1375) (1408:1408:1408))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1191:1191:1191))
        (PORT datab (1108:1108:1108) (1134:1134:1134))
        (PORT datac (1005:1005:1005) (1023:1023:1023))
        (PORT datad (1168:1168:1168) (1197:1197:1197))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1145:1145:1145))
        (PORT datab (1052:1052:1052) (1095:1095:1095))
        (PORT datac (1060:1060:1060) (1072:1072:1072))
        (PORT datad (1043:1043:1043) (1087:1087:1087))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (1133:1133:1133) (1172:1172:1172))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1324:1324:1324) (1311:1311:1311))
        (PORT datad (1016:1016:1016) (1001:1001:1001))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1482:1482:1482))
        (PORT datab (1375:1375:1375) (1396:1396:1396))
        (PORT datac (446:446:446) (503:503:503))
        (PORT datad (1593:1593:1593) (1600:1600:1600))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (547:547:547))
        (PORT datab (1402:1402:1402) (1406:1406:1406))
        (PORT datac (1462:1462:1462) (1492:1492:1492))
        (PORT datad (1560:1560:1560) (1554:1554:1554))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (1283:1283:1283) (1247:1247:1247))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1294:1294:1294))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SAMPLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2211:2211:2211))
        (PORT asdata (1810:1810:1810) (1733:1733:1733))
        (PORT clrn (5970:5970:5970) (5602:5602:5602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4459:4459:4459) (4778:4778:4778))
        (PORT datab (639:639:639) (624:624:624))
        (PORT datac (595:595:595) (593:593:593))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (851:851:851))
        (PORT datac (1235:1235:1235) (1197:1197:1197))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (321:321:321))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (321:321:321))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (PORT ena (1126:1126:1126) (1105:1105:1105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (444:444:444) (499:499:499))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (320:320:320))
        (PORT datab (1098:1098:1098) (1034:1034:1034))
        (PORT datac (1234:1234:1234) (1195:1195:1195))
        (PORT datad (229:229:229) (262:262:262))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datad (948:948:948) (940:940:940))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5220:5220:5220) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[8\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (1022:1022:1022))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1003:1003:1003))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (1420:1420:1420) (1450:1450:1450))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (794:794:794))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5914:5914:5914) (5559:5559:5559))
        (PORT ena (1847:1847:1847) (1780:1780:1780))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5921:5921:5921) (5570:5570:5570))
        (PORT ena (1567:1567:1567) (1511:1511:1511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1293:1293:1293))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (902:902:902) (886:886:886))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (900:900:900))
        (PORT datab (1502:1502:1502) (1539:1539:1539))
        (PORT datac (1447:1447:1447) (1487:1487:1487))
        (PORT datad (1952:1952:1952) (1961:1961:1961))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1497:1497:1497))
        (PORT datab (1355:1355:1355) (1343:1343:1343))
        (PORT datac (1807:1807:1807) (1844:1844:1844))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1547:1547:1547))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1485:1485:1485) (1529:1529:1529))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (850:850:850))
        (PORT datab (1275:1275:1275) (1230:1230:1230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5166:5166:5166) (4808:4808:4808))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (324:324:324))
        (PORT datab (1369:1369:1369) (1349:1349:1349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_received)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5284:5284:5284) (4907:4907:4907))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (879:879:879))
        (PORT datab (304:304:304) (387:387:387))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (387:387:387))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (401:401:401))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (399:399:399))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5229:5229:5229) (4862:4862:4862))
        (PORT ena (1720:1720:1720) (1676:1676:1676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (731:731:731))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1079:1079:1079) (1067:1067:1067))
        (PORT clrn (5285:5285:5285) (4902:4902:4902))
        (PORT ena (1420:1420:1420) (1396:1396:1396))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (560:560:560))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1067:1067:1067) (1051:1051:1051))
        (PORT clrn (5285:5285:5285) (4902:4902:4902))
        (PORT ena (1420:1420:1420) (1396:1396:1396))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (867:867:867))
        (PORT datab (1090:1090:1090) (1129:1129:1129))
        (PORT datac (748:748:748) (789:789:789))
        (PORT datad (776:776:776) (820:820:820))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4923:4923:4923))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (768:768:768))
        (PORT datab (738:738:738) (768:768:768))
        (PORT datac (666:666:666) (699:699:699))
        (PORT datad (692:692:692) (727:727:727))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (859:859:859))
        (PORT datab (808:808:808) (843:843:843))
        (PORT datac (759:759:759) (789:789:789))
        (PORT datad (745:745:745) (786:786:786))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (937:937:937))
        (PORT datab (932:932:932) (893:893:893))
        (PORT datac (720:720:720) (761:761:761))
        (PORT datad (688:688:688) (688:688:688))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SEND)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5285:5285:5285) (4902:4902:4902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (300:300:300))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (208:208:208) (244:244:244))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1168:1168:1168))
        (PORT datab (1766:1766:1766) (1770:1770:1770))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (4247:4247:4247) (4603:4603:4603))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (731:731:731))
        (PORT datab (480:480:480) (543:543:543))
        (PORT datac (487:487:487) (543:543:543))
        (PORT datad (717:717:717) (736:736:736))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1046:1046:1046))
        (PORT datab (828:828:828) (886:886:886))
        (PORT datac (753:753:753) (794:794:794))
        (PORT datad (1020:1020:1020) (1029:1029:1029))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (904:904:904))
        (PORT datab (820:820:820) (872:872:872))
        (PORT datac (1013:1013:1013) (995:995:995))
        (PORT datad (680:680:680) (667:667:667))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (303:303:303))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (672:672:672) (703:703:703))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (421:421:421))
        (PORT datad (267:267:267) (310:310:310))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (416:416:416) (438:438:438))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5573:5573:5573) (5216:5216:5216))
        (PORT ena (1703:1703:1703) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (356:356:356))
        (PORT datad (375:375:375) (383:383:383))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5573:5573:5573) (5216:5216:5216))
        (PORT ena (1703:1703:1703) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (541:541:541))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (419:419:419))
        (PORT datad (268:268:268) (311:311:311))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5573:5573:5573) (5216:5216:5216))
        (PORT ena (1703:1703:1703) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (554:554:554))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (410:410:410) (419:419:419))
        (PORT datad (269:269:269) (312:312:312))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5573:5573:5573) (5216:5216:5216))
        (PORT ena (1703:1703:1703) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (515:515:515))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (371:371:371) (385:385:385))
        (PORT datad (268:268:268) (312:312:312))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5573:5573:5573) (5216:5216:5216))
        (PORT ena (1703:1703:1703) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (814:814:814))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (489:489:489) (543:543:543))
        (PORT datad (482:482:482) (535:535:535))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (597:597:597))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (458:458:458) (518:518:518))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (535:535:535))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (357:357:357))
        (PORT datad (668:668:668) (661:661:661))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5573:5573:5573) (5216:5216:5216))
        (PORT ena (1703:1703:1703) (1650:1650:1650))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5240:5240:5240) (4865:4865:4865))
        (PORT ena (1740:1740:1740) (1707:1707:1707))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (802:802:802))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (484:484:484) (537:537:537))
        (PORT datad (475:475:475) (525:525:525))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (520:520:520) (568:568:568))
        (PORT datad (449:449:449) (500:500:500))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1091:1091:1091))
        (PORT datab (817:817:817) (861:861:861))
        (PORT datac (780:780:780) (831:831:831))
        (PORT datad (777:777:777) (817:817:817))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (845:845:845))
        (PORT datab (823:823:823) (868:868:868))
        (PORT datac (785:785:785) (834:834:834))
        (PORT datad (807:807:807) (847:847:847))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (900:900:900))
        (PORT datab (1059:1059:1059) (1068:1068:1068))
        (PORT datac (1044:1044:1044) (1071:1071:1071))
        (PORT datad (753:753:753) (798:798:798))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2209:2209:2209))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5196:5196:5196) (4840:4840:4840))
        (PORT ena (1750:1750:1750) (1706:1706:1706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (846:846:846))
        (PORT datab (789:789:789) (846:846:846))
        (PORT datac (1039:1039:1039) (1052:1052:1052))
        (PORT datad (760:760:760) (807:807:807))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (669:669:669) (670:670:670))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (746:746:746) (779:779:779))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (490:490:490))
        (PORT datac (243:243:243) (282:282:282))
        (PORT datad (1003:1003:1003) (996:996:996))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5501:5501:5501) (5154:5154:5154))
        (PORT ena (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (755:755:755))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (282:282:282) (367:367:367))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (859:859:859))
        (PORT datab (770:770:770) (808:808:808))
        (PORT datac (748:748:748) (796:796:796))
        (PORT datad (796:796:796) (835:835:835))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (901:901:901))
        (PORT datab (818:818:818) (870:870:870))
        (PORT datad (694:694:694) (732:732:732))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1320:1320:1320))
        (PORT datab (1051:1051:1051) (1042:1042:1042))
        (PORT datac (1013:1013:1013) (995:995:995))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (905:905:905))
        (PORT datab (809:809:809) (848:848:848))
        (PORT datac (1073:1073:1073) (1098:1098:1098))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datad (4244:4244:4244) (4600:4600:4600))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.HOLD)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5285:5285:5285) (4902:4902:4902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (301:301:301) (392:392:392))
        (PORT datac (218:218:218) (261:261:261))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (291:291:291))
        (PORT datab (4295:4295:4295) (4649:4649:4649))
        (PORT datac (241:241:241) (279:279:279))
        (PORT datad (415:415:415) (438:438:438))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (669:669:669) (648:648:648))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_uart)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5285:5285:5285) (4902:4902:4902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT asdata (634:634:634) (661:661:661))
        (PORT clrn (5970:5970:5970) (5602:5602:5602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1074:1074:1074) (1110:1110:1110))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (356:356:356))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1161:1161:1161))
        (PORT datad (408:408:408) (422:422:422))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1167:1167:1167))
        (PORT datab (435:435:435) (456:456:456))
        (PORT datad (321:321:321) (409:409:409))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (458:458:458))
        (PORT datab (346:346:346) (450:450:450))
        (PORT datac (294:294:294) (395:395:395))
        (PORT datad (316:316:316) (403:403:403))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1164:1164:1164))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (407:407:407) (420:420:420))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (457:457:457))
        (PORT datab (345:345:345) (449:449:449))
        (PORT datac (292:292:292) (393:393:393))
        (PORT datad (314:314:314) (401:401:401))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (282:282:282))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wreq_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (484:484:484))
        (PORT datab (666:666:666) (646:646:646))
        (PORT datad (1006:1006:1006) (1000:1000:1000))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wreq_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5285:5285:5285) (4902:4902:4902))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (247:247:247) (285:285:285))
        (PORT datad (1821:1821:1821) (1818:1818:1818))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1251:1251:1251) (1275:1275:1275))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1251:1251:1251) (1275:1275:1275))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1251:1251:1251) (1274:1274:1274))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1250:1250:1250) (1274:1274:1274))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1250:1250:1250) (1274:1274:1274))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1250:1250:1250) (1274:1274:1274))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1250:1250:1250) (1273:1273:1273))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1249:1249:1249) (1273:1273:1273))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1249:1249:1249) (1272:1272:1272))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1249:1249:1249) (1272:1272:1272))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1249:1249:1249) (1272:1272:1272))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1248:1248:1248) (1272:1272:1272))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1248:1248:1248) (1272:1272:1272))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1248:1248:1248) (1272:1272:1272))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1248:1248:1248) (1271:1271:1271))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1248:1248:1248) (1271:1271:1271))
        (PORT clrn (6007:6007:6007) (5596:5596:5596))
        (PORT sclr (1556:1556:1556) (1616:1616:1616))
        (PORT sload (1091:1091:1091) (1154:1154:1154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1213:1213:1213) (1238:1238:1238))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1212:1212:1212) (1238:1238:1238))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1212:1212:1212) (1237:1237:1237))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1211:1211:1211) (1237:1237:1237))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1211:1211:1211) (1236:1236:1236))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1210:1210:1210) (1235:1235:1235))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1210:1210:1210) (1235:1235:1235))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1209:1209:1209) (1234:1234:1234))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1208:1208:1208) (1233:1233:1233))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1208:1208:1208) (1232:1232:1232))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1207:1207:1207) (1232:1232:1232))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1207:1207:1207) (1231:1231:1231))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1206:1206:1206) (1231:1231:1231))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (740:740:740))
        (PORT datab (524:524:524) (573:573:573))
        (PORT datac (447:447:447) (506:506:506))
        (PORT datad (476:476:476) (526:526:526))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1206:1206:1206) (1230:1230:1230))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1205:1205:1205) (1230:1230:1230))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1205:1205:1205) (1229:1229:1229))
        (PORT clrn (5995:5995:5995) (5603:5603:5603))
        (PORT sclr (1651:1651:1651) (1694:1694:1694))
        (PORT sload (1451:1451:1451) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1059:1059:1059) (1091:1091:1091))
        (PORT datac (1002:1002:1002) (1031:1031:1031))
        (PORT datad (1010:1010:1010) (1025:1025:1025))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1042:1042:1042))
        (PORT datab (811:811:811) (866:866:866))
        (PORT datac (1384:1384:1384) (1394:1394:1394))
        (PORT datad (1007:1007:1007) (1013:1013:1013))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (732:732:732))
        (PORT datab (521:521:521) (569:569:569))
        (PORT datac (445:445:445) (503:503:503))
        (PORT datad (475:475:475) (524:524:524))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1089:1089:1089))
        (PORT datab (1029:1029:1029) (1065:1065:1065))
        (PORT datac (779:779:779) (827:827:827))
        (PORT datad (778:778:778) (819:819:819))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (766:766:766))
        (PORT datab (481:481:481) (543:543:543))
        (PORT datac (484:484:484) (538:538:538))
        (PORT datad (476:476:476) (525:525:525))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (432:432:432))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (581:581:581))
        (PORT datab (725:725:725) (751:751:751))
        (PORT datac (719:719:719) (742:742:742))
        (PORT datad (455:455:455) (505:505:505))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (531:531:531) (580:580:580))
        (PORT datac (702:702:702) (739:739:739))
        (PORT datad (694:694:694) (729:729:729))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (490:490:490) (544:544:544))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (451:451:451))
        (PORT datac (312:312:312) (415:415:415))
        (PORT datad (315:315:315) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1167:1167:1167))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (404:404:404) (416:416:416))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (446:446:446))
        (PORT datac (308:308:308) (410:410:410))
        (PORT datad (316:316:316) (403:403:403))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (552:552:552))
        (PORT datac (1502:1502:1502) (1509:1509:1509))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (303:303:303))
        (PORT datab (328:328:328) (431:431:431))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.START)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (302:302:302))
        (PORT datab (328:328:328) (431:431:431))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (292:292:292) (393:393:393))
        (PORT datad (220:220:220) (254:254:254))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (1822:1822:1822) (1818:1818:1818))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1372:1372:1372))
        (PORT datac (979:979:979) (1000:1000:1000))
        (PORT datad (1023:1023:1023) (1054:1054:1054))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (781:781:781))
        (PORT datab (532:532:532) (582:582:582))
        (PORT datac (490:490:490) (543:543:543))
        (PORT datad (698:698:698) (734:734:734))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (446:446:446))
        (PORT datab (337:337:337) (439:439:439))
        (PORT datac (293:293:293) (394:394:394))
        (PORT datad (319:319:319) (407:407:407))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (700:700:700) (706:706:706))
        (PORT datad (456:456:456) (507:507:507))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (214:214:214) (250:250:250))
        (PORT datad (384:384:384) (394:394:394))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1490:1490:1490) (1429:1429:1429))
        (PORT datad (936:936:936) (917:917:917))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (446:446:446) (451:451:451))
        (PORT datac (960:960:960) (936:936:936))
        (PORT datad (373:373:373) (380:380:380))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~5feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4682:4682:4682) (5115:5115:5115))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1706:1706:1706))
        (PORT datab (1716:1716:1716) (1697:1697:1697))
        (PORT datac (1741:1741:1741) (1745:1745:1745))
        (PORT datad (1610:1610:1610) (1603:1603:1603))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1170:1170:1170))
        (PORT datab (1543:1543:1543) (1594:1594:1594))
        (PORT datac (1055:1055:1055) (1083:1083:1083))
        (PORT datad (1217:1217:1217) (1198:1198:1198))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1796:1796:1796))
        (PORT datab (4175:4175:4175) (4510:4510:4510))
        (PORT datac (1115:1115:1115) (1138:1138:1138))
        (PORT datad (236:236:236) (279:279:279))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (1206:1206:1206) (1170:1170:1170))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (753:753:753) (813:813:813))
        (PORT datad (712:712:712) (717:717:717))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1143:1143:1143) (1186:1186:1186))
        (PORT datac (1308:1308:1308) (1336:1336:1336))
        (PORT datad (1376:1376:1376) (1378:1378:1378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2211:2211:2211))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (968:968:968) (953:953:953))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1823:1823:1823) (1825:1825:1825))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (969:969:969) (953:953:953))
        (PORT datad (1066:1066:1066) (1086:1086:1086))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3319w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (841:841:841) (902:902:902))
        (PORT datad (1252:1252:1252) (1241:1241:1241))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3319w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1106:1106:1106))
        (PORT datab (252:252:252) (296:296:296))
        (PORT datac (935:935:935) (1019:1019:1019))
        (PORT datad (933:933:933) (1012:1012:1012))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5437:5437:5437))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5127:5127:5127))
        (PORT d[1] (4479:4479:4479) (4662:4662:4662))
        (PORT d[2] (4918:4918:4918) (5150:5150:5150))
        (PORT d[3] (4371:4371:4371) (4538:4538:4538))
        (PORT d[4] (3588:3588:3588) (3804:3804:3804))
        (PORT d[5] (7768:7768:7768) (7957:7957:7957))
        (PORT d[6] (8863:8863:8863) (9184:9184:9184))
        (PORT d[7] (3675:3675:3675) (3927:3927:3927))
        (PORT d[8] (7487:7487:7487) (7545:7545:7545))
        (PORT d[9] (6468:6468:6468) (6656:6656:6656))
        (PORT d[10] (3060:3060:3060) (3213:3213:3213))
        (PORT d[11] (4023:4023:4023) (4313:4313:4313))
        (PORT d[12] (6202:6202:6202) (6405:6405:6405))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3687:3687:3687))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (5832:5832:5832))
        (PORT d[1] (4767:4767:4767) (4897:4897:4897))
        (PORT d[2] (3230:3230:3230) (3315:3315:3315))
        (PORT d[3] (4120:4120:4120) (4285:4285:4285))
        (PORT d[4] (4508:4508:4508) (4664:4664:4664))
        (PORT d[5] (3815:3815:3815) (3938:3938:3938))
        (PORT d[6] (3927:3927:3927) (4135:4135:4135))
        (PORT d[7] (5195:5195:5195) (5573:5573:5573))
        (PORT d[8] (5661:5661:5661) (5800:5800:5800))
        (PORT d[9] (3769:3769:3769) (3918:3918:3918))
        (PORT d[10] (5287:5287:5287) (5279:5279:5279))
        (PORT d[11] (3614:3614:3614) (3744:3744:3744))
        (PORT d[12] (4290:4290:4290) (4385:4385:4385))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (PORT stall (3759:3759:3759) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1790:1790:1790))
        (PORT datab (925:925:925) (988:988:988))
        (PORT datac (975:975:975) (969:969:969))
        (PORT datad (1390:1390:1390) (1414:1414:1414))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3329w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1085:1085:1085))
        (PORT datab (992:992:992) (1091:1091:1091))
        (PORT datac (1216:1216:1216) (1281:1281:1281))
        (PORT datad (266:266:266) (305:305:305))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5581:5581:5581))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5163:5163:5163) (5160:5160:5160))
        (PORT d[1] (5060:5060:5060) (5337:5337:5337))
        (PORT d[2] (6986:6986:6986) (7130:7130:7130))
        (PORT d[3] (3203:3203:3203) (3313:3313:3313))
        (PORT d[4] (4614:4614:4614) (4838:4838:4838))
        (PORT d[5] (5888:5888:5888) (5854:5854:5854))
        (PORT d[6] (3298:3298:3298) (3408:3408:3408))
        (PORT d[7] (3702:3702:3702) (3960:3960:3960))
        (PORT d[8] (6107:6107:6107) (6086:6086:6086))
        (PORT d[9] (5606:5606:5606) (5720:5720:5720))
        (PORT d[10] (2850:2850:2850) (3034:3034:3034))
        (PORT d[11] (3238:3238:3238) (3461:3461:3461))
        (PORT d[12] (3416:3416:3416) (3414:3414:3414))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2479:2479:2479))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3597:3597:3597))
        (PORT d[1] (5848:5848:5848) (5977:5977:5977))
        (PORT d[2] (3958:3958:3958) (4051:4051:4051))
        (PORT d[3] (4768:4768:4768) (4937:4937:4937))
        (PORT d[4] (3846:3846:3846) (3987:3987:3987))
        (PORT d[5] (4514:4514:4514) (4452:4452:4452))
        (PORT d[6] (2729:2729:2729) (2866:2866:2866))
        (PORT d[7] (4154:4154:4154) (4404:4404:4404))
        (PORT d[8] (3095:3095:3095) (3125:3125:3125))
        (PORT d[9] (3907:3907:3907) (3910:3910:3910))
        (PORT d[10] (3587:3587:3587) (3534:3534:3534))
        (PORT d[11] (2896:2896:2896) (2855:2855:2855))
        (PORT d[12] (4917:4917:4917) (5085:5085:5085))
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (PORT stall (2650:2650:2650) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (783:783:783))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1823:1823:1823) (1825:1825:1825))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (769:769:769) (783:783:783))
        (PORT datad (1069:1069:1069) (1090:1090:1090))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (950:950:950) (939:939:939))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1823:1823:1823) (1825:1825:1825))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (980:980:980) (979:979:979))
        (PORT datad (1072:1072:1072) (1093:1093:1093))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2668:2668:2668) (2698:2698:2698))
        (PORT datab (1778:1778:1778) (1751:1751:1751))
        (PORT datac (1811:1811:1811) (1878:1878:1878))
        (PORT datad (1776:1776:1776) (1847:1847:1847))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (744:744:744))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1823:1823:1823) (1825:1825:1825))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (777:777:777) (788:788:788))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1071:1071:1071) (1092:1092:1092))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2221:2221:2221))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3349w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1083:1083:1083))
        (PORT datab (991:991:991) (1090:1090:1090))
        (PORT datac (1213:1213:1213) (1278:1278:1278))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6244:6244:6244) (6755:6755:6755))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5426:5426:5426) (5377:5377:5377))
        (PORT d[1] (3719:3719:3719) (4004:4004:4004))
        (PORT d[2] (4762:4762:4762) (4972:4972:4972))
        (PORT d[3] (3940:3940:3940) (4108:4108:4108))
        (PORT d[4] (3846:3846:3846) (4030:4030:4030))
        (PORT d[5] (4643:4643:4643) (4628:4628:4628))
        (PORT d[6] (6358:6358:6358) (6466:6466:6466))
        (PORT d[7] (3279:3279:3279) (3493:3493:3493))
        (PORT d[8] (8041:8041:8041) (8206:8206:8206))
        (PORT d[9] (8056:8056:8056) (7882:7882:7882))
        (PORT d[10] (5022:5022:5022) (5019:5019:5019))
        (PORT d[11] (3047:3047:3047) (3198:3198:3198))
        (PORT d[12] (5544:5544:5544) (5647:5647:5647))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2754:2754:2754))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3063:3063:3063))
        (PORT d[1] (4337:4337:4337) (4382:4382:4382))
        (PORT d[2] (4905:4905:4905) (4824:4824:4824))
        (PORT d[3] (4263:4263:4263) (4524:4524:4524))
        (PORT d[4] (4195:4195:4195) (4357:4357:4357))
        (PORT d[5] (6143:6143:6143) (6133:6133:6133))
        (PORT d[6] (4006:4006:4006) (4255:4255:4255))
        (PORT d[7] (3147:3147:3147) (3203:3203:3203))
        (PORT d[8] (3792:3792:3792) (3965:3965:3965))
        (PORT d[9] (4376:4376:4376) (4329:4329:4329))
        (PORT d[10] (3905:3905:3905) (4154:4154:4154))
        (PORT d[11] (4665:4665:4665) (4601:4601:4601))
        (PORT d[12] (3600:3600:3600) (3702:3702:3702))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT stall (3862:3862:3862) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3339w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1083:1083:1083) (1125:1125:1125))
        (PORT datad (711:711:711) (715:715:715))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3339w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1081:1081:1081))
        (PORT datab (794:794:794) (857:857:857))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (1498:1498:1498) (1556:1556:1556))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5437:5437:5437))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5091:5091:5091) (5054:5054:5054))
        (PORT d[1] (3800:3800:3800) (4022:4022:4022))
        (PORT d[2] (4197:4197:4197) (4443:4443:4443))
        (PORT d[3] (3981:3981:3981) (4146:4146:4146))
        (PORT d[4] (3618:3618:3618) (3844:3844:3844))
        (PORT d[5] (7841:7841:7841) (8037:8037:8037))
        (PORT d[6] (9356:9356:9356) (9652:9652:9652))
        (PORT d[7] (3914:3914:3914) (4161:4161:4161))
        (PORT d[8] (7194:7194:7194) (7253:7253:7253))
        (PORT d[9] (6397:6397:6397) (6578:6578:6578))
        (PORT d[10] (2801:2801:2801) (2966:2966:2966))
        (PORT d[11] (4335:4335:4335) (4615:4615:4615))
        (PORT d[12] (6534:6534:6534) (6734:6734:6734))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2907:2907:2907))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (5146:5146:5146))
        (PORT d[1] (4731:4731:4731) (4866:4866:4866))
        (PORT d[2] (3234:3234:3234) (3318:3318:3318))
        (PORT d[3] (3726:3726:3726) (3890:3890:3890))
        (PORT d[4] (4191:4191:4191) (4352:4352:4352))
        (PORT d[5] (3494:3494:3494) (3621:3621:3621))
        (PORT d[6] (3547:3547:3547) (3755:3755:3755))
        (PORT d[7] (5187:5187:5187) (5562:5562:5562))
        (PORT d[8] (5640:5640:5640) (5781:5781:5781))
        (PORT d[9] (4120:4120:4120) (4268:4268:4268))
        (PORT d[10] (4947:4947:4947) (4940:4940:4940))
        (PORT d[11] (3632:3632:3632) (3763:3763:3763))
        (PORT d[12] (3932:3932:3932) (4028:4028:4028))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT stall (4008:4008:4008) (3856:3856:3856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2248:2248:2248))
        (PORT datab (2327:2327:2327) (2313:2313:2313))
        (PORT datac (1811:1811:1811) (1878:1878:1878))
        (PORT datad (1776:1776:1776) (1846:1846:1846))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1686:1686:1686))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1703:1703:1703) (1725:1725:1725))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1415:1415:1415) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1157:1157:1157))
        (PORT datac (1345:1345:1345) (1338:1338:1338))
        (PORT datad (749:749:749) (768:768:768))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2219:2219:2219))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3433w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1080:1080:1080))
        (PORT datab (793:793:793) (856:856:856))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (1499:1499:1499) (1557:1557:1557))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6449:6449:6449) (7043:7043:7043))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8056:8056:8056) (8002:8002:8002))
        (PORT d[1] (6594:6594:6594) (6858:6858:6858))
        (PORT d[2] (3792:3792:3792) (3943:3943:3943))
        (PORT d[3] (5803:5803:5803) (5982:5982:5982))
        (PORT d[4] (3766:3766:3766) (3942:3942:3942))
        (PORT d[5] (7837:7837:7837) (7929:7929:7929))
        (PORT d[6] (7297:7297:7297) (7504:7504:7504))
        (PORT d[7] (3156:3156:3156) (3277:3277:3277))
        (PORT d[8] (10838:10838:10838) (10977:10977:10977))
        (PORT d[9] (11250:11250:11250) (11042:11042:11042))
        (PORT d[10] (6542:6542:6542) (6684:6684:6684))
        (PORT d[11] (2439:2439:2439) (2569:2569:2569))
        (PORT d[12] (8151:8151:8151) (8250:8250:8250))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2522:2522:2522))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2602:2602:2602))
        (PORT d[1] (4286:4286:4286) (4332:4332:4332))
        (PORT d[2] (7979:7979:7979) (7889:7889:7889))
        (PORT d[3] (2581:2581:2581) (2689:2689:2689))
        (PORT d[4] (4612:4612:4612) (4746:4746:4746))
        (PORT d[5] (3462:3462:3462) (3551:3551:3551))
        (PORT d[6] (4754:4754:4754) (5051:5051:5051))
        (PORT d[7] (3066:3066:3066) (3240:3240:3240))
        (PORT d[8] (3107:3107:3107) (3216:3216:3216))
        (PORT d[9] (3284:3284:3284) (3421:3421:3421))
        (PORT d[10] (6100:6100:6100) (6316:6316:6316))
        (PORT d[11] (2860:2860:2860) (2928:2928:2928))
        (PORT d[12] (3524:3524:3524) (3688:3688:3688))
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (PORT stall (2642:2642:2642) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1083:1083:1083) (1126:1126:1126))
        (PORT datad (710:710:710) (715:715:715))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (886:886:886))
        (PORT datab (1083:1083:1083) (1110:1110:1110))
        (PORT datac (752:752:752) (812:812:812))
        (PORT datad (229:229:229) (261:261:261))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5148:5148:5148) (5615:5615:5615))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5508:5508:5508))
        (PORT d[1] (5817:5817:5817) (6083:6083:6083))
        (PORT d[2] (7054:7054:7054) (7202:7202:7202))
        (PORT d[3] (2776:2776:2776) (2844:2844:2844))
        (PORT d[4] (5361:5361:5361) (5585:5585:5585))
        (PORT d[5] (2389:2389:2389) (2404:2404:2404))
        (PORT d[6] (9998:9998:9998) (10369:10369:10369))
        (PORT d[7] (3623:3623:3623) (3877:3877:3877))
        (PORT d[8] (6119:6119:6119) (6104:6104:6104))
        (PORT d[9] (6140:6140:6140) (6106:6106:6106))
        (PORT d[10] (3506:3506:3506) (3655:3655:3655))
        (PORT d[11] (3498:3498:3498) (3714:3714:3714))
        (PORT d[12] (5806:5806:5806) (5958:5958:5958))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2391:2391:2391))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2902:2902:2902))
        (PORT d[1] (4067:4067:4067) (4035:4035:4035))
        (PORT d[2] (4289:4289:4289) (4382:4382:4382))
        (PORT d[3] (3663:3663:3663) (3796:3796:3796))
        (PORT d[4] (4164:4164:4164) (4298:4298:4298))
        (PORT d[5] (2842:2842:2842) (2788:2788:2788))
        (PORT d[6] (2843:2843:2843) (3020:3020:3020))
        (PORT d[7] (4336:4336:4336) (4632:4632:4632))
        (PORT d[8] (3510:3510:3510) (3541:3541:3541))
        (PORT d[9] (3203:3203:3203) (3223:3223:3223))
        (PORT d[10] (3261:3261:3261) (3477:3477:3477))
        (PORT d[11] (2583:2583:2583) (2541:2541:2541))
        (PORT d[12] (3439:3439:3439) (3576:3576:3576))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT stall (2937:2937:2937) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2585:2585:2585))
        (PORT datab (1508:1508:1508) (1582:1582:1582))
        (PORT datac (1483:1483:1483) (1558:1558:1558))
        (PORT datad (1987:1987:1987) (1968:1968:1968))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3443w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1065:1065:1065))
        (PORT datab (961:961:961) (1053:1053:1053))
        (PORT datac (928:928:928) (1026:1026:1026))
        (PORT datad (418:418:418) (421:421:421))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4722:4722:4722))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4108:4108:4108))
        (PORT d[1] (4215:4215:4215) (4477:4477:4477))
        (PORT d[2] (5077:5077:5077) (5254:5254:5254))
        (PORT d[3] (3469:3469:3469) (3574:3574:3574))
        (PORT d[4] (4421:4421:4421) (4615:4615:4615))
        (PORT d[5] (4028:4028:4028) (4013:4013:4013))
        (PORT d[6] (9541:9541:9541) (9909:9909:9909))
        (PORT d[7] (4562:4562:4562) (4816:4816:4816))
        (PORT d[8] (7951:7951:7951) (8041:8041:8041))
        (PORT d[9] (4363:4363:4363) (4341:4341:4341))
        (PORT d[10] (3121:3121:3121) (3263:3263:3263))
        (PORT d[11] (5124:5124:5124) (5434:5434:5434))
        (PORT d[12] (4436:4436:4436) (4427:4427:4427))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3117:3117:3117))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3774:3774:3774) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5096:5096:5096) (5051:5051:5051))
        (PORT d[1] (4839:4839:4839) (4976:4976:4976))
        (PORT d[2] (2904:2904:2904) (2998:2998:2998))
        (PORT d[3] (3761:3761:3761) (3939:3939:3939))
        (PORT d[4] (4259:4259:4259) (4418:4418:4418))
        (PORT d[5] (3780:3780:3780) (3722:3722:3722))
        (PORT d[6] (2842:2842:2842) (3007:3007:3007))
        (PORT d[7] (3921:3921:3921) (4178:4178:4178))
        (PORT d[8] (4033:4033:4033) (4032:4032:4032))
        (PORT d[9] (5018:5018:5018) (5159:5159:5159))
        (PORT d[10] (4073:4073:4073) (4017:4017:4017))
        (PORT d[11] (4028:4028:4028) (3981:3981:3981))
        (PORT d[12] (3797:3797:3797) (3964:3964:3964))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (PORT stall (2793:2793:2793) (2721:2721:2721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3423w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1082:1082:1082))
        (PORT datab (990:990:990) (1090:1090:1090))
        (PORT datac (1212:1212:1212) (1276:1276:1276))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5138:5138:5138) (5603:5603:5603))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7026:7026:7026) (6895:6895:6895))
        (PORT d[1] (5159:5159:5159) (5391:5391:5391))
        (PORT d[2] (4096:4096:4096) (4270:4270:4270))
        (PORT d[3] (3344:3344:3344) (3507:3507:3507))
        (PORT d[4] (4005:4005:4005) (4187:4187:4187))
        (PORT d[5] (6586:6586:6586) (6622:6622:6622))
        (PORT d[6] (6347:6347:6347) (6341:6341:6341))
        (PORT d[7] (4427:4427:4427) (4670:4670:4670))
        (PORT d[8] (6504:6504:6504) (6369:6369:6369))
        (PORT d[9] (5261:5261:5261) (5172:5172:5172))
        (PORT d[10] (5280:5280:5280) (5327:5327:5327))
        (PORT d[11] (4638:4638:4638) (4752:4752:4752))
        (PORT d[12] (5968:5968:5968) (6056:6056:6056))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2890:2890:2890))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2520:2520:2520))
        (PORT d[1] (5124:5124:5124) (5268:5268:5268))
        (PORT d[2] (6013:6013:6013) (5977:5977:5977))
        (PORT d[3] (5424:5424:5424) (5740:5740:5740))
        (PORT d[4] (5718:5718:5718) (5619:5619:5619))
        (PORT d[5] (4302:4302:4302) (4466:4466:4466))
        (PORT d[6] (3591:3591:3591) (3770:3770:3770))
        (PORT d[7] (4283:4283:4283) (4374:4374:4374))
        (PORT d[8] (2697:2697:2697) (2828:2828:2828))
        (PORT d[9] (3547:3547:3547) (3610:3610:3610))
        (PORT d[10] (2317:2317:2317) (2443:2443:2443))
        (PORT d[11] (6389:6389:6389) (6215:6215:6215))
        (PORT d[12] (3592:3592:3592) (3713:3713:3713))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (PORT stall (4143:4143:4143) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (2949:2949:2949))
        (PORT datab (1507:1507:1507) (1582:1582:1582))
        (PORT datac (1488:1488:1488) (1564:1564:1564))
        (PORT datad (2850:2850:2850) (2886:2886:2886))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3289w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1062:1062:1062))
        (PORT datab (960:960:960) (1051:1051:1051))
        (PORT datac (925:925:925) (1023:1023:1023))
        (PORT datad (420:420:420) (422:422:422))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5974:5974:5974) (6524:6524:6524))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (7104:7104:7104))
        (PORT d[1] (3193:3193:3193) (3378:3378:3378))
        (PORT d[2] (3379:3379:3379) (3543:3543:3543))
        (PORT d[3] (3515:3515:3515) (3611:3611:3611))
        (PORT d[4] (2844:2844:2844) (2997:2997:2997))
        (PORT d[5] (6405:6405:6405) (6387:6387:6387))
        (PORT d[6] (6830:6830:6830) (6771:6771:6771))
        (PORT d[7] (5480:5480:5480) (5671:5671:5671))
        (PORT d[8] (8045:8045:8045) (8184:8184:8184))
        (PORT d[9] (10384:10384:10384) (10178:10178:10178))
        (PORT d[10] (6565:6565:6565) (6561:6561:6561))
        (PORT d[11] (4896:4896:4896) (5035:5035:5035))
        (PORT d[12] (7664:7664:7664) (7754:7754:7754))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2468:2468:2468))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3780:3780:3780))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4832:4832:4832))
        (PORT d[1] (3555:3555:3555) (3561:3561:3561))
        (PORT d[2] (4637:4637:4637) (4560:4560:4560))
        (PORT d[3] (2130:2130:2130) (2191:2191:2191))
        (PORT d[4] (3072:3072:3072) (3043:3043:3043))
        (PORT d[5] (2570:2570:2570) (2536:2536:2536))
        (PORT d[6] (3233:3233:3233) (3445:3445:3445))
        (PORT d[7] (2735:2735:2735) (2756:2756:2756))
        (PORT d[8] (3048:3048:3048) (3179:3179:3179))
        (PORT d[9] (2582:2582:2582) (2537:2537:2537))
        (PORT d[10] (3552:3552:3552) (3775:3775:3775))
        (PORT d[11] (4029:4029:4029) (3980:3980:3980))
        (PORT d[12] (3817:3817:3817) (3965:3965:3965))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT stall (2618:2618:2618) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3309w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1086:1086:1086))
        (PORT datab (992:992:992) (1092:1092:1092))
        (PORT datac (1218:1218:1218) (1283:1283:1283))
        (PORT datad (265:265:265) (304:304:304))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6033:6033:6033) (6589:6589:6589))
        (PORT clk (2556:2556:2556) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7929:7929:7929) (7879:7879:7879))
        (PORT d[1] (2798:2798:2798) (2975:2975:2975))
        (PORT d[2] (4474:4474:4474) (4630:4630:4630))
        (PORT d[3] (2455:2455:2455) (2496:2496:2496))
        (PORT d[4] (3821:3821:3821) (3967:3967:3967))
        (PORT d[5] (2641:2641:2641) (2644:2644:2644))
        (PORT d[6] (1454:1454:1454) (1484:1484:1484))
        (PORT d[7] (3124:3124:3124) (3247:3247:3247))
        (PORT d[8] (1469:1469:1469) (1505:1505:1505))
        (PORT d[9] (3470:3470:3470) (3492:3492:3492))
        (PORT d[10] (2076:2076:2076) (2098:2098:2098))
        (PORT d[11] (2980:2980:2980) (3052:3052:3052))
        (PORT d[12] (2008:2008:2008) (2042:2042:2042))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1621:1621:1621))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3774:3774:3774) (3806:3806:3806))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5529:5529:5529))
        (PORT d[1] (2290:2290:2290) (2251:2251:2251))
        (PORT d[2] (2595:2595:2595) (2542:2542:2542))
        (PORT d[3] (2741:2741:2741) (2779:2779:2779))
        (PORT d[4] (2322:2322:2322) (2298:2298:2298))
        (PORT d[5] (1892:1892:1892) (1861:1861:1861))
        (PORT d[6] (1861:1861:1861) (1828:1828:1828))
        (PORT d[7] (1997:1997:1997) (1986:1986:1986))
        (PORT d[8] (3452:3452:3452) (3584:3584:3584))
        (PORT d[9] (3269:3269:3269) (3212:3212:3212))
        (PORT d[10] (3281:3281:3281) (3527:3527:3527))
        (PORT d[11] (4695:4695:4695) (4634:4634:4634))
        (PORT d[12] (4217:4217:4217) (4372:4372:4372))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT stall (2648:2648:2648) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1860:1860:1860) (1847:1847:1847))
        (PORT datab (1506:1506:1506) (1580:1580:1580))
        (PORT datac (1492:1492:1492) (1569:1569:1569))
        (PORT datad (889:889:889) (838:838:838))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (789:789:789) (839:839:839))
        (PORT datad (741:741:741) (795:795:795))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1139:1139:1139))
        (PORT datab (1173:1173:1173) (1218:1218:1218))
        (PORT datac (1737:1737:1737) (1754:1754:1754))
        (PORT datad (1071:1071:1071) (1095:1095:1095))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (323:323:323))
        (PORT datab (833:833:833) (892:892:892))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1323:1323:1323) (1305:1305:1305))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1457:1457:1457))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6685:6685:6685) (7282:7282:7282))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8362:8362:8362) (8225:8225:8225))
        (PORT d[1] (5216:5216:5216) (5561:5561:5561))
        (PORT d[2] (4498:4498:4498) (4679:4679:4679))
        (PORT d[3] (4765:4765:4765) (4979:4979:4979))
        (PORT d[4] (5205:5205:5205) (5471:5471:5471))
        (PORT d[5] (6766:6766:6766) (6892:6892:6892))
        (PORT d[6] (6705:6705:6705) (6828:6828:6828))
        (PORT d[7] (4290:4290:4290) (4498:4498:4498))
        (PORT d[8] (8771:8771:8771) (8926:8926:8926))
        (PORT d[9] (10945:10945:10945) (10700:10700:10700))
        (PORT d[10] (6950:6950:6950) (7112:7112:7112))
        (PORT d[11] (4636:4636:4636) (4821:4821:4821))
        (PORT d[12] (6627:6627:6627) (6759:6759:6759))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3250:3250:3250))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3339:3339:3339))
        (PORT d[1] (5154:5154:5154) (5290:5290:5290))
        (PORT d[2] (7574:7574:7574) (7419:7419:7419))
        (PORT d[3] (2723:2723:2723) (2898:2898:2898))
        (PORT d[4] (4179:4179:4179) (4309:4309:4309))
        (PORT d[5] (5807:5807:5807) (5812:5812:5812))
        (PORT d[6] (5779:5779:5779) (5795:5795:5795))
        (PORT d[7] (3845:3845:3845) (4050:4050:4050))
        (PORT d[8] (3557:3557:3557) (3723:3723:3723))
        (PORT d[9] (4447:4447:4447) (4586:4586:4586))
        (PORT d[10] (3880:3880:3880) (4146:4146:4146))
        (PORT d[11] (4363:4363:4363) (4488:4488:4488))
        (PORT d[12] (3823:3823:3823) (4007:4007:4007))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT stall (4308:4308:4308) (4193:4193:4193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3299w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1070:1070:1070))
        (PORT datab (252:252:252) (296:296:296))
        (PORT datac (938:938:938) (1023:1023:1023))
        (PORT datad (957:957:957) (1052:1052:1052))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (6499:6499:6499))
        (PORT clk (2552:2552:2552) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3071:3071:3071))
        (PORT d[1] (3548:3548:3548) (3742:3742:3742))
        (PORT d[2] (3851:3851:3851) (3923:3923:3923))
        (PORT d[3] (2899:2899:2899) (2981:2981:2981))
        (PORT d[4] (3095:3095:3095) (3238:3238:3238))
        (PORT d[5] (5142:5142:5142) (5110:5110:5110))
        (PORT d[6] (2157:2157:2157) (2169:2169:2169))
        (PORT d[7] (2149:2149:2149) (2159:2159:2159))
        (PORT d[8] (4679:4679:4679) (4597:4597:4597))
        (PORT d[9] (9800:9800:9800) (9638:9638:9638))
        (PORT d[10] (2264:2264:2264) (2297:2297:2297))
        (PORT d[11] (2269:2269:2269) (2320:2320:2320))
        (PORT d[12] (2277:2277:2277) (2295:2295:2295))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1939:1939:1939))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1877:1877:1877))
        (PORT d[1] (6491:6491:6491) (6585:6585:6585))
        (PORT d[2] (2670:2670:2670) (2604:2604:2604))
        (PORT d[3] (2369:2369:2369) (2508:2508:2508))
        (PORT d[4] (2180:2180:2180) (2179:2179:2179))
        (PORT d[5] (3803:3803:3803) (3921:3921:3921))
        (PORT d[6] (3266:3266:3266) (3192:3192:3192))
        (PORT d[7] (3244:3244:3244) (3331:3331:3331))
        (PORT d[8] (2256:2256:2256) (2296:2296:2296))
        (PORT d[9] (3217:3217:3217) (3126:3126:3126))
        (PORT d[10] (2648:2648:2648) (2781:2781:2781))
        (PORT d[11] (2605:2605:2605) (2547:2547:2547))
        (PORT d[12] (2289:2289:2289) (2232:2232:2232))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (PORT stall (3103:3103:3103) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1618:1618:1618))
        (PORT datab (1506:1506:1506) (1580:1580:1580))
        (PORT datac (2641:2641:2641) (2789:2789:2789))
        (PORT datad (1676:1676:1676) (1650:1650:1650))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3393w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1108:1108:1108))
        (PORT datab (252:252:252) (296:296:296))
        (PORT datac (937:937:937) (1022:1022:1022))
        (PORT datad (934:934:934) (1013:1013:1013))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5101:5101:5101) (5559:5559:5559))
        (PORT clk (2504:2504:2504) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5946:5946:5946) (5912:5912:5912))
        (PORT d[1] (4835:4835:4835) (5017:5017:5017))
        (PORT d[2] (5274:5274:5274) (5506:5506:5506))
        (PORT d[3] (5060:5060:5060) (5220:5220:5220))
        (PORT d[4] (4014:4014:4014) (4241:4241:4241))
        (PORT d[5] (7585:7585:7585) (7786:7786:7786))
        (PORT d[6] (8854:8854:8854) (9176:9176:9176))
        (PORT d[7] (3262:3262:3262) (3480:3480:3480))
        (PORT d[8] (3361:3361:3361) (3478:3478:3478))
        (PORT d[9] (7168:7168:7168) (7349:7349:7349))
        (PORT d[10] (3735:3735:3735) (3883:3883:3883))
        (PORT d[11] (4381:4381:4381) (4670:4670:4670))
        (PORT d[12] (6901:6901:6901) (7099:7099:7099))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2689:2689:2689))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6167:6167:6167) (6158:6158:6158))
        (PORT d[1] (4260:4260:4260) (4307:4307:4307))
        (PORT d[2] (3939:3939:3939) (4022:4022:4022))
        (PORT d[3] (4878:4878:4878) (5043:5043:5043))
        (PORT d[4] (4907:4907:4907) (5062:5062:5062))
        (PORT d[5] (3808:3808:3808) (3926:3926:3926))
        (PORT d[6] (4565:4565:4565) (4762:4762:4762))
        (PORT d[7] (5493:5493:5493) (5865:5865:5865))
        (PORT d[8] (4837:4837:4837) (4851:4851:4851))
        (PORT d[9] (3372:3372:3372) (3512:3512:3512))
        (PORT d[10] (5945:5945:5945) (5923:5923:5923))
        (PORT d[11] (4372:4372:4372) (4287:4287:4287))
        (PORT d[12] (4984:4984:4984) (5072:5072:5072))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (PORT stall (3220:3220:3220) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3372w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (892:892:892))
        (PORT datab (1091:1091:1091) (1119:1119:1119))
        (PORT datac (761:761:761) (822:822:822))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (6016:6016:6016))
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (6988:6988:6988))
        (PORT d[1] (4207:4207:4207) (4396:4396:4396))
        (PORT d[2] (4578:4578:4578) (4812:4812:4812))
        (PORT d[3] (5069:5069:5069) (5240:5240:5240))
        (PORT d[4] (4719:4719:4719) (4991:4991:4991))
        (PORT d[5] (8955:8955:8955) (9185:9185:9185))
        (PORT d[6] (9251:9251:9251) (9534:9534:9534))
        (PORT d[7] (4059:4059:4059) (4320:4320:4320))
        (PORT d[8] (8049:8049:8049) (8155:8155:8155))
        (PORT d[9] (7467:7467:7467) (7686:7686:7686))
        (PORT d[10] (3979:3979:3979) (4189:4189:4189))
        (PORT d[11] (4812:4812:4812) (5016:5016:5016))
        (PORT d[12] (6834:6834:6834) (6999:6999:6999))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3032:3032:3032))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6684:6684:6684))
        (PORT d[1] (6009:6009:6009) (6072:6072:6072))
        (PORT d[2] (4472:4472:4472) (4612:4612:4612))
        (PORT d[3] (3960:3960:3960) (4089:4089:4089))
        (PORT d[4] (3386:3386:3386) (3475:3475:3475))
        (PORT d[5] (3440:3440:3440) (3522:3522:3522))
        (PORT d[6] (5337:5337:5337) (5552:5552:5552))
        (PORT d[7] (4685:4685:4685) (4967:4967:4967))
        (PORT d[8] (4022:4022:4022) (4287:4287:4287))
        (PORT d[9] (3757:3757:3757) (3833:3833:3833))
        (PORT d[10] (6322:6322:6322) (6330:6330:6330))
        (PORT d[11] (7550:7550:7550) (7603:7603:7603))
        (PORT d[12] (3342:3342:3342) (3468:3468:3468))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT stall (2857:2857:2857) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2404:2404:2404) (2415:2415:2415))
        (PORT datab (1825:1825:1825) (1893:1893:1893))
        (PORT datac (1812:1812:1812) (1879:1879:1879))
        (PORT datad (2311:2311:2311) (2421:2421:2421))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3403w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1085:1085:1085))
        (PORT datab (992:992:992) (1092:1092:1092))
        (PORT datac (1217:1217:1217) (1282:1282:1282))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5597:5597:5597))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (4467:4467:4467))
        (PORT d[1] (5004:5004:5004) (5270:5270:5270))
        (PORT d[2] (5772:5772:5772) (5944:5944:5944))
        (PORT d[3] (2862:2862:2862) (2984:2984:2984))
        (PORT d[4] (3825:3825:3825) (4045:4045:4045))
        (PORT d[5] (5508:5508:5508) (5471:5471:5471))
        (PORT d[6] (8918:8918:8918) (9288:9288:9288))
        (PORT d[7] (4983:4983:4983) (5247:5247:5247))
        (PORT d[8] (3057:3057:3057) (3195:3195:3195))
        (PORT d[9] (5110:5110:5110) (5089:5089:5089))
        (PORT d[10] (3233:3233:3233) (3391:3391:3391))
        (PORT d[11] (4849:4849:4849) (5185:5185:5185))
        (PORT d[12] (5807:5807:5807) (5948:5948:5948))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2894:2894:2894))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3988:3988:3988))
        (PORT d[1] (5119:5119:5119) (5253:5253:5253))
        (PORT d[2] (3299:3299:3299) (3391:3391:3391))
        (PORT d[3] (4055:4055:4055) (4237:4237:4237))
        (PORT d[4] (4225:4225:4225) (4399:4399:4399))
        (PORT d[5] (3829:3829:3829) (3768:3768:3768))
        (PORT d[6] (3103:3103:3103) (3250:3250:3250))
        (PORT d[7] (3940:3940:3940) (4208:4208:4208))
        (PORT d[8] (4484:4484:4484) (4495:4495:4495))
        (PORT d[9] (4335:4335:4335) (4486:4486:4486))
        (PORT d[10] (3901:3901:3901) (3835:3835:3835))
        (PORT d[11] (4524:4524:4524) (4454:4454:4454))
        (PORT d[12] (4598:4598:4598) (4766:4766:4766))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT stall (3503:3503:3503) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3383w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1087:1087:1087))
        (PORT datab (993:993:993) (1092:1092:1092))
        (PORT datac (1219:1219:1219) (1284:1284:1284))
        (PORT datad (265:265:265) (303:303:303))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (5033:5033:5033))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8444:8444:8444) (8490:8490:8490))
        (PORT d[1] (5926:5926:5926) (6265:6265:6265))
        (PORT d[2] (6280:6280:6280) (6464:6464:6464))
        (PORT d[3] (6029:6029:6029) (6313:6313:6313))
        (PORT d[4] (5222:5222:5222) (5389:5389:5389))
        (PORT d[5] (7796:7796:7796) (7980:7980:7980))
        (PORT d[6] (7921:7921:7921) (8056:8056:8056))
        (PORT d[7] (4070:4070:4070) (4371:4371:4371))
        (PORT d[8] (8678:8678:8678) (8640:8640:8640))
        (PORT d[9] (6669:6669:6669) (6756:6756:6756))
        (PORT d[10] (4331:4331:4331) (4578:4578:4578))
        (PORT d[11] (6172:6172:6172) (6337:6337:6337))
        (PORT d[12] (7725:7725:7725) (7772:7772:7772))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2278:2278:2278))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (5815:5815:5815))
        (PORT d[1] (5869:5869:5869) (5988:5988:5988))
        (PORT d[2] (5863:5863:5863) (5971:5971:5971))
        (PORT d[3] (3606:3606:3606) (3845:3845:3845))
        (PORT d[4] (5112:5112:5112) (5377:5377:5377))
        (PORT d[5] (7269:7269:7269) (7393:7393:7393))
        (PORT d[6] (3331:3331:3331) (3396:3396:3396))
        (PORT d[7] (4133:4133:4133) (4328:4328:4328))
        (PORT d[8] (3507:3507:3507) (3714:3714:3714))
        (PORT d[9] (4936:4936:4936) (5071:5071:5071))
        (PORT d[10] (2336:2336:2336) (2436:2436:2436))
        (PORT d[11] (7386:7386:7386) (7339:7339:7339))
        (PORT d[12] (4188:4188:4188) (4257:4257:4257))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
        (PORT stall (3943:3943:3943) (3855:3855:3855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (2072:2072:2072))
        (PORT datab (2109:2109:2109) (2170:2170:2170))
        (PORT datac (1812:1812:1812) (1880:1880:1880))
        (PORT datad (1778:1778:1778) (1849:1849:1849))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1686:1686:1686))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1703:1703:1703) (1725:1725:1725))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1111:1111:1111) (1126:1126:1126))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1575:1575:1575) (1531:1531:1531))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1382:1382:1382) (1416:1416:1416))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1135:1135:1135))
        (PORT datab (1531:1531:1531) (1494:1494:1494))
        (PORT datac (1072:1072:1072) (1114:1114:1114))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3712w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1079:1079:1079))
        (PORT datab (792:792:792) (855:855:855))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (1500:1500:1500) (1557:1557:1557))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6250:6250:6250) (6791:6791:6791))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4347:4347:4347))
        (PORT d[1] (4391:4391:4391) (4646:4646:4646))
        (PORT d[2] (4763:4763:4763) (4953:4953:4953))
        (PORT d[3] (4128:4128:4128) (4369:4369:4369))
        (PORT d[4] (3780:3780:3780) (3970:3970:3970))
        (PORT d[5] (3825:3825:3825) (3831:3831:3831))
        (PORT d[6] (5032:5032:5032) (4996:4996:4996))
        (PORT d[7] (3317:3317:3317) (3535:3535:3535))
        (PORT d[8] (6629:6629:6629) (6550:6550:6550))
        (PORT d[9] (8007:8007:8007) (7850:7850:7850))
        (PORT d[10] (3943:3943:3943) (3963:3963:3963))
        (PORT d[11] (2694:2694:2694) (2791:2791:2791))
        (PORT d[12] (4640:4640:4640) (4684:4684:4684))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2409:2409:2409))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3806:3806:3806))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2851:2851:2851))
        (PORT d[1] (5248:5248:5248) (5333:5333:5333))
        (PORT d[2] (4335:4335:4335) (4237:4237:4237))
        (PORT d[3] (3119:3119:3119) (3271:3271:3271))
        (PORT d[4] (3951:3951:3951) (3937:3937:3937))
        (PORT d[5] (5028:5028:5028) (5254:5254:5254))
        (PORT d[6] (3663:3663:3663) (3878:3878:3878))
        (PORT d[7] (3747:3747:3747) (3750:3750:3750))
        (PORT d[8] (3472:3472:3472) (3640:3640:3640))
        (PORT d[9] (4599:4599:4599) (4513:4513:4513))
        (PORT d[10] (3422:3422:3422) (3611:3611:3611))
        (PORT d[11] (5133:5133:5133) (5004:5004:5004))
        (PORT d[12] (3878:3878:3878) (4018:4018:4018))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT stall (4286:4286:4286) (4161:4161:4161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1240:1240:1240))
        (PORT datab (873:873:873) (934:934:934))
        (PORT datac (1307:1307:1307) (1296:1296:1296))
        (PORT datad (1050:1050:1050) (1082:1082:1082))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3722w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1101:1101:1101))
        (PORT datab (291:291:291) (358:358:358))
        (PORT datac (929:929:929) (1012:1012:1012))
        (PORT datad (929:929:929) (1008:1008:1008))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4818:4818:4818))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11748:11748:11748) (11383:11383:11383))
        (PORT d[1] (4820:4820:4820) (5137:5137:5137))
        (PORT d[2] (5558:5558:5558) (5741:5741:5741))
        (PORT d[3] (7159:7159:7159) (7365:7365:7365))
        (PORT d[4] (5256:5256:5256) (5506:5506:5506))
        (PORT d[5] (7423:7423:7423) (7574:7574:7574))
        (PORT d[6] (8949:8949:8949) (8939:8939:8939))
        (PORT d[7] (7188:7188:7188) (7450:7450:7450))
        (PORT d[8] (9737:9737:9737) (9697:9697:9697))
        (PORT d[9] (10751:10751:10751) (10438:10438:10438))
        (PORT d[10] (7627:7627:7627) (7674:7674:7674))
        (PORT d[11] (5828:5828:5828) (5994:5994:5994))
        (PORT d[12] (8334:8334:8334) (8442:8442:8442))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2530:2530:2530))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4898:4898:4898) (5065:5065:5065))
        (PORT d[1] (7539:7539:7539) (7696:7696:7696))
        (PORT d[2] (8878:8878:8878) (8884:8884:8884))
        (PORT d[3] (3965:3965:3965) (4216:4216:4216))
        (PORT d[4] (7780:7780:7780) (7743:7743:7743))
        (PORT d[5] (8641:8641:8641) (8708:8708:8708))
        (PORT d[6] (4922:4922:4922) (5051:5051:5051))
        (PORT d[7] (3435:3435:3435) (3564:3564:3564))
        (PORT d[8] (4127:4127:4127) (4252:4252:4252))
        (PORT d[9] (5014:5014:5014) (5093:5093:5093))
        (PORT d[10] (3960:3960:3960) (4177:4177:4177))
        (PORT d[11] (7434:7434:7434) (7348:7348:7348))
        (PORT d[12] (5801:5801:5801) (5965:5965:5965))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT stall (4028:4028:4028) (3873:3873:3873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1605:1605:1605))
        (PORT datab (2473:2473:2473) (2476:2476:2476))
        (PORT datac (1469:1469:1469) (1541:1541:1541))
        (PORT datad (2284:2284:2284) (2336:2336:2336))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (844:844:844) (904:904:904))
        (PORT datad (1250:1250:1250) (1240:1240:1240))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3692w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1103:1103:1103))
        (PORT datab (1552:1552:1552) (1595:1595:1595))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (930:930:930) (1009:1009:1009))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (6173:6173:6173))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5795:5795:5795) (5749:5749:5749))
        (PORT d[1] (3732:3732:3732) (4004:4004:4004))
        (PORT d[2] (4923:4923:4923) (5156:5156:5156))
        (PORT d[3] (3627:3627:3627) (3797:3797:3797))
        (PORT d[4] (4177:4177:4177) (4372:4372:4372))
        (PORT d[5] (5386:5386:5386) (5373:5373:5373))
        (PORT d[6] (5114:5114:5114) (5073:5073:5073))
        (PORT d[7] (4023:4023:4023) (4236:4236:4236))
        (PORT d[8] (8449:8449:8449) (8619:8619:8619))
        (PORT d[9] (8131:8131:8131) (7977:7977:7977))
        (PORT d[10] (5096:5096:5096) (5104:5104:5104))
        (PORT d[11] (3827:3827:3827) (3984:3984:3984))
        (PORT d[12] (6291:6291:6291) (6396:6396:6396))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2596:2596:2596))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3780:3780:3780))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3466:3466:3466))
        (PORT d[1] (4277:4277:4277) (4317:4317:4317))
        (PORT d[2] (5314:5314:5314) (5237:5237:5237))
        (PORT d[3] (2558:2558:2558) (2656:2656:2656))
        (PORT d[4] (4216:4216:4216) (4365:4365:4365))
        (PORT d[5] (3804:3804:3804) (3917:3917:3917))
        (PORT d[6] (3820:3820:3820) (3757:3757:3757))
        (PORT d[7] (3492:3492:3492) (3546:3546:3546))
        (PORT d[8] (3005:3005:3005) (3093:3093:3093))
        (PORT d[9] (4187:4187:4187) (4121:4121:4121))
        (PORT d[10] (4253:4253:4253) (4501:4501:4501))
        (PORT d[11] (3923:3923:3923) (3865:3865:3865))
        (PORT d[12] (3914:3914:3914) (4008:4008:4008))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT stall (4001:4001:4001) (3845:3845:3845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3702w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1061:1061:1061))
        (PORT datab (288:288:288) (355:355:355))
        (PORT datac (926:926:926) (1009:1009:1009))
        (PORT datad (949:949:949) (1041:1041:1041))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5478:5478:5478))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10043:10043:10043) (9706:9706:9706))
        (PORT d[1] (4748:4748:4748) (5033:5033:5033))
        (PORT d[2] (4147:4147:4147) (4339:4339:4339))
        (PORT d[3] (5798:5798:5798) (5997:5997:5997))
        (PORT d[4] (4127:4127:4127) (4372:4372:4372))
        (PORT d[5] (7059:7059:7059) (7175:7175:7175))
        (PORT d[6] (7541:7541:7541) (7532:7532:7532))
        (PORT d[7] (5794:5794:5794) (6063:6063:6063))
        (PORT d[8] (9435:9435:9435) (9598:9598:9598))
        (PORT d[9] (9121:9121:9121) (8849:8849:8849))
        (PORT d[10] (6299:6299:6299) (6368:6368:6368))
        (PORT d[11] (4120:4120:4120) (4296:4296:4296))
        (PORT d[12] (7260:7260:7260) (7370:7370:7370))
        (PORT clk (2481:2481:2481) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3110:3110:3110))
        (PORT clk (2481:2481:2481) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3632:3632:3632))
        (PORT d[1] (6153:6153:6153) (6309:6309:6309))
        (PORT d[2] (7818:7818:7818) (7824:7824:7824))
        (PORT d[3] (3850:3850:3850) (4079:4079:4079))
        (PORT d[4] (6709:6709:6709) (6668:6668:6668))
        (PORT d[5] (7235:7235:7235) (7313:7313:7313))
        (PORT d[6] (3330:3330:3330) (3457:3457:3457))
        (PORT d[7] (2710:2710:2710) (2847:2847:2847))
        (PORT d[8] (2698:2698:2698) (2831:2831:2831))
        (PORT d[9] (3875:3875:3875) (3961:3961:3961))
        (PORT d[10] (3188:3188:3188) (3397:3397:3397))
        (PORT d[11] (7695:7695:7695) (7549:7549:7549))
        (PORT d[12] (5445:5445:5445) (5602:5602:5602))
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (PORT stall (4168:4168:4168) (3962:3962:3962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2093:2093:2093))
        (PORT datab (1506:1506:1506) (1580:1580:1580))
        (PORT datac (1494:1494:1494) (1572:1572:1572))
        (PORT datad (3004:3004:3004) (3111:3111:3111))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1798:1798:1798))
        (PORT datac (1843:1843:1843) (1885:1885:1885))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1134:1134:1134))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (416:416:416) (433:433:433))
        (PORT datad (1238:1238:1238) (1215:1215:1215))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1107:1107:1107))
        (PORT datab (296:296:296) (365:365:365))
        (PORT datac (936:936:936) (1021:1021:1021))
        (PORT datad (933:933:933) (1013:1013:1013))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (6007:6007:6007))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (5008:5008:5008))
        (PORT d[1] (3654:3654:3654) (3922:3922:3922))
        (PORT d[2] (5499:5499:5499) (5691:5691:5691))
        (PORT d[3] (4801:4801:4801) (5037:5037:5037))
        (PORT d[4] (4519:4519:4519) (4716:4716:4716))
        (PORT d[5] (3201:3201:3201) (3214:3214:3214))
        (PORT d[6] (6013:6013:6013) (6019:6019:6019))
        (PORT d[7] (4375:4375:4375) (4579:4579:4579))
        (PORT d[8] (7662:7662:7662) (7582:7582:7582))
        (PORT d[9] (8726:8726:8726) (8569:8569:8569))
        (PORT d[10] (5216:5216:5216) (5212:5212:5212))
        (PORT d[11] (3036:3036:3036) (3132:3132:3132))
        (PORT d[12] (3737:3737:3737) (3766:3766:3766))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2273:2273:2273))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2572:2572:2572))
        (PORT d[1] (5025:5025:5025) (5107:5107:5107))
        (PORT d[2] (3734:3734:3734) (3655:3655:3655))
        (PORT d[3] (3152:3152:3152) (3332:3332:3332))
        (PORT d[4] (3260:3260:3260) (3251:3251:3251))
        (PORT d[5] (4340:4340:4340) (4559:4559:4559))
        (PORT d[6] (4374:4374:4374) (4579:4579:4579))
        (PORT d[7] (2934:2934:2934) (3031:3031:3031))
        (PORT d[8] (3012:3012:3012) (3085:3085:3085))
        (PORT d[9] (3880:3880:3880) (3800:3800:3800))
        (PORT d[10] (3399:3399:3399) (3561:3561:3561))
        (PORT d[11] (3616:3616:3616) (3543:3543:3543))
        (PORT d[12] (3973:3973:3973) (4084:4084:4084))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT stall (3619:3619:3619) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3815w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1099:1099:1099))
        (PORT datab (289:289:289) (357:357:357))
        (PORT datac (927:927:927) (1010:1010:1010))
        (PORT datad (928:928:928) (1006:1006:1006))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4773:4773:4773))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11740:11740:11740) (11374:11374:11374))
        (PORT d[1] (4799:4799:4799) (5129:5129:5129))
        (PORT d[2] (5270:5270:5270) (5455:5455:5455))
        (PORT d[3] (6843:6843:6843) (7048:7048:7048))
        (PORT d[4] (4874:4874:4874) (5122:5122:5122))
        (PORT d[5] (7475:7475:7475) (7629:7629:7629))
        (PORT d[6] (8909:8909:8909) (8893:8893:8893))
        (PORT d[7] (6862:6862:6862) (7129:7129:7129))
        (PORT d[8] (10486:10486:10486) (10645:10645:10645))
        (PORT d[9] (10133:10133:10133) (9849:9849:9849))
        (PORT d[10] (4765:4765:4765) (5086:5086:5086))
        (PORT d[11] (5138:5138:5138) (5312:5312:5312))
        (PORT d[12] (8268:8268:8268) (8373:8373:8373))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3377:3377:3377))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (5078:5078:5078))
        (PORT d[1] (7207:7207:7207) (7370:7370:7370))
        (PORT d[2] (8869:8869:8869) (8874:8874:8874))
        (PORT d[3] (3842:3842:3842) (4035:4035:4035))
        (PORT d[4] (7464:7464:7464) (7431:7431:7431))
        (PORT d[5] (8328:8328:8328) (8404:8404:8404))
        (PORT d[6] (4645:4645:4645) (4788:4788:4788))
        (PORT d[7] (3427:3427:3427) (3555:3555:3555))
        (PORT d[8] (3788:3788:3788) (3920:3920:3920))
        (PORT d[9] (4650:4650:4650) (4734:4734:4734))
        (PORT d[10] (3895:3895:3895) (4107:4107:4107))
        (PORT d[11] (8752:8752:8752) (8596:8596:8596))
        (PORT d[12] (5762:5762:5762) (5923:5923:5923))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT stall (4408:4408:4408) (4266:4266:4266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1620:1620:1620))
        (PORT datab (1505:1505:1505) (1580:1580:1580))
        (PORT datac (2656:2656:2656) (2611:2611:2611))
        (PORT datad (2926:2926:2926) (2940:2940:2940))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1459:1459:1459))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4989:4989:4989))
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5717:5717:5717) (5757:5757:5757))
        (PORT d[1] (4878:4878:4878) (5222:5222:5222))
        (PORT d[2] (4947:4947:4947) (5212:5212:5212))
        (PORT d[3] (4229:4229:4229) (4493:4493:4493))
        (PORT d[4] (4491:4491:4491) (4640:4640:4640))
        (PORT d[5] (6199:6199:6199) (6079:6079:6079))
        (PORT d[6] (10371:10371:10371) (10841:10841:10841))
        (PORT d[7] (4760:4760:4760) (5073:5073:5073))
        (PORT d[8] (6002:6002:6002) (5937:5937:5937))
        (PORT d[9] (4869:4869:4869) (4913:4913:4913))
        (PORT d[10] (3175:3175:3175) (3337:3337:3337))
        (PORT d[11] (4362:4362:4362) (4644:4644:4644))
        (PORT d[12] (5060:5060:5060) (5129:5129:5129))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3182:3182:3182))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3743:3743:3743) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5071:5071:5071))
        (PORT d[1] (5452:5452:5452) (5572:5572:5572))
        (PORT d[2] (3895:3895:3895) (3971:3971:3971))
        (PORT d[3] (4774:4774:4774) (5144:5144:5144))
        (PORT d[4] (5016:5016:5016) (5239:5239:5239))
        (PORT d[5] (6001:6001:6001) (5859:5859:5859))
        (PORT d[6] (3623:3623:3623) (3699:3699:3699))
        (PORT d[7] (4598:4598:4598) (4836:4836:4836))
        (PORT d[8] (5921:5921:5921) (5856:5856:5856))
        (PORT d[9] (5394:5394:5394) (5543:5543:5543))
        (PORT d[10] (2831:2831:2831) (2912:2912:2912))
        (PORT d[11] (4819:4819:4819) (4839:4839:4839))
        (PORT d[12] (3268:3268:3268) (3375:3375:3375))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT stall (3242:3242:3242) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3672w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1101:1101:1101))
        (PORT datab (1551:1551:1551) (1595:1595:1595))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (929:929:929) (1008:1008:1008))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (5039:5039:5039))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7817:7817:7817) (7873:7873:7873))
        (PORT d[1] (5933:5933:5933) (6272:6272:6272))
        (PORT d[2] (6675:6675:6675) (6856:6856:6856))
        (PORT d[3] (5677:5677:5677) (5963:5963:5963))
        (PORT d[4] (5190:5190:5190) (5354:5354:5354))
        (PORT d[5] (7828:7828:7828) (8015:8015:8015))
        (PORT d[6] (7142:7142:7142) (7275:7275:7275))
        (PORT d[7] (4083:4083:4083) (4383:4383:4383))
        (PORT d[8] (7062:7062:7062) (7086:7086:7086))
        (PORT d[9] (6668:6668:6668) (6755:6755:6755))
        (PORT d[10] (4380:4380:4380) (4627:4627:4627))
        (PORT d[11] (6403:6403:6403) (6704:6704:6704))
        (PORT d[12] (7679:7679:7679) (7720:7720:7720))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3036:3036:3036))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5765:5765:5765) (5842:5842:5842))
        (PORT d[1] (5906:5906:5906) (6014:6014:6014))
        (PORT d[2] (5830:5830:5830) (5936:5936:5936))
        (PORT d[3] (3594:3594:3594) (3846:3846:3846))
        (PORT d[4] (6499:6499:6499) (6758:6758:6758))
        (PORT d[5] (7275:7275:7275) (7355:7355:7355))
        (PORT d[6] (3380:3380:3380) (3478:3478:3478))
        (PORT d[7] (4133:4133:4133) (4327:4327:4327))
        (PORT d[8] (3828:3828:3828) (4023:4023:4023))
        (PORT d[9] (4579:4579:4579) (4714:4714:4714))
        (PORT d[10] (2337:2337:2337) (2437:2437:2437))
        (PORT d[11] (7378:7378:7378) (7330:7330:7330))
        (PORT d[12] (3850:3850:3850) (3924:3924:3924))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT stall (3656:3656:3656) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1582:1582:1582))
        (PORT datab (2447:2447:2447) (2503:2503:2503))
        (PORT datac (1593:1593:1593) (1660:1660:1660))
        (PORT datad (2021:2021:2021) (2049:2049:2049))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3682w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1063:1063:1063))
        (PORT datab (290:290:290) (358:358:358))
        (PORT datac (928:928:928) (1011:1011:1011))
        (PORT datad (950:950:950) (1043:1043:1043))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5915:5915:5915))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5535:5535:5535))
        (PORT d[1] (4825:4825:4825) (5006:5006:5006))
        (PORT d[2] (4922:4922:4922) (5162:5162:5162))
        (PORT d[3] (5076:5076:5076) (5234:5234:5234))
        (PORT d[4] (3979:3979:3979) (4205:4205:4205))
        (PORT d[5] (7615:7615:7615) (7820:7820:7820))
        (PORT d[6] (8846:8846:8846) (9167:9167:9167))
        (PORT d[7] (4050:4050:4050) (4265:4265:4265))
        (PORT d[8] (7593:7593:7593) (7649:7649:7649))
        (PORT d[9] (6810:6810:6810) (6997:6997:6997))
        (PORT d[10] (3113:3113:3113) (3271:3271:3271))
        (PORT d[11] (4405:4405:4405) (4696:4696:4696))
        (PORT d[12] (5425:5425:5425) (5574:5574:5574))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3176:3176:3176))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5888:5888:5888) (5886:5886:5886))
        (PORT d[1] (5142:5142:5142) (5269:5269:5269))
        (PORT d[2] (3572:3572:3572) (3656:3656:3656))
        (PORT d[3] (4828:4828:4828) (4989:4989:4989))
        (PORT d[4] (4898:4898:4898) (5052:5052:5052))
        (PORT d[5] (4186:4186:4186) (4306:4306:4306))
        (PORT d[6] (4224:4224:4224) (4426:4426:4426))
        (PORT d[7] (5159:5159:5159) (5538:5538:5538))
        (PORT d[8] (4865:4865:4865) (4874:4874:4874))
        (PORT d[9] (3405:3405:3405) (3553:3553:3553))
        (PORT d[10] (5925:5925:5925) (5902:5902:5902))
        (PORT d[11] (6739:6739:6739) (6736:6736:6736))
        (PORT d[12] (3530:3530:3530) (3628:3628:3628))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT stall (3119:3119:3119) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1097:1097:1097))
        (PORT datab (288:288:288) (355:355:355))
        (PORT datac (925:925:925) (1008:1008:1008))
        (PORT datad (927:927:927) (1005:1005:1005))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5583:5583:5583) (6089:6089:6089))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2541:2541:2541))
        (PORT d[1] (4743:4743:4743) (5038:5038:5038))
        (PORT d[2] (5133:5133:5133) (5461:5461:5461))
        (PORT d[3] (4169:4169:4169) (4356:4356:4356))
        (PORT d[4] (4134:4134:4134) (4303:4303:4303))
        (PORT d[5] (3104:3104:3104) (3080:3080:3080))
        (PORT d[6] (2864:2864:2864) (2922:2922:2922))
        (PORT d[7] (5764:5764:5764) (6075:6075:6075))
        (PORT d[8] (4336:4336:4336) (4274:4274:4274))
        (PORT d[9] (5555:5555:5555) (5605:5605:5605))
        (PORT d[10] (3162:3162:3162) (3282:3282:3282))
        (PORT d[11] (5184:5184:5184) (5515:5515:5515))
        (PORT d[12] (3197:3197:3197) (3189:3189:3189))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2714:2714:2714))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5600:5600:5600))
        (PORT d[1] (4660:4660:4660) (4740:4740:4740))
        (PORT d[2] (3897:3897:3897) (3977:3977:3977))
        (PORT d[3] (4680:4680:4680) (4922:4922:4922))
        (PORT d[4] (4636:4636:4636) (4818:4818:4818))
        (PORT d[5] (3232:3232:3232) (3158:3158:3158))
        (PORT d[6] (2385:2385:2385) (2514:2514:2514))
        (PORT d[7] (4370:4370:4370) (4562:4562:4562))
        (PORT d[8] (3384:3384:3384) (3324:3324:3324))
        (PORT d[9] (3528:3528:3528) (3594:3594:3594))
        (PORT d[10] (3097:3097:3097) (3248:3248:3248))
        (PORT d[11] (2785:2785:2785) (2762:2762:2762))
        (PORT d[12] (4071:4071:4071) (4238:4238:4238))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT stall (2940:2940:2940) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1720:1720:1720))
        (PORT datab (1495:1495:1495) (1553:1553:1553))
        (PORT datac (2416:2416:2416) (2441:2441:2441))
        (PORT datad (2092:2092:2092) (2066:2066:2066))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3744w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (891:891:891))
        (PORT datab (1089:1089:1089) (1117:1117:1117))
        (PORT datac (760:760:760) (821:821:821))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6295:6295:6295) (6830:6830:6830))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7056:7056:7056) (7017:7017:7017))
        (PORT d[1] (2912:2912:2912) (3007:3007:3007))
        (PORT d[2] (3087:3087:3087) (3246:3246:3246))
        (PORT d[3] (4137:4137:4137) (4354:4354:4354))
        (PORT d[4] (5547:5547:5547) (5774:5774:5774))
        (PORT d[5] (9016:9016:9016) (9212:9212:9212))
        (PORT d[6] (9019:9019:9019) (9264:9264:9264))
        (PORT d[7] (3494:3494:3494) (3654:3654:3654))
        (PORT d[8] (2664:2664:2664) (2784:2784:2784))
        (PORT d[9] (6163:6163:6163) (6365:6365:6365))
        (PORT d[10] (4783:4783:4783) (4923:4923:4923))
        (PORT d[11] (3833:3833:3833) (4050:4050:4050))
        (PORT d[12] (7903:7903:7903) (8089:8089:8089))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2803:2803:2803))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3753:3753:3753) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7307:7307:7307))
        (PORT d[1] (4312:4312:4312) (4372:4372:4372))
        (PORT d[2] (5020:5020:5020) (5102:5102:5102))
        (PORT d[3] (2711:2711:2711) (2869:2869:2869))
        (PORT d[4] (2954:2954:2954) (2981:2981:2981))
        (PORT d[5] (5218:5218:5218) (5322:5322:5322))
        (PORT d[6] (2916:2916:2916) (3108:3108:3108))
        (PORT d[7] (3470:3470:3470) (3681:3681:3681))
        (PORT d[8] (3863:3863:3863) (3896:3896:3896))
        (PORT d[9] (2220:2220:2220) (2255:2255:2255))
        (PORT d[10] (3233:3233:3233) (3437:3437:3437))
        (PORT d[11] (4622:4622:4622) (4521:4521:4521))
        (PORT d[12] (3557:3557:3557) (3598:3598:3598))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT stall (2759:2759:2759) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3765w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1169:1169:1169))
        (PORT datab (1544:1544:1544) (1595:1595:1595))
        (PORT datac (1052:1052:1052) (1080:1080:1080))
        (PORT datad (1065:1065:1065) (1057:1057:1057))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5389:5389:5389))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6803:6803:6803) (6863:6863:6863))
        (PORT d[1] (6309:6309:6309) (6669:6669:6669))
        (PORT d[2] (6381:6381:6381) (6664:6664:6664))
        (PORT d[3] (4904:4904:4904) (5185:5185:5185))
        (PORT d[4] (4189:4189:4189) (4364:4364:4364))
        (PORT d[5] (10741:10741:10741) (10890:10890:10890))
        (PORT d[6] (11783:11783:11783) (12231:12231:12231))
        (PORT d[7] (5529:5529:5529) (5857:5857:5857))
        (PORT d[8] (7393:7393:7393) (7380:7380:7380))
        (PORT d[9] (7545:7545:7545) (7574:7574:7574))
        (PORT d[10] (3989:3989:3989) (4235:4235:4235))
        (PORT d[11] (5722:5722:5722) (6026:6026:6026))
        (PORT d[12] (6657:6657:6657) (6705:6705:6705))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3240:3240:3240))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (5163:5163:5163))
        (PORT d[1] (4793:4793:4793) (4910:4910:4910))
        (PORT d[2] (4789:4789:4789) (4901:4901:4901))
        (PORT d[3] (4680:4680:4680) (4917:4917:4917))
        (PORT d[4] (4720:4720:4720) (4935:4935:4935))
        (PORT d[5] (6450:6450:6450) (6537:6537:6537))
        (PORT d[6] (2691:2691:2691) (2798:2798:2798))
        (PORT d[7] (4533:4533:4533) (4769:4769:4769))
        (PORT d[8] (4966:4966:4966) (5195:5195:5195))
        (PORT d[9] (6497:6497:6497) (6683:6683:6683))
        (PORT d[10] (2660:2660:2660) (2797:2797:2797))
        (PORT d[11] (6306:6306:6306) (6257:6257:6257))
        (PORT d[12] (5353:5353:5353) (5629:5629:5629))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT stall (3242:3242:3242) (3150:3150:3150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2198:2198:2198))
        (PORT datab (1498:1498:1498) (1556:1556:1556))
        (PORT datac (1596:1596:1596) (1663:1663:1663))
        (PORT datad (2553:2553:2553) (2641:2641:2641))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3775w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1067:1067:1067))
        (PORT datab (294:294:294) (362:362:362))
        (PORT datac (934:934:934) (1018:1018:1018))
        (PORT datad (954:954:954) (1048:1048:1048))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4636:4636:4636))
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3939:3939:3939))
        (PORT d[1] (4326:4326:4326) (4583:4583:4583))
        (PORT d[2] (5082:5082:5082) (5404:5404:5404))
        (PORT d[3] (3770:3770:3770) (3955:3955:3955))
        (PORT d[4] (3470:3470:3470) (3643:3643:3643))
        (PORT d[5] (4150:4150:4150) (4114:4114:4114))
        (PORT d[6] (9659:9659:9659) (10088:10088:10088))
        (PORT d[7] (4963:4963:4963) (5244:5244:5244))
        (PORT d[8] (4882:4882:4882) (4791:4791:4791))
        (PORT d[9] (4822:4822:4822) (4870:4870:4870))
        (PORT d[10] (2278:2278:2278) (2373:2373:2373))
        (PORT d[11] (4818:4818:4818) (5138:5138:5138))
        (PORT d[12] (4920:4920:4920) (4965:4965:4965))
        (PORT clk (2573:2573:2573) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2596:2596:2596))
        (PORT clk (2573:2573:2573) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4844:4844:4844))
        (PORT d[1] (5126:5126:5126) (5254:5254:5254))
        (PORT d[2] (2399:2399:2399) (2422:2422:2422))
        (PORT d[3] (3490:3490:3490) (3724:3724:3724))
        (PORT d[4] (4666:4666:4666) (4847:4847:4847))
        (PORT d[5] (3882:3882:3882) (3807:3807:3807))
        (PORT d[6] (3120:3120:3120) (3274:3274:3274))
        (PORT d[7] (3753:3753:3753) (3947:3947:3947))
        (PORT d[8] (3724:3724:3724) (3673:3673:3673))
        (PORT d[9] (3867:3867:3867) (3974:3974:3974))
        (PORT d[10] (4817:4817:4817) (4783:4783:4783))
        (PORT d[11] (3770:3770:3770) (3726:3726:3726))
        (PORT d[12] (4174:4174:4174) (4383:4383:4383))
        (PORT clk (2575:2575:2575) (2604:2604:2604))
        (PORT stall (2631:2631:2631) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3755w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1106:1106:1106))
        (PORT datab (295:295:295) (363:363:363))
        (PORT datac (934:934:934) (1019:1019:1019))
        (PORT datad (932:932:932) (1012:1012:1012))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4660:4660:4660))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6095:6095:6095) (6132:6132:6132))
        (PORT d[1] (5241:5241:5241) (5587:5587:5587))
        (PORT d[2] (5651:5651:5651) (5909:5909:5909))
        (PORT d[3] (4495:4495:4495) (4737:4737:4737))
        (PORT d[4] (5169:5169:5169) (5312:5312:5312))
        (PORT d[5] (6554:6554:6554) (6434:6434:6434))
        (PORT d[6] (6810:6810:6810) (6923:6923:6923))
        (PORT d[7] (4412:4412:4412) (4702:4702:4702))
        (PORT d[8] (6424:6424:6424) (6363:6363:6363))
        (PORT d[9] (3985:3985:3985) (3942:3942:3942))
        (PORT d[10] (3600:3600:3600) (3763:3763:3763))
        (PORT d[11] (5052:5052:5052) (5315:5315:5315))
        (PORT d[12] (5017:5017:5017) (5080:5080:5080))
        (PORT clk (2487:2487:2487) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2985:2985:2985))
        (PORT clk (2487:2487:2487) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5361:5361:5361) (5406:5406:5406))
        (PORT d[1] (6125:6125:6125) (6237:6237:6237))
        (PORT d[2] (4294:4294:4294) (4364:4364:4364))
        (PORT d[3] (5115:5115:5115) (5482:5482:5482))
        (PORT d[4] (5379:5379:5379) (5601:5601:5601))
        (PORT d[5] (6685:6685:6685) (6536:6536:6536))
        (PORT d[6] (4036:4036:4036) (4113:4113:4113))
        (PORT d[7] (4937:4937:4937) (5169:5169:5169))
        (PORT d[8] (4422:4422:4422) (4453:4453:4453))
        (PORT d[9] (4946:4946:4946) (5027:5027:5027))
        (PORT d[10] (2902:2902:2902) (2977:2977:2977))
        (PORT d[11] (4773:4773:4773) (4793:4793:4793))
        (PORT d[12] (3820:3820:3820) (3997:3997:3997))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (PORT stall (2808:2808:2808) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1710:1710:1710))
        (PORT datab (1498:1498:1498) (1556:1556:1556))
        (PORT datac (2138:2138:2138) (2192:2192:2192))
        (PORT datad (1855:1855:1855) (1917:1917:1917))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1470:1470:1470))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1479:1479:1479) (1504:1504:1504))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1670:1670:1670) (1635:1635:1635))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3785w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (886:886:886))
        (PORT datab (1084:1084:1084) (1111:1111:1111))
        (PORT datac (753:753:753) (813:813:813))
        (PORT datad (229:229:229) (261:261:261))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (6811:6811:6811))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7021:7021:7021) (6980:6980:6980))
        (PORT d[1] (2576:2576:2576) (2662:2662:2662))
        (PORT d[2] (3103:3103:3103) (3262:3262:3262))
        (PORT d[3] (6108:6108:6108) (6250:6250:6250))
        (PORT d[4] (5178:5178:5178) (5410:5410:5410))
        (PORT d[5] (8651:8651:8651) (8854:8854:8854))
        (PORT d[6] (9042:9042:9042) (9290:9290:9290))
        (PORT d[7] (3824:3824:3824) (3977:3977:3977))
        (PORT d[8] (2677:2677:2677) (2797:2797:2797))
        (PORT d[9] (8184:8184:8184) (8352:8352:8352))
        (PORT d[10] (4694:4694:4694) (4830:4830:4830))
        (PORT d[11] (3529:3529:3529) (3743:3743:3743))
        (PORT d[12] (5735:5735:5735) (5870:5870:5870))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2852:2852:2852))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3775:3775:3775))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7317:7317:7317) (7305:7305:7305))
        (PORT d[1] (4279:4279:4279) (4337:4337:4337))
        (PORT d[2] (4679:4679:4679) (4763:4763:4763))
        (PORT d[3] (3048:3048:3048) (3212:3212:3212))
        (PORT d[4] (2984:2984:2984) (3032:3032:3032))
        (PORT d[5] (4843:4843:4843) (4955:4955:4955))
        (PORT d[6] (2892:2892:2892) (3071:3071:3071))
        (PORT d[7] (5127:5127:5127) (5469:5469:5469))
        (PORT d[8] (3870:3870:3870) (3899:3899:3899))
        (PORT d[9] (4455:4455:4455) (4587:4587:4587))
        (PORT d[10] (3204:3204:3204) (3405:3405:3405))
        (PORT d[11] (4065:4065:4065) (3986:3986:3986))
        (PORT d[12] (3851:3851:3851) (3914:3914:3914))
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (PORT stall (2777:2777:2777) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3805w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1083:1083:1083))
        (PORT datab (799:799:799) (863:863:863))
        (PORT datac (226:226:226) (269:269:269))
        (PORT datad (1494:1494:1494) (1551:1551:1551))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (6958:6958:6958))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7339:7339:7339) (7281:7281:7281))
        (PORT d[1] (5486:5486:5486) (5774:5774:5774))
        (PORT d[2] (3088:3088:3088) (3248:3248:3248))
        (PORT d[3] (5094:5094:5094) (5270:5270:5270))
        (PORT d[4] (5197:5197:5197) (5423:5423:5423))
        (PORT d[5] (6748:6748:6748) (6841:6841:6841))
        (PORT d[6] (6774:6774:6774) (6849:6849:6849))
        (PORT d[7] (2872:2872:2872) (3003:3003:3003))
        (PORT d[8] (3503:3503:3503) (3693:3693:3693))
        (PORT d[9] (10141:10141:10141) (9950:9950:9950))
        (PORT d[10] (6549:6549:6549) (6671:6671:6671))
        (PORT d[11] (3555:3555:3555) (3629:3629:3629))
        (PORT d[12] (7387:7387:7387) (7474:7474:7474))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3379:3379:3379))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4124:4124:4124))
        (PORT d[1] (5452:5452:5452) (5525:5525:5525))
        (PORT d[2] (6905:6905:6905) (6821:6821:6821))
        (PORT d[3] (3974:3974:3974) (4186:4186:4186))
        (PORT d[4] (3852:3852:3852) (3987:3987:3987))
        (PORT d[5] (3921:3921:3921) (4093:4093:4093))
        (PORT d[6] (6083:6083:6083) (6060:6060:6060))
        (PORT d[7] (2996:2996:2996) (3131:3131:3131))
        (PORT d[8] (2679:2679:2679) (2787:2787:2787))
        (PORT d[9] (4308:4308:4308) (4407:4407:4407))
        (PORT d[10] (5055:5055:5055) (5268:5268:5268))
        (PORT d[11] (3181:3181:3181) (3237:3237:3237))
        (PORT d[12] (3822:3822:3822) (3974:3974:3974))
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT stall (2720:2720:2720) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3254:3254:3254) (3112:3112:3112))
        (PORT datab (1505:1505:1505) (1580:1580:1580))
        (PORT datac (1496:1496:1496) (1575:1575:1575))
        (PORT datad (2857:2857:2857) (2809:2809:2809))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1468:1468:1468))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1628:1628:1628) (1639:1639:1639))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1073:1073:1073) (1115:1115:1115))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3837w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1073:1073:1073))
        (PORT datab (878:878:878) (936:936:936))
        (PORT datac (920:920:920) (1010:1010:1010))
        (PORT datad (910:910:910) (1002:1002:1002))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3837w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (885:885:885))
        (PORT datab (810:810:810) (873:873:873))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (989:989:989) (983:983:983))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5611:5611:5611) (6129:6129:6129))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6151:6151:6151) (6104:6104:6104))
        (PORT d[1] (4500:4500:4500) (4774:4774:4774))
        (PORT d[2] (5355:5355:5355) (5590:5590:5590))
        (PORT d[3] (3704:3704:3704) (3883:3883:3883))
        (PORT d[4] (4549:4549:4549) (4745:4745:4745))
        (PORT d[5] (5401:5401:5401) (5382:5382:5382))
        (PORT d[6] (5497:5497:5497) (5453:5453:5453))
        (PORT d[7] (4371:4371:4371) (4578:4578:4578))
        (PORT d[8] (7698:7698:7698) (7830:7830:7830))
        (PORT d[9] (9936:9936:9936) (9727:9727:9727))
        (PORT d[10] (5423:5423:5423) (5421:5421:5421))
        (PORT d[11] (3811:3811:3811) (3954:3954:3954))
        (PORT d[12] (6631:6631:6631) (6731:6731:6731))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2891:2891:2891))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3734:3734:3734))
        (PORT d[1] (3956:3956:3956) (4006:4006:4006))
        (PORT d[2] (5715:5715:5715) (5647:5647:5647))
        (PORT d[3] (2475:2475:2475) (2560:2560:2560))
        (PORT d[4] (4884:4884:4884) (5037:5037:5037))
        (PORT d[5] (3584:3584:3584) (3722:3722:3722))
        (PORT d[6] (3364:3364:3364) (3595:3595:3595))
        (PORT d[7] (2644:2644:2644) (2774:2774:2774))
        (PORT d[8] (2733:2733:2733) (2831:2831:2831))
        (PORT d[9] (3548:3548:3548) (3612:3612:3612))
        (PORT d[10] (3208:3208:3208) (3431:3431:3431))
        (PORT d[11] (4251:4251:4251) (4191:4191:4191))
        (PORT d[12] (3229:3229:3229) (3314:3314:3314))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT stall (3462:3462:3462) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1617:1617:1617))
        (PORT datab (1107:1107:1107) (1121:1121:1121))
        (PORT datac (1468:1468:1468) (1540:1540:1540))
        (PORT datad (2005:2005:2005) (2034:2034:2034))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3516w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1776:1776:1776))
        (PORT datab (1223:1223:1223) (1257:1257:1257))
        (PORT datac (840:840:840) (897:897:897))
        (PORT datad (993:993:993) (987:987:987))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3629w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1076:1076:1076))
        (PORT datab (960:960:960) (1052:1052:1052))
        (PORT datac (922:922:922) (1013:1013:1013))
        (PORT datad (256:256:256) (302:302:302))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5442:5442:5442) (5877:5877:5877))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7726:7726:7726) (7595:7595:7595))
        (PORT d[1] (5885:5885:5885) (6121:6121:6121))
        (PORT d[2] (4164:4164:4164) (4340:4340:4340))
        (PORT d[3] (4048:4048:4048) (4210:4210:4210))
        (PORT d[4] (4987:4987:4987) (5149:5149:5149))
        (PORT d[5] (6716:6716:6716) (6774:6774:6774))
        (PORT d[6] (6012:6012:6012) (6047:6047:6047))
        (PORT d[7] (5124:5124:5124) (5364:5364:5364))
        (PORT d[8] (7146:7146:7146) (6998:6998:6998))
        (PORT d[9] (4964:4964:4964) (4868:4868:4868))
        (PORT d[10] (5686:5686:5686) (5742:5742:5742))
        (PORT d[11] (3800:3800:3800) (3933:3933:3933))
        (PORT d[12] (6740:6740:6740) (6831:6831:6831))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2736:2736:2736))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3234:3234:3234))
        (PORT d[1] (6852:6852:6852) (6949:6949:6949))
        (PORT d[2] (6045:6045:6045) (6011:6011:6011))
        (PORT d[3] (6204:6204:6204) (6522:6522:6522))
        (PORT d[4] (6106:6106:6106) (6013:6013:6013))
        (PORT d[5] (5023:5023:5023) (5182:5182:5182))
        (PORT d[6] (2872:2872:2872) (3059:3059:3059))
        (PORT d[7] (2330:2330:2330) (2434:2434:2434))
        (PORT d[8] (2334:2334:2334) (2434:2434:2434))
        (PORT d[9] (3545:3545:3545) (3607:3607:3607))
        (PORT d[10] (2300:2300:2300) (2425:2425:2425))
        (PORT d[11] (7082:7082:7082) (6898:6898:6898))
        (PORT d[12] (4244:4244:4244) (4342:4342:4342))
        (PORT clk (2489:2489:2489) (2518:2518:2518))
        (PORT stall (3810:3810:3810) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3609w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1076:1076:1076))
        (PORT datab (960:960:960) (1052:1052:1052))
        (PORT datac (922:922:922) (1013:1013:1013))
        (PORT datad (257:257:257) (303:303:303))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6725:6725:6725) (7282:7282:7282))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7691:7691:7691) (7632:7632:7632))
        (PORT d[1] (6169:6169:6169) (6435:6435:6435))
        (PORT d[2] (3031:3031:3031) (3194:3194:3194))
        (PORT d[3] (5108:5108:5108) (5291:5291:5291))
        (PORT d[4] (5557:5557:5557) (5778:5778:5778))
        (PORT d[5] (6779:6779:6779) (6879:6879:6879))
        (PORT d[6] (7096:7096:7096) (7171:7171:7171))
        (PORT d[7] (2495:2495:2495) (2633:2633:2633))
        (PORT d[8] (3446:3446:3446) (3635:3635:3635))
        (PORT d[9] (10474:10474:10474) (10279:10279:10279))
        (PORT d[10] (6923:6923:6923) (7042:7042:7042))
        (PORT d[11] (5840:5840:5840) (5959:5959:5959))
        (PORT d[12] (7415:7415:7415) (7512:7512:7512))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3110:3110:3110))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4467:4467:4467))
        (PORT d[1] (5834:5834:5834) (5926:5926:5926))
        (PORT d[2] (7252:7252:7252) (7167:7167:7167))
        (PORT d[3] (4339:4339:4339) (4546:4546:4546))
        (PORT d[4] (3847:3847:3847) (3983:3983:3983))
        (PORT d[5] (4296:4296:4296) (4464:4464:4464))
        (PORT d[6] (6434:6434:6434) (6409:6409:6409))
        (PORT d[7] (3298:3298:3298) (3422:3422:3422))
        (PORT d[8] (2752:2752:2752) (2861:2861:2861))
        (PORT d[9] (4677:4677:4677) (4773:4773:4773))
        (PORT d[10] (5137:5137:5137) (5359:5359:5359))
        (PORT d[11] (3112:3112:3112) (3157:3157:3157))
        (PORT d[12] (3505:3505:3505) (3662:3662:3662))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT stall (3049:3049:3049) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1676:1676:1676))
        (PORT datab (1554:1554:1554) (1626:1626:1626))
        (PORT datac (2192:2192:2192) (2184:2184:2184))
        (PORT datad (2678:2678:2678) (2664:2664:2664))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3506w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1791:1791:1791))
        (PORT datab (927:927:927) (991:991:991))
        (PORT datac (977:977:977) (972:972:972))
        (PORT datad (1392:1392:1392) (1416:1416:1416))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3599w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1082:1082:1082))
        (PORT datab (298:298:298) (361:361:361))
        (PORT datac (1211:1211:1211) (1275:1275:1275))
        (PORT datad (940:940:940) (1040:1040:1040))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6358:6358:6358) (6907:6907:6907))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7324:7324:7324) (7263:7263:7263))
        (PORT d[1] (5859:5859:5859) (6156:6156:6156))
        (PORT d[2] (4155:4155:4155) (4326:4326:4326))
        (PORT d[3] (4756:4756:4756) (4937:4937:4937))
        (PORT d[4] (5196:5196:5196) (5422:5422:5422))
        (PORT d[5] (6385:6385:6385) (6479:6479:6479))
        (PORT d[6] (6777:6777:6777) (6858:6858:6858))
        (PORT d[7] (4617:4617:4617) (4804:4804:4804))
        (PORT d[8] (3508:3508:3508) (3699:3699:3699))
        (PORT d[9] (10196:10196:10196) (10005:10005:10005))
        (PORT d[10] (6216:6216:6216) (6340:6340:6340))
        (PORT d[11] (5469:5469:5469) (5586:5586:5586))
        (PORT d[12] (7026:7026:7026) (7119:7119:7119))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2791:2791:2791))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4121:4121:4121))
        (PORT d[1] (5094:5094:5094) (5189:5189:5189))
        (PORT d[2] (6904:6904:6904) (6820:6820:6820))
        (PORT d[3] (3933:3933:3933) (4142:4142:4142))
        (PORT d[4] (3699:3699:3699) (3813:3813:3813))
        (PORT d[5] (3883:3883:3883) (4050:4050:4050))
        (PORT d[6] (6075:6075:6075) (6052:6052:6052))
        (PORT d[7] (3039:3039:3039) (3170:3170:3170))
        (PORT d[8] (2417:2417:2417) (2526:2526:2526))
        (PORT d[9] (4332:4332:4332) (4434:4434:4434))
        (PORT d[10] (4770:4770:4770) (4992:4992:4992))
        (PORT d[11] (3225:3225:3225) (3284:3284:3284))
        (PORT d[12] (3836:3836:3836) (3990:3990:3990))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT stall (3018:3018:3018) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3619w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1088:1088:1088))
        (PORT datab (993:993:993) (1093:1093:1093))
        (PORT datac (1220:1220:1220) (1286:1286:1286))
        (PORT datad (252:252:252) (302:302:302))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (6814:6814:6814))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4649:4649:4649))
        (PORT d[1] (4038:4038:4038) (4307:4307:4307))
        (PORT d[2] (5144:5144:5144) (5335:5335:5335))
        (PORT d[3] (4475:4475:4475) (4713:4713:4713))
        (PORT d[4] (4129:4129:4129) (4323:4323:4323))
        (PORT d[5] (3785:3785:3785) (3775:3775:3775))
        (PORT d[6] (5290:5290:5290) (5305:5305:5305))
        (PORT d[7] (3691:3691:3691) (3908:3908:3908))
        (PORT d[8] (6712:6712:6712) (6644:6644:6644))
        (PORT d[9] (7017:7017:7017) (6882:6882:6882))
        (PORT d[10] (3579:3579:3579) (3605:3605:3605))
        (PORT d[11] (2699:2699:2699) (2795:2795:2795))
        (PORT d[12] (4238:4238:4238) (4291:4291:4291))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2402:2402:2402))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2291:2291:2291))
        (PORT d[1] (4383:4383:4383) (4478:4478:4478))
        (PORT d[2] (4651:4651:4651) (4556:4556:4556))
        (PORT d[3] (2796:2796:2796) (2978:2978:2978))
        (PORT d[4] (3606:3606:3606) (3599:3599:3599))
        (PORT d[5] (4678:4678:4678) (4919:4919:4919))
        (PORT d[6] (3987:3987:3987) (4195:4195:4195))
        (PORT d[7] (3796:3796:3796) (3802:3802:3802))
        (PORT d[8] (3339:3339:3339) (3402:3402:3402))
        (PORT d[9] (4206:4206:4206) (4122:4122:4122))
        (PORT d[10] (3791:3791:3791) (3975:3975:3975))
        (PORT d[11] (4542:4542:4542) (4454:4454:4454))
        (PORT d[12] (3664:3664:3664) (3788:3788:3788))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT stall (3865:3865:3865) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1675:1675:1675))
        (PORT datab (1551:1551:1551) (1622:1622:1622))
        (PORT datac (2340:2340:2340) (2349:2349:2349))
        (PORT datad (2626:2626:2626) (2587:2587:2587))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3496w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1079:1079:1079))
        (PORT datab (962:962:962) (1053:1053:1053))
        (PORT datac (924:924:924) (1015:1015:1015))
        (PORT datad (252:252:252) (297:297:297))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6630:6630:6630) (7166:7166:7166))
        (PORT clk (2565:2565:2565) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3456:3456:3456))
        (PORT d[1] (3879:3879:3879) (4068:4068:4068))
        (PORT d[2] (4183:4183:4183) (4258:4258:4258))
        (PORT d[3] (2825:2825:2825) (2899:2899:2899))
        (PORT d[4] (3792:3792:3792) (3929:3929:3929))
        (PORT d[5] (2147:2147:2147) (2163:2163:2163))
        (PORT d[6] (2074:2074:2074) (2066:2066:2066))
        (PORT d[7] (3332:3332:3332) (3392:3392:3392))
        (PORT d[8] (2284:2284:2284) (2291:2291:2291))
        (PORT d[9] (2085:2085:2085) (2076:2076:2076))
        (PORT d[10] (2218:2218:2218) (2225:2225:2225))
        (PORT d[11] (2236:2236:2236) (2241:2241:2241))
        (PORT d[12] (1847:1847:1847) (1858:1858:1858))
        (PORT clk (2561:2561:2561) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1594:1594:1594))
        (PORT clk (2561:2561:2561) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1830:1830:1830))
        (PORT d[1] (1530:1530:1530) (1534:1534:1534))
        (PORT d[2] (3333:3333:3333) (3261:3261:3261))
        (PORT d[3] (3069:3069:3069) (3202:3202:3202))
        (PORT d[4] (1444:1444:1444) (1443:1443:1443))
        (PORT d[5] (4243:4243:4243) (4381:4381:4381))
        (PORT d[6] (2426:2426:2426) (2566:2566:2566))
        (PORT d[7] (3607:3607:3607) (3689:3689:3689))
        (PORT d[8] (2628:2628:2628) (2668:2668:2668))
        (PORT d[9] (1769:1769:1769) (1751:1751:1751))
        (PORT d[10] (3312:3312:3312) (3428:3428:3428))
        (PORT d[11] (3324:3324:3324) (3255:3255:3255))
        (PORT d[12] (1766:1766:1766) (1740:1740:1740))
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (PORT stall (2094:2094:2094) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3476w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1073:1073:1073))
        (PORT datab (959:959:959) (1050:1050:1050))
        (PORT datac (920:920:920) (1010:1010:1010))
        (PORT datad (262:262:262) (309:309:309))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4670:4670:4670))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6458:6458:6458) (6492:6492:6492))
        (PORT d[1] (5619:5619:5619) (5968:5968:5968))
        (PORT d[2] (4530:4530:4530) (4754:4754:4754))
        (PORT d[3] (4476:4476:4476) (4729:4729:4729))
        (PORT d[4] (5216:5216:5216) (5363:5363:5363))
        (PORT d[5] (6927:6927:6927) (6802:6802:6802))
        (PORT d[6] (6469:6469:6469) (6590:6590:6590))
        (PORT d[7] (4791:4791:4791) (5078:5078:5078))
        (PORT d[8] (6739:6739:6739) (6674:6674:6674))
        (PORT d[9] (4291:4291:4291) (4242:4242:4242))
        (PORT d[10] (4247:4247:4247) (4412:4412:4412))
        (PORT d[11] (5408:5408:5408) (5667:5667:5667))
        (PORT d[12] (5382:5382:5382) (5440:5440:5440))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2186:2186:2186))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3211:3211:3211))
        (PORT d[1] (5066:5066:5066) (5160:5160:5160))
        (PORT d[2] (4620:4620:4620) (4705:4705:4705))
        (PORT d[3] (5444:5444:5444) (5806:5806:5806))
        (PORT d[4] (5724:5724:5724) (5940:5940:5940))
        (PORT d[5] (6114:6114:6114) (6196:6196:6196))
        (PORT d[6] (1973:1973:1973) (2065:2065:2065))
        (PORT d[7] (3759:3759:3759) (3953:3953:3953))
        (PORT d[8] (4486:4486:4486) (4692:4692:4692))
        (PORT d[9] (4616:4616:4616) (4702:4702:4702))
        (PORT d[10] (2533:2533:2533) (2617:2617:2617))
        (PORT d[11] (5138:5138:5138) (5157:5157:5157))
        (PORT d[12] (3221:3221:3221) (3292:3292:3292))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT stall (2801:2801:2801) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1675:1675:1675))
        (PORT datab (1552:1552:1552) (1624:1624:1624))
        (PORT datac (698:698:698) (694:694:694))
        (PORT datad (2954:2954:2954) (3014:3014:3014))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3465w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1082:1082:1082))
        (PORT datab (990:990:990) (1090:1090:1090))
        (PORT datac (1212:1212:1212) (1277:1277:1277))
        (PORT datad (263:263:263) (314:314:314))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7060:7060:7060) (7652:7652:7652))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8453:8453:8453) (8320:8320:8320))
        (PORT d[1] (5887:5887:5887) (6220:6220:6220))
        (PORT d[2] (4795:4795:4795) (4978:4978:4978))
        (PORT d[3] (4761:4761:4761) (4976:4976:4976))
        (PORT d[4] (4206:4206:4206) (4417:4417:4417))
        (PORT d[5] (6976:6976:6976) (7091:7091:7091))
        (PORT d[6] (6821:6821:6821) (6961:6961:6961))
        (PORT d[7] (4639:4639:4639) (4844:4844:4844))
        (PORT d[8] (8428:8428:8428) (8591:8591:8591))
        (PORT d[9] (11369:11369:11369) (11124:11124:11124))
        (PORT d[10] (6628:6628:6628) (6795:6795:6795))
        (PORT d[11] (4952:4952:4952) (5133:5133:5133))
        (PORT d[12] (6024:6024:6024) (6203:6203:6203))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3296:3296:3296))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3694:3694:3694))
        (PORT d[1] (5500:5500:5500) (5633:5633:5633))
        (PORT d[2] (8548:8548:8548) (8376:8376:8376))
        (PORT d[3] (3099:3099:3099) (3270:3270:3270))
        (PORT d[4] (4560:4560:4560) (4686:4686:4686))
        (PORT d[5] (3799:3799:3799) (3923:3923:3923))
        (PORT d[6] (5528:5528:5528) (5608:5608:5608))
        (PORT d[7] (3137:3137:3137) (3322:3322:3322))
        (PORT d[8] (3381:3381:3381) (3515:3515:3515))
        (PORT d[9] (5522:5522:5522) (5557:5557:5557))
        (PORT d[10] (4648:4648:4648) (4906:4906:4906))
        (PORT d[11] (4025:4025:4025) (4156:4156:4156))
        (PORT d[12] (3794:3794:3794) (3974:3974:3974))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT stall (3323:3323:3323) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3486w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1081:1081:1081))
        (PORT datab (990:990:990) (1089:1089:1089))
        (PORT datac (1210:1210:1210) (1274:1274:1274))
        (PORT datad (266:266:266) (317:317:317))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (6448:6448:6448))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4614:4614:4614))
        (PORT d[1] (4088:4088:4088) (4347:4347:4347))
        (PORT d[2] (4825:4825:4825) (5019:5019:5019))
        (PORT d[3] (4083:4083:4083) (4322:4322:4322))
        (PORT d[4] (3791:3791:3791) (3988:3988:3988))
        (PORT d[5] (3462:3462:3462) (3475:3475:3475))
        (PORT d[6] (4617:4617:4617) (4568:4568:4568))
        (PORT d[7] (3895:3895:3895) (4078:4078:4078))
        (PORT d[8] (6969:6969:6969) (6891:6891:6891))
        (PORT d[9] (8016:8016:8016) (7859:7859:7859))
        (PORT d[10] (4536:4536:4536) (4535:4535:4535))
        (PORT d[11] (2668:2668:2668) (2761:2761:2761))
        (PORT d[12] (4209:4209:4209) (4254:4254:4254))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2099:2099:2099))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1951:1951:1951))
        (PORT d[1] (4662:4662:4662) (4749:4749:4749))
        (PORT d[2] (4673:4673:4673) (4578:4578:4578))
        (PORT d[3] (2782:2782:2782) (2961:2961:2961))
        (PORT d[4] (3906:3906:3906) (3890:3890:3890))
        (PORT d[5] (5038:5038:5038) (5274:5274:5274))
        (PORT d[6] (3967:3967:3967) (4169:4169:4169))
        (PORT d[7] (3826:3826:3826) (3837:3837:3837))
        (PORT d[8] (3307:3307:3307) (3367:3367:3367))
        (PORT d[9] (4577:4577:4577) (4489:4489:4489))
        (PORT d[10] (3111:3111:3111) (3285:3285:3285))
        (PORT d[11] (5149:5149:5149) (5022:5022:5022))
        (PORT d[12] (3642:3642:3642) (3766:3766:3766))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT stall (3225:3225:3225) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1677:1677:1677))
        (PORT datab (2318:2318:2318) (2432:2432:2432))
        (PORT datac (1517:1517:1517) (1585:1585:1585))
        (PORT datad (2974:2974:2974) (2996:2996:2996))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3569w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1072:1072:1072))
        (PORT datab (959:959:959) (1050:1050:1050))
        (PORT datac (919:919:919) (1009:1009:1009))
        (PORT datad (264:264:264) (311:311:311))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4736:4736:4736) (5156:5156:5156))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8770:8770:8770) (8635:8635:8635))
        (PORT d[1] (3865:3865:3865) (4046:4046:4046))
        (PORT d[2] (4100:4100:4100) (4237:4237:4237))
        (PORT d[3] (5097:5097:5097) (5260:5260:5260))
        (PORT d[4] (2610:2610:2610) (2695:2695:2695))
        (PORT d[5] (8390:8390:8390) (8404:8404:8404))
        (PORT d[6] (7113:7113:7113) (7141:7141:7141))
        (PORT d[7] (4088:4088:4088) (4389:4389:4389))
        (PORT d[8] (3683:3683:3683) (3599:3599:3599))
        (PORT d[9] (3009:3009:3009) (2985:2985:2985))
        (PORT d[10] (7216:7216:7216) (7261:7261:7261))
        (PORT d[11] (3872:3872:3872) (4047:4047:4047))
        (PORT d[12] (7794:7794:7794) (7887:7887:7887))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2182:2182:2182))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3787:3787:3787))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4287:4287:4287))
        (PORT d[1] (4625:4625:4625) (4706:4706:4706))
        (PORT d[2] (7545:7545:7545) (7500:7500:7500))
        (PORT d[3] (3188:3188:3188) (3371:3371:3371))
        (PORT d[4] (2854:2854:2854) (2773:2773:2773))
        (PORT d[5] (4197:4197:4197) (4319:4319:4319))
        (PORT d[6] (4230:4230:4230) (4406:4406:4406))
        (PORT d[7] (3027:3027:3027) (3115:3115:3115))
        (PORT d[8] (3080:3080:3080) (3189:3189:3189))
        (PORT d[9] (3058:3058:3058) (3081:3081:3081))
        (PORT d[10] (2660:2660:2660) (2748:2748:2748))
        (PORT d[11] (7413:7413:7413) (7249:7249:7249))
        (PORT d[12] (2964:2964:2964) (2882:2882:2882))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT stall (3366:3366:3366) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3589w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1072:1072:1072))
        (PORT datab (959:959:959) (1050:1050:1050))
        (PORT datac (919:919:919) (1009:1009:1009))
        (PORT datad (263:263:263) (310:310:310))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4491:4491:4491) (4846:4846:4846))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8902:8902:8902) (8958:8958:8958))
        (PORT d[1] (5177:5177:5177) (5510:5510:5510))
        (PORT d[2] (5605:5605:5605) (5792:5792:5792))
        (PORT d[3] (7153:7153:7153) (7354:7354:7354))
        (PORT d[4] (5226:5226:5226) (5458:5458:5458))
        (PORT d[5] (7450:7450:7450) (7606:7606:7606))
        (PORT d[6] (9292:9292:9292) (9278:9278:9278))
        (PORT d[7] (7560:7560:7560) (7818:7818:7818))
        (PORT d[8] (10851:10851:10851) (11011:11011:11011))
        (PORT d[9] (7380:7380:7380) (7466:7466:7466))
        (PORT d[10] (4494:4494:4494) (4797:4797:4797))
        (PORT d[11] (5809:5809:5809) (5973:5973:5973))
        (PORT d[12] (8682:8682:8682) (8785:8785:8785))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2467:2467:2467))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5607:5607:5607) (5782:5782:5782))
        (PORT d[1] (7527:7527:7527) (7683:7683:7683))
        (PORT d[2] (9249:9249:9249) (9254:9254:9254))
        (PORT d[3] (3606:3606:3606) (3864:3864:3864))
        (PORT d[4] (7804:7804:7804) (7770:7770:7770))
        (PORT d[5] (6580:6580:6580) (6715:6715:6715))
        (PORT d[6] (2350:2350:2350) (2419:2419:2419))
        (PORT d[7] (3807:3807:3807) (3931:3931:3931))
        (PORT d[8] (3516:3516:3516) (3677:3677:3677))
        (PORT d[9] (5003:5003:5003) (5081:5081:5081))
        (PORT d[10] (4269:4269:4269) (4479:4479:4479))
        (PORT d[11] (7455:7455:7455) (7371:7371:7371))
        (PORT d[12] (6137:6137:6137) (6296:6296:6296))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT stall (3700:3700:3700) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1883:1883:1883))
        (PORT datab (1552:1552:1552) (1624:1624:1624))
        (PORT datac (2075:2075:2075) (2107:2107:2107))
        (PORT datad (1564:1564:1564) (1622:1622:1622))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3579w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1083:1083:1083))
        (PORT datab (294:294:294) (356:356:356))
        (PORT datac (1214:1214:1214) (1279:1279:1279))
        (PORT datad (941:941:941) (1041:1041:1041))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6787:6787:6787) (7372:7372:7372))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8423:8423:8423) (8371:8371:8371))
        (PORT d[1] (2834:2834:2834) (3011:3011:3011))
        (PORT d[2] (4135:4135:4135) (4290:4290:4290))
        (PORT d[3] (6449:6449:6449) (6618:6618:6618))
        (PORT d[4] (3811:3811:3811) (4010:4010:4010))
        (PORT d[5] (8202:8202:8202) (8295:8295:8295))
        (PORT d[6] (8008:8008:8008) (8213:8213:8213))
        (PORT d[7] (2478:2478:2478) (2615:2615:2615))
        (PORT d[8] (11240:11240:11240) (11377:11377:11377))
        (PORT d[9] (11597:11597:11597) (11383:11383:11383))
        (PORT d[10] (7610:7610:7610) (7727:7727:7727))
        (PORT d[11] (2415:2415:2415) (2556:2556:2556))
        (PORT d[12] (8521:8521:8521) (8617:8617:8617))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2447:2447:2447))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2243:2243:2243))
        (PORT d[1] (4645:4645:4645) (4691:4691:4691))
        (PORT d[2] (8383:8383:8383) (8294:8294:8294))
        (PORT d[3] (2932:2932:2932) (3036:3036:3036))
        (PORT d[4] (2973:2973:2973) (2992:2992:2992))
        (PORT d[5] (3843:3843:3843) (3939:3939:3939))
        (PORT d[6] (4406:4406:4406) (4708:4708:4708))
        (PORT d[7] (3075:3075:3075) (3251:3251:3251))
        (PORT d[8] (3465:3465:3465) (3574:3574:3574))
        (PORT d[9] (3688:3688:3688) (3816:3816:3816))
        (PORT d[10] (4258:4258:4258) (4562:4562:4562))
        (PORT d[11] (2884:2884:2884) (2910:2910:2910))
        (PORT d[12] (3864:3864:3864) (4024:4024:4024))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT stall (2619:2619:2619) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3558w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1088:1088:1088))
        (PORT datab (286:286:286) (348:348:348))
        (PORT datac (1220:1220:1220) (1285:1285:1285))
        (PORT datad (943:943:943) (1044:1044:1044))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5891:5891:5891) (6442:6442:6442))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2789:2789:2789))
        (PORT d[1] (3215:3215:3215) (3410:3410:3410))
        (PORT d[2] (3482:3482:3482) (3559:3559:3559))
        (PORT d[3] (2522:2522:2522) (2605:2605:2605))
        (PORT d[4] (2808:2808:2808) (2959:2959:2959))
        (PORT d[5] (4798:4798:4798) (4776:4776:4776))
        (PORT d[6] (4654:4654:4654) (4619:4619:4619))
        (PORT d[7] (2614:2614:2614) (2678:2678:2678))
        (PORT d[8] (3297:3297:3297) (3245:3245:3245))
        (PORT d[9] (10084:10084:10084) (9915:9915:9915))
        (PORT d[10] (2234:2234:2234) (2273:2273:2273))
        (PORT d[11] (2287:2287:2287) (2340:2340:2340))
        (PORT d[12] (2669:2669:2669) (2693:2693:2693))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2184:2184:2184))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1851:1851:1851))
        (PORT d[1] (6157:6157:6157) (6258:6258:6258))
        (PORT d[2] (3005:3005:3005) (2925:2925:2925))
        (PORT d[3] (2387:2387:2387) (2526:2526:2526))
        (PORT d[4] (2230:2230:2230) (2227:2227:2227))
        (PORT d[5] (3493:3493:3493) (3621:3621:3621))
        (PORT d[6] (2375:2375:2375) (2503:2503:2503))
        (PORT d[7] (2899:2899:2899) (2986:2986:2986))
        (PORT d[8] (2271:2271:2271) (2309:2309:2309))
        (PORT d[9] (2655:2655:2655) (2595:2595:2595))
        (PORT d[10] (2331:2331:2331) (2463:2463:2463))
        (PORT d[11] (3934:3934:3934) (3849:3849:3849))
        (PORT d[12] (4083:4083:4083) (4242:4242:4242))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
        (PORT stall (3507:3507:3507) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1676:1676:1676))
        (PORT datab (1553:1553:1553) (1625:1625:1625))
        (PORT datac (1979:1979:1979) (1972:1972:1972))
        (PORT datad (1361:1361:1361) (1349:1349:1349))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1799:1799:1799))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1843:1843:1843) (1885:1885:1885))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1734:1734:1734) (1707:1707:1707))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2409:2409:2409))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3516w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1075:1075:1075))
        (PORT datab (960:960:960) (1051:1051:1051))
        (PORT datac (921:921:921) (1012:1012:1012))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (6833:6833:6833))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3096:3096:3096))
        (PORT d[1] (3571:3571:3571) (3768:3768:3768))
        (PORT d[2] (3850:3850:3850) (3929:3929:3929))
        (PORT d[3] (3221:3221:3221) (3282:3282:3282))
        (PORT d[4] (3153:3153:3153) (3300:3300:3300))
        (PORT d[5] (2529:2529:2529) (2537:2537:2537))
        (PORT d[6] (2181:2181:2181) (2196:2196:2196))
        (PORT d[7] (2986:2986:2986) (3051:3051:3051))
        (PORT d[8] (4317:4317:4317) (4243:4243:4243))
        (PORT d[9] (10127:10127:10127) (9960:9960:9960))
        (PORT d[10] (1924:1924:1924) (1959:1959:1959))
        (PORT d[11] (2259:2259:2259) (2312:2312:2312))
        (PORT d[12] (2298:2298:2298) (2321:2321:2321))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (1985:1985:1985))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1505:1505:1505))
        (PORT d[1] (6512:6512:6512) (6609:6609:6609))
        (PORT d[2] (2986:2986:2986) (2906:2906:2906))
        (PORT d[3] (2736:2736:2736) (2873:2873:2873))
        (PORT d[4] (1904:1904:1904) (1902:1902:1902))
        (PORT d[5] (3577:3577:3577) (3725:3725:3725))
        (PORT d[6] (2784:2784:2784) (2915:2915:2915))
        (PORT d[7] (3271:3271:3271) (3359:3359:3359))
        (PORT d[8] (2279:2279:2279) (2322:2322:2322))
        (PORT d[9] (2105:2105:2105) (2079:2079:2079))
        (PORT d[10] (2976:2976:2976) (3097:3097:3097))
        (PORT d[11] (2977:2977:2977) (2915:2915:2915))
        (PORT d[12] (2152:2152:2152) (2131:2131:2131))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT stall (3876:3876:3876) (3800:3800:3800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3506w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1082:1082:1082))
        (PORT datab (295:295:295) (358:358:358))
        (PORT datac (1213:1213:1213) (1277:1277:1277))
        (PORT datad (941:941:941) (1041:1041:1041))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (6076:6076:6076))
        (PORT clk (2521:2521:2521) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5340:5340:5340))
        (PORT d[1] (3705:3705:3705) (3975:3975:3975))
        (PORT d[2] (5507:5507:5507) (5700:5700:5700))
        (PORT d[3] (4801:4801:4801) (5038:5038:5038))
        (PORT d[4] (4547:4547:4547) (4747:4747:4747))
        (PORT d[5] (3114:3114:3114) (3124:3124:3124))
        (PORT d[6] (5995:5995:5995) (6003:6003:6003))
        (PORT d[7] (4387:4387:4387) (4593:4593:4593))
        (PORT d[8] (7363:7363:7363) (7288:7288:7288))
        (PORT d[9] (8696:8696:8696) (8533:8533:8533))
        (PORT d[10] (5537:5537:5537) (5525:5525:5525))
        (PORT d[11] (2677:2677:2677) (2772:2772:2772))
        (PORT d[12] (3420:3420:3420) (3452:3452:3452))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2774:2774:2774))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2273:2273:2273))
        (PORT d[1] (5048:5048:5048) (5145:5145:5145))
        (PORT d[2] (3663:3663:3663) (3588:3588:3588))
        (PORT d[3] (3118:3118:3118) (3293:3293:3293))
        (PORT d[4] (3232:3232:3232) (3222:3222:3222))
        (PORT d[5] (4371:4371:4371) (4599:4599:4599))
        (PORT d[6] (3665:3665:3665) (3922:3922:3922))
        (PORT d[7] (2956:2956:2956) (3057:3057:3057))
        (PORT d[8] (3044:3044:3044) (3120:3120:3120))
        (PORT d[9] (3574:3574:3574) (3503:3503:3503))
        (PORT d[10] (3101:3101:3101) (3272:3272:3272))
        (PORT d[11] (3959:3959:3959) (3879:3879:3879))
        (PORT d[12] (3980:3980:3980) (4091:4091:4091))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (PORT stall (4210:4210:4210) (4126:4126:4126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1675:1675:1675))
        (PORT datab (1161:1161:1161) (1153:1153:1153))
        (PORT datac (1513:1513:1513) (1581:1581:1581))
        (PORT datad (2298:2298:2298) (2262:2262:2262))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3536w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1075:1075:1075))
        (PORT datab (959:959:959) (1051:1051:1051))
        (PORT datac (921:921:921) (1011:1011:1011))
        (PORT datad (259:259:259) (306:306:306))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7031:7031:7031) (7622:7622:7622))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8468:8468:8468) (8339:8339:8339))
        (PORT d[1] (5937:5937:5937) (6270:6270:6270))
        (PORT d[2] (4762:4762:4762) (4943:4943:4943))
        (PORT d[3] (4418:4418:4418) (4634:4634:4634))
        (PORT d[4] (5561:5561:5561) (5823:5823:5823))
        (PORT d[5] (7048:7048:7048) (7155:7155:7155))
        (PORT d[6] (6561:6561:6561) (6707:6707:6707))
        (PORT d[7] (4313:4313:4313) (4524:4524:4524))
        (PORT d[8] (8435:8435:8435) (8552:8552:8552))
        (PORT d[9] (11342:11342:11342) (11096:11096:11096))
        (PORT d[10] (6621:6621:6621) (6787:6787:6787))
        (PORT d[11] (4970:4970:4970) (5148:5148:5148))
        (PORT d[12] (7029:7029:7029) (7164:7164:7164))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3215:3215:3215))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3691:3691:3691))
        (PORT d[1] (5169:5169:5169) (5309:5309:5309))
        (PORT d[2] (7940:7940:7940) (7782:7782:7782))
        (PORT d[3] (3111:3111:3111) (3281:3281:3281))
        (PORT d[4] (4199:4199:4199) (4332:4332:4332))
        (PORT d[5] (3466:3466:3466) (3598:3598:3598))
        (PORT d[6] (5777:5777:5777) (5836:5836:5836))
        (PORT d[7] (3756:3756:3756) (3911:3911:3911))
        (PORT d[8] (2848:2848:2848) (2998:2998:2998))
        (PORT d[9] (3731:3731:3731) (3900:3900:3900))
        (PORT d[10] (4245:4245:4245) (4510:4510:4510))
        (PORT d[11] (3961:3961:3961) (4086:4086:4086))
        (PORT d[12] (3833:3833:3833) (4016:4016:4016))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT stall (4267:4267:4267) (4151:4151:4151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3526w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1084:1084:1084))
        (PORT datab (991:991:991) (1091:1091:1091))
        (PORT datac (1215:1215:1215) (1279:1279:1279))
        (PORT datad (260:260:260) (310:310:310))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (6966:6966:6966))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6198:6198:6198) (6134:6134:6134))
        (PORT d[1] (4476:4476:4476) (4778:4778:4778))
        (PORT d[2] (3819:3819:3819) (3994:3994:3994))
        (PORT d[3] (3350:3350:3350) (3531:3531:3531))
        (PORT d[4] (4475:4475:4475) (4701:4701:4701))
        (PORT d[5] (6434:6434:6434) (6377:6377:6377))
        (PORT d[6] (6940:6940:6940) (7033:7033:7033))
        (PORT d[7] (3903:3903:3903) (4080:4080:4080))
        (PORT d[8] (8659:8659:8659) (8814:8814:8814))
        (PORT d[9] (9574:9574:9574) (9389:9389:9389))
        (PORT d[10] (5586:5586:5586) (5556:5556:5556))
        (PORT d[11] (4393:4393:4393) (4511:4511:4511))
        (PORT d[12] (5947:5947:5947) (6045:6045:6045))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3177:3177:3177))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3050:3050:3050))
        (PORT d[1] (4382:4382:4382) (4478:4478:4478))
        (PORT d[2] (5755:5755:5755) (5678:5678:5678))
        (PORT d[3] (3177:3177:3177) (3388:3388:3388))
        (PORT d[4] (4493:4493:4493) (4624:4624:4624))
        (PORT d[5] (6335:6335:6335) (6252:6252:6252))
        (PORT d[6] (5056:5056:5056) (5040:5040:5040))
        (PORT d[7] (3655:3655:3655) (3792:3792:3792))
        (PORT d[8] (2747:2747:2747) (2885:2885:2885))
        (PORT d[9] (4778:4778:4778) (4775:4775:4775))
        (PORT d[10] (3993:3993:3993) (4211:4211:4211))
        (PORT d[11] (5405:5405:5405) (5532:5532:5532))
        (PORT d[12] (3551:3551:3551) (3654:3654:3654))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT stall (2815:2815:2815) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2650:2650:2650) (2746:2746:2746))
        (PORT datab (1556:1556:1556) (1628:1628:1628))
        (PORT datac (2510:2510:2510) (2586:2586:2586))
        (PORT datad (1565:1565:1565) (1623:1623:1623))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (231:231:231) (254:254:254))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1133:1133:1133))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (927:927:927) (912:912:912))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5501:5501:5501) (5154:5154:5154))
        (PORT ena (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (889:889:889))
        (PORT datab (1270:1270:1270) (1261:1261:1261))
        (PORT datad (1136:1136:1136) (1207:1207:1207))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4681:4681:4681) (5115:5115:5115))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1373:1373:1373) (1411:1411:1411))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1930:1930:1930) (1892:1892:1892))
        (PORT clrn (5284:5284:5284) (4907:4907:4907))
        (PORT ena (1756:1756:1756) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1525:1525:1525) (1544:1544:1544))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (985:985:985) (969:969:969))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5284:5284:5284) (4907:4907:4907))
        (PORT ena (1756:1756:1756) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1339:1339:1339) (1312:1312:1312))
        (PORT clrn (5284:5284:5284) (4907:4907:4907))
        (PORT ena (1756:1756:1756) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1548:1548:1548) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (451:451:451) (514:514:514))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1234:1234:1234) (1197:1197:1197))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1049:1049:1049) (1069:1069:1069))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1104:1104:1104) (1104:1104:1104))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5961:5961:5961) (5934:5934:5934))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (2185:2185:2185) (2317:2317:2317))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1387:1387:1387) (1412:1412:1412))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1270:1270:1270) (1242:1242:1242))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1721:1721:1721) (1693:1693:1693))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1471:1471:1471) (1501:1501:1501))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (700:700:700) (705:705:705))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (2134:2134:2134) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1152:1152:1152) (1161:1161:1161))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2002:2002:2002) (1990:1990:1990))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1368:1368:1368) (1375:1375:1375))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (743:743:743))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT asdata (1115:1115:1115) (1114:1114:1114))
        (PORT clrn (5242:5242:5242) (4881:4881:4881))
        (PORT ena (1703:1703:1703) (1674:1674:1674))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1722:1722:1722) (1727:1727:1727))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2218:2218:2218))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1698:1698:1698) (1664:1664:1664))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5556:5556:5556) (5197:5197:5197))
        (PORT ena (1821:1821:1821) (1803:1803:1803))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (2520:2520:2520) (2532:2532:2532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (2066:2066:2066) (2050:2050:2050))
        (PORT clrn (5556:5556:5556) (5197:5197:5197))
        (PORT ena (1821:1821:1821) (1803:1803:1803))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1063:1063:1063) (1083:1083:1083))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (519:519:519))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5501:5501:5501) (5154:5154:5154))
        (PORT ena (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1375:1375:1375) (1386:1386:1386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT asdata (1461:1461:1461) (1466:1466:1466))
        (PORT clrn (5501:5501:5501) (5154:5154:5154))
        (PORT ena (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1080:1080:1080) (1124:1124:1124))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (1558:1558:1558) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1460:1460:1460) (1450:1450:1450))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5556:5556:5556) (5197:5197:5197))
        (PORT ena (1821:1821:1821) (1803:1803:1803))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (2161:2161:2161) (2165:2165:2165))
        (PORT clrn (5556:5556:5556) (5197:5197:5197))
        (PORT ena (1821:1821:1821) (1803:1803:1803))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (1486:1486:1486) (1513:1513:1513))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1374:1374:1374) (1360:1360:1360))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5556:5556:5556) (5197:5197:5197))
        (PORT ena (1821:1821:1821) (1803:1803:1803))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1420:1420:1420) (1455:1455:1455))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT asdata (1634:1634:1634) (1586:1586:1586))
        (PORT clrn (5556:5556:5556) (5197:5197:5197))
        (PORT ena (1821:1821:1821) (1803:1803:1803))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1020:1020:1020) (1046:1046:1046))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2220:2220:2220))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (452:452:452) (457:457:457))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (716:716:716))
        (PORT datab (721:721:721) (727:727:727))
        (PORT datac (401:401:401) (407:407:407))
        (PORT datad (1058:1058:1058) (1052:1052:1052))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (597:597:597))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (459:459:459) (519:519:519))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (815:815:815))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (490:490:490) (544:544:544))
        (PORT datad (483:483:483) (535:535:535))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (747:747:747) (780:780:780))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (783:783:783))
        (PORT datab (784:784:784) (785:785:785))
        (PORT datac (717:717:717) (714:714:714))
        (PORT datad (740:740:740) (748:748:748))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1203:1203:1203) (1244:1244:1244))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (379:379:379))
        (PORT datab (1029:1029:1029) (1028:1028:1028))
        (PORT datad (679:679:679) (716:716:716))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT asdata (6109:6109:6109) (6552:6552:6552))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5517:5517:5517) (5985:5985:5985))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1565:1565:1565))
        (PORT d[1] (3987:3987:3987) (4248:4248:4248))
        (PORT d[2] (4285:4285:4285) (4559:4559:4559))
        (PORT d[3] (2172:2172:2172) (2179:2179:2179))
        (PORT d[4] (1629:1629:1629) (1665:1665:1665))
        (PORT d[5] (2836:2836:2836) (2826:2826:2826))
        (PORT d[6] (2139:2139:2139) (2170:2170:2170))
        (PORT d[7] (2789:2789:2789) (2771:2771:2771))
        (PORT d[8] (4044:4044:4044) (3986:3986:3986))
        (PORT d[9] (3140:3140:3140) (3127:3127:3127))
        (PORT d[10] (4217:4217:4217) (4327:4327:4327))
        (PORT d[11] (4703:4703:4703) (4915:4915:4915))
        (PORT d[12] (3846:3846:3846) (3832:3832:3832))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2359:2359:2359))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3914:3914:3914))
        (PORT d[1] (4631:4631:4631) (4659:4659:4659))
        (PORT d[2] (3431:3431:3431) (3400:3400:3400))
        (PORT d[3] (2162:2162:2162) (2144:2144:2144))
        (PORT d[4] (4948:4948:4948) (5081:5081:5081))
        (PORT d[5] (2664:2664:2664) (2618:2618:2618))
        (PORT d[6] (1783:1783:1783) (1751:1751:1751))
        (PORT d[7] (1566:1566:1566) (1565:1565:1565))
        (PORT d[8] (2152:2152:2152) (2135:2135:2135))
        (PORT d[9] (3522:3522:3522) (3590:3590:3590))
        (PORT d[10] (3099:3099:3099) (3248:3248:3248))
        (PORT d[11] (2126:2126:2126) (2106:2106:2106))
        (PORT d[12] (1804:1804:1804) (1793:1793:1793))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (PORT stall (1804:1804:1804) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (5883:5883:5883))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2895:2895:2895))
        (PORT d[1] (4406:4406:4406) (4706:4706:4706))
        (PORT d[2] (4778:4778:4778) (5106:5106:5106))
        (PORT d[3] (4155:4155:4155) (4332:4332:4332))
        (PORT d[4] (4144:4144:4144) (4295:4295:4295))
        (PORT d[5] (4524:4524:4524) (4496:4496:4496))
        (PORT d[6] (2903:2903:2903) (2966:2966:2966))
        (PORT d[7] (5397:5397:5397) (5708:5708:5708))
        (PORT d[8] (4006:4006:4006) (3948:3948:3948))
        (PORT d[9] (5215:5215:5215) (5268:5268:5268))
        (PORT d[10] (2733:2733:2733) (2839:2839:2839))
        (PORT d[11] (3979:3979:3979) (4193:4193:4193))
        (PORT d[12] (3514:3514:3514) (3499:3499:3499))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2879:2879:2879))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5249:5249:5249))
        (PORT d[1] (4369:4369:4369) (4451:4451:4451))
        (PORT d[2] (2378:2378:2378) (2378:2378:2378))
        (PORT d[3] (4939:4939:4939) (5169:5169:5169))
        (PORT d[4] (4293:4293:4293) (4480:4480:4480))
        (PORT d[5] (4294:4294:4294) (4213:4213:4213))
        (PORT d[6] (2796:2796:2796) (2967:2967:2967))
        (PORT d[7] (4057:4057:4057) (4258:4258:4258))
        (PORT d[8] (3359:3359:3359) (3297:3297:3297))
        (PORT d[9] (3907:3907:3907) (4010:4010:4010))
        (PORT d[10] (3108:3108:3108) (3262:3262:3262))
        (PORT d[11] (2835:2835:2835) (2817:2817:2817))
        (PORT d[12] (5252:5252:5252) (5459:5459:5459))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT stall (2917:2917:2917) (2937:2937:2937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (2005:2005:2005))
        (PORT datab (896:896:896) (957:957:957))
        (PORT datac (1395:1395:1395) (1374:1374:1374))
        (PORT datad (2116:2116:2116) (2127:2127:2127))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6753:6753:6753))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (5368:5368:5368))
        (PORT d[1] (4080:4080:4080) (4338:4338:4338))
        (PORT d[2] (5858:5858:5858) (6048:6048:6048))
        (PORT d[3] (5174:5174:5174) (5415:5415:5415))
        (PORT d[4] (4884:4884:4884) (5079:5079:5079))
        (PORT d[5] (2840:2840:2840) (2855:2855:2855))
        (PORT d[6] (3969:3969:3969) (3941:3941:3941))
        (PORT d[7] (2561:2561:2561) (2613:2613:2613))
        (PORT d[8] (7737:7737:7737) (7658:7658:7658))
        (PORT d[9] (9124:9124:9124) (8961:8961:8961))
        (PORT d[10] (2945:2945:2945) (2971:2971:2971))
        (PORT d[11] (2694:2694:2694) (2791:2791:2791))
        (PORT d[12] (3368:3368:3368) (3396:3396:3396))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2733:2733:2733))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2626:2626:2626))
        (PORT d[1] (5456:5456:5456) (5556:5556:5556))
        (PORT d[2] (3995:3995:3995) (3909:3909:3909))
        (PORT d[3] (3487:3487:3487) (3659:3659:3659))
        (PORT d[4] (2920:2920:2920) (2909:2909:2909))
        (PORT d[5] (4424:4424:4424) (4652:4652:4652))
        (PORT d[6] (4025:4025:4025) (4277:4277:4277))
        (PORT d[7] (2563:2563:2563) (2657:2657:2657))
        (PORT d[8] (2534:2534:2534) (2564:2564:2564))
        (PORT d[9] (3937:3937:3937) (3852:3852:3852))
        (PORT d[10] (3098:3098:3098) (3275:3275:3275))
        (PORT d[11] (3300:3300:3300) (3229:3229:3229))
        (PORT d[12] (4351:4351:4351) (4476:4476:4476))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (PORT stall (3298:3298:3298) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (6474:6474:6474))
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7752:7752:7752) (7623:7623:7623))
        (PORT d[1] (5866:5866:5866) (6101:6101:6101))
        (PORT d[2] (4192:4192:4192) (4370:4370:4370))
        (PORT d[3] (4049:4049:4049) (4211:4211:4211))
        (PORT d[4] (4697:4697:4697) (4877:4877:4877))
        (PORT d[5] (7069:7069:7069) (7119:7119:7119))
        (PORT d[6] (6023:6023:6023) (6060:6060:6060))
        (PORT d[7] (5124:5124:5124) (5365:5365:5365))
        (PORT d[8] (7178:7178:7178) (7032:7032:7032))
        (PORT d[9] (4604:4604:4604) (4518:4518:4518))
        (PORT d[10] (6089:6089:6089) (6142:6142:6142))
        (PORT d[11] (3800:3800:3800) (3971:3971:3971))
        (PORT d[12] (6746:6746:6746) (6840:6840:6840))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2870:2870:2870))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3211:3211:3211))
        (PORT d[1] (5815:5815:5815) (5947:5947:5947))
        (PORT d[2] (6391:6391:6391) (6354:6354:6354))
        (PORT d[3] (6166:6166:6166) (6482:6482:6482))
        (PORT d[4] (6421:6421:6421) (6318:6318:6318))
        (PORT d[5] (5007:5007:5007) (5164:5164:5164))
        (PORT d[6] (3156:3156:3156) (3334:3334:3334))
        (PORT d[7] (2329:2329:2329) (2433:2433:2433))
        (PORT d[8] (2307:2307:2307) (2401:2401:2401))
        (PORT d[9] (3514:3514:3514) (3570:3570:3570))
        (PORT d[10] (3017:3017:3017) (3145:3145:3145))
        (PORT d[11] (6395:6395:6395) (6247:6247:6247))
        (PORT d[12] (4367:4367:4367) (4482:4482:4482))
        (PORT clk (2482:2482:2482) (2510:2510:2510))
        (PORT stall (3743:3743:3743) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (1993:1993:1993))
        (PORT datab (2377:2377:2377) (2358:2358:2358))
        (PORT datac (853:853:853) (924:924:924))
        (PORT datad (3240:3240:3240) (3184:3184:3184))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (4186:4186:4186))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (5112:5112:5112))
        (PORT d[1] (4867:4867:4867) (5229:5229:5229))
        (PORT d[2] (4986:4986:4986) (5295:5295:5295))
        (PORT d[3] (4233:4233:4233) (4486:4486:4486))
        (PORT d[4] (3413:3413:3413) (3559:3559:3559))
        (PORT d[5] (8472:8472:8472) (8687:8687:8687))
        (PORT d[6] (10080:10080:10080) (10545:10545:10545))
        (PORT d[7] (5121:5121:5121) (5477:5477:5477))
        (PORT d[8] (6943:6943:6943) (6897:6897:6897))
        (PORT d[9] (5477:5477:5477) (5524:5524:5524))
        (PORT d[10] (2812:2812:2812) (3003:3003:3003))
        (PORT d[11] (4416:4416:4416) (4746:4746:4746))
        (PORT d[12] (4728:4728:4728) (4828:4828:4828))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3320:3320:3320))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3809:3809:3809))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4425:4425:4425))
        (PORT d[1] (5438:5438:5438) (5591:5591:5591))
        (PORT d[2] (3242:3242:3242) (3354:3354:3354))
        (PORT d[3] (4356:4356:4356) (4675:4675:4675))
        (PORT d[4] (5418:5418:5418) (5677:5677:5677))
        (PORT d[5] (6207:6207:6207) (6340:6340:6340))
        (PORT d[6] (3837:3837:3837) (3961:3961:3961))
        (PORT d[7] (4168:4168:4168) (4401:4401:4401))
        (PORT d[8] (5056:5056:5056) (5045:5045:5045))
        (PORT d[9] (4663:4663:4663) (4836:4836:4836))
        (PORT d[10] (2699:2699:2699) (2880:2880:2880))
        (PORT d[11] (6298:6298:6298) (6280:6280:6280))
        (PORT d[12] (4830:4830:4830) (5044:5044:5044))
        (PORT clk (2559:2559:2559) (2589:2589:2589))
        (PORT stall (3577:3577:3577) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7292:7292:7292) (7945:7945:7945))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10219:10219:10219) (10075:10075:10075))
        (PORT d[1] (7000:7000:7000) (7333:7333:7333))
        (PORT d[2] (3677:3677:3677) (3812:3812:3812))
        (PORT d[3] (6193:6193:6193) (6416:6416:6416))
        (PORT d[4] (4568:4568:4568) (4784:4784:4784))
        (PORT d[5] (8508:8508:8508) (8617:8617:8617))
        (PORT d[6] (8608:8608:8608) (8715:8715:8715))
        (PORT d[7] (4265:4265:4265) (4427:4427:4427))
        (PORT d[8] (9502:9502:9502) (9661:9661:9661))
        (PORT d[9] (13289:13289:13289) (12999:12999:12999))
        (PORT d[10] (6634:6634:6634) (6851:6851:6851))
        (PORT d[11] (6358:6358:6358) (6528:6528:6528))
        (PORT d[12] (8379:8379:8379) (8502:8502:8502))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2879:2879:2879))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5407:5407:5407))
        (PORT d[1] (6890:6890:6890) (7015:7015:7015))
        (PORT d[2] (9881:9881:9881) (9699:9699:9699))
        (PORT d[3] (3460:3460:3460) (3591:3591:3591))
        (PORT d[4] (4101:4101:4101) (4189:4189:4189))
        (PORT d[5] (4381:4381:4381) (4490:4490:4490))
        (PORT d[6] (6115:6115:6115) (6402:6402:6402))
        (PORT d[7] (3856:3856:3856) (4059:4059:4059))
        (PORT d[8] (3189:3189:3189) (3385:3385:3385))
        (PORT d[9] (3688:3688:3688) (3820:3820:3820))
        (PORT d[10] (4352:4352:4352) (4622:4622:4622))
        (PORT d[11] (3227:3227:3227) (3288:3288:3288))
        (PORT d[12] (3364:3364:3364) (3495:3495:3495))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT stall (3106:3106:3106) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1995:1995:1995))
        (PORT datab (897:897:897) (960:960:960))
        (PORT datac (2838:2838:2838) (2952:2952:2952))
        (PORT datad (2558:2558:2558) (2661:2661:2661))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (5217:5217:5217))
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6073:6073:6073) (6118:6118:6118))
        (PORT d[1] (5539:5539:5539) (5872:5872:5872))
        (PORT d[2] (5313:5313:5313) (5587:5587:5587))
        (PORT d[3] (4482:4482:4482) (4724:4724:4724))
        (PORT d[4] (5209:5209:5209) (5355:5355:5355))
        (PORT d[5] (6918:6918:6918) (6793:6793:6793))
        (PORT d[6] (7129:7129:7129) (7241:7241:7241))
        (PORT d[7] (5514:5514:5514) (5818:5818:5818))
        (PORT d[8] (6384:6384:6384) (6319:6319:6319))
        (PORT d[9] (3697:3697:3697) (3666:3666:3666))
        (PORT d[10] (3581:3581:3581) (3748:3748:3748))
        (PORT d[11] (5344:5344:5344) (5602:5602:5602))
        (PORT d[12] (5374:5374:5374) (5432:5432:5432))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3311:3311:3311))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5394:5394:5394) (5441:5441:5441))
        (PORT d[1] (6151:6151:6151) (6265:6265:6265))
        (PORT d[2] (4289:4289:4289) (4356:4356:4356))
        (PORT d[3] (4016:4016:4016) (4309:4309:4309))
        (PORT d[4] (5705:5705:5705) (5919:5919:5919))
        (PORT d[5] (5407:5407:5407) (5457:5457:5457))
        (PORT d[6] (4005:4005:4005) (4079:4079:4079))
        (PORT d[7] (4975:4975:4975) (5212:5212:5212))
        (PORT d[8] (4298:4298:4298) (4535:4535:4535))
        (PORT d[9] (4927:4927:4927) (5005:5005:5005))
        (PORT d[10] (2902:2902:2902) (2978:2978:2978))
        (PORT d[11] (5579:5579:5579) (5500:5500:5500))
        (PORT d[12] (2883:2883:2883) (2961:2961:2961))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
        (PORT stall (2804:2804:2804) (2751:2751:2751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5511:5511:5511))
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6058:6058:6058) (6100:6100:6100))
        (PORT d[1] (5241:5241:5241) (5586:5586:5586))
        (PORT d[2] (4271:4271:4271) (4538:4538:4538))
        (PORT d[3] (4176:4176:4176) (4430:4430:4430))
        (PORT d[4] (4859:4859:4859) (5009:5009:5009))
        (PORT d[5] (6553:6553:6553) (6433:6433:6433))
        (PORT d[6] (6811:6811:6811) (6924:6924:6924))
        (PORT d[7] (4842:4842:4842) (5190:5190:5190))
        (PORT d[8] (6345:6345:6345) (6277:6277:6277))
        (PORT d[9] (4028:4028:4028) (3988:3988:3988))
        (PORT d[10] (3897:3897:3897) (4065:4065:4065))
        (PORT d[11] (5082:5082:5082) (5350:5350:5350))
        (PORT d[12] (5040:5040:5040) (5103:5103:5103))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2503:2503:2503))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5661:5661:5661))
        (PORT d[1] (6146:6146:6146) (6259:6259:6259))
        (PORT d[2] (4275:4275:4275) (4357:4357:4357))
        (PORT d[3] (4291:4291:4291) (4615:4615:4615))
        (PORT d[4] (5378:5378:5378) (5600:5600:5600))
        (PORT d[5] (6358:6358:6358) (6214:6214:6214))
        (PORT d[6] (3606:3606:3606) (3684:3684:3684))
        (PORT d[7] (4955:4955:4955) (5189:5189:5189))
        (PORT d[8] (4461:4461:4461) (4495:4495:4495))
        (PORT d[9] (4979:4979:4979) (5061:5061:5061))
        (PORT d[10] (2895:2895:2895) (2970:2970:2970))
        (PORT d[11] (5041:5041:5041) (5053:5053:5053))
        (PORT d[12] (3836:3836:3836) (4015:4015:4015))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
        (PORT stall (2787:2787:2787) (2736:2736:2736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1341:1341:1341))
        (PORT datab (1854:1854:1854) (1936:1936:1936))
        (PORT datac (2236:2236:2236) (2305:2305:2305))
        (PORT datad (1239:1239:1239) (1309:1309:1309))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5515:5515:5515) (5982:5982:5982))
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3761:3761:3761))
        (PORT d[1] (1776:1776:1776) (1780:1780:1780))
        (PORT d[2] (1099:1099:1099) (1133:1133:1133))
        (PORT d[3] (2848:2848:2848) (2925:2925:2925))
        (PORT d[4] (1313:1313:1313) (1343:1343:1343))
        (PORT d[5] (2816:2816:2816) (2829:2829:2829))
        (PORT d[6] (1818:1818:1818) (1837:1837:1837))
        (PORT d[7] (2177:2177:2177) (2188:2188:2188))
        (PORT d[8] (2234:2234:2234) (2237:2237:2237))
        (PORT d[9] (2439:2439:2439) (2430:2430:2430))
        (PORT d[10] (1267:1267:1267) (1315:1315:1315))
        (PORT d[11] (1577:1577:1577) (1584:1584:1584))
        (PORT d[12] (1553:1553:1553) (1575:1575:1575))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1423:1423:1423))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3816:3816:3816))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (849:849:849))
        (PORT d[1] (1197:1197:1197) (1205:1205:1205))
        (PORT d[2] (3334:3334:3334) (3266:3266:3266))
        (PORT d[3] (3049:3049:3049) (3179:3179:3179))
        (PORT d[4] (1531:1531:1531) (1524:1524:1524))
        (PORT d[5] (4228:4228:4228) (4369:4369:4369))
        (PORT d[6] (1262:1262:1262) (1272:1272:1272))
        (PORT d[7] (1171:1171:1171) (1163:1163:1163))
        (PORT d[8] (1491:1491:1491) (1494:1494:1494))
        (PORT d[9] (1418:1418:1418) (1398:1398:1398))
        (PORT d[10] (3332:3332:3332) (3451:3451:3451))
        (PORT d[11] (3330:3330:3330) (3262:3262:3262))
        (PORT d[12] (1779:1779:1779) (1753:1753:1753))
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (PORT stall (2075:2075:2075) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6215:6215:6215) (6731:6731:6731))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4630:4630:4630))
        (PORT d[1] (4089:4089:4089) (4355:4355:4355))
        (PORT d[2] (3830:3830:3830) (4051:4051:4051))
        (PORT d[3] (4365:4365:4365) (4597:4597:4597))
        (PORT d[4] (3447:3447:3447) (3643:3643:3643))
        (PORT d[5] (4414:4414:4414) (4401:4401:4401))
        (PORT d[6] (4358:4358:4358) (4338:4338:4338))
        (PORT d[7] (3898:3898:3898) (4077:4077:4077))
        (PORT d[8] (5885:5885:5885) (5817:5817:5817))
        (PORT d[9] (7022:7022:7022) (6890:6890:6890))
        (PORT d[10] (4528:4528:4528) (4522:4522:4522))
        (PORT d[11] (2699:2699:2699) (2793:2793:2793))
        (PORT d[12] (4884:4884:4884) (4918:4918:4918))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2456:2456:2456))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2513:2513:2513))
        (PORT d[1] (5229:5229:5229) (5314:5314:5314))
        (PORT d[2] (4609:4609:4609) (4514:4514:4514))
        (PORT d[3] (3140:3140:3140) (3310:3310:3310))
        (PORT d[4] (4290:4290:4290) (4270:4270:4270))
        (PORT d[5] (5047:5047:5047) (5281:5281:5281))
        (PORT d[6] (3264:3264:3264) (3478:3478:3478))
        (PORT d[7] (2744:2744:2744) (2787:2787:2787))
        (PORT d[8] (2579:2579:2579) (2648:2648:2648))
        (PORT d[9] (4908:4908:4908) (4815:4815:4815))
        (PORT d[10] (3079:3079:3079) (3273:3273:3273))
        (PORT d[11] (5160:5160:5160) (5042:5042:5042))
        (PORT d[12] (3593:3593:3593) (3745:3745:3745))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
        (PORT stall (3944:3944:3944) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1367:1367:1367))
        (PORT datab (768:768:768) (766:766:766))
        (PORT datac (1219:1219:1219) (1290:1290:1290))
        (PORT datad (1852:1852:1852) (1921:1921:1921))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1635:1635:1635))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1127:1127:1127) (1159:1159:1159))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5976:5976:5976))
        (PORT clk (2581:2581:2581) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (3821:3821:3821))
        (PORT d[1] (1121:1121:1121) (1142:1142:1142))
        (PORT d[2] (1777:1777:1777) (1790:1790:1790))
        (PORT d[3] (807:807:807) (834:834:834))
        (PORT d[4] (933:933:933) (968:968:968))
        (PORT d[5] (2525:2525:2525) (2547:2547:2547))
        (PORT d[6] (1820:1820:1820) (1841:1841:1841))
        (PORT d[7] (861:861:861) (905:905:905))
        (PORT d[8] (870:870:870) (904:904:904))
        (PORT d[9] (2140:2140:2140) (2137:2137:2137))
        (PORT d[10] (1217:1217:1217) (1247:1247:1247))
        (PORT d[11] (1169:1169:1169) (1188:1188:1188))
        (PORT d[12] (878:878:878) (913:913:913))
        (PORT clk (2577:2577:2577) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1432:1432:1432))
        (PORT clk (2577:2577:2577) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3799:3799:3799) (3826:3826:3826))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (848:848:848))
        (PORT d[1] (1130:1130:1130) (1133:1133:1133))
        (PORT d[2] (1939:1939:1939) (1875:1875:1875))
        (PORT d[3] (1402:1402:1402) (1386:1386:1386))
        (PORT d[4] (1162:1162:1162) (1160:1160:1160))
        (PORT d[5] (3369:3369:3369) (3317:3317:3317))
        (PORT d[6] (1230:1230:1230) (1234:1234:1234))
        (PORT d[7] (1143:1143:1143) (1133:1133:1133))
        (PORT d[8] (1126:1126:1126) (1127:1127:1127))
        (PORT d[9] (2920:2920:2920) (2852:2852:2852))
        (PORT d[10] (3068:3068:3068) (3228:3228:3228))
        (PORT d[11] (1507:1507:1507) (1497:1497:1497))
        (PORT d[12] (2254:2254:2254) (2243:2243:2243))
        (PORT clk (2579:2579:2579) (2606:2606:2606))
        (PORT stall (1455:1455:1455) (1504:1504:1504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5101:5101:5101) (5528:5528:5528))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3157:3157:3157))
        (PORT d[1] (4749:4749:4749) (5049:5049:5049))
        (PORT d[2] (5771:5771:5771) (6089:6089:6089))
        (PORT d[3] (4534:4534:4534) (4717:4717:4717))
        (PORT d[4] (4157:4157:4157) (4323:4323:4323))
        (PORT d[5] (4917:4917:4917) (4887:4887:4887))
        (PORT d[6] (2840:2840:2840) (2859:2859:2859))
        (PORT d[7] (6410:6410:6410) (6721:6721:6721))
        (PORT d[8] (3676:3676:3676) (3624:3624:3624))
        (PORT d[9] (2742:2742:2742) (2733:2733:2733))
        (PORT d[10] (3550:3550:3550) (3663:3663:3663))
        (PORT d[11] (3958:3958:3958) (4173:4173:4173))
        (PORT d[12] (5381:5381:5381) (5469:5469:5469))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2626:2626:2626))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (5931:5931:5931))
        (PORT d[1] (4974:4974:4974) (5047:5047:5047))
        (PORT d[2] (2336:2336:2336) (2336:2336:2336))
        (PORT d[3] (4461:4461:4461) (4798:4798:4798))
        (PORT d[4] (4223:4223:4223) (4355:4355:4355))
        (PORT d[5] (3287:3287:3287) (3221:3221:3221))
        (PORT d[6] (2623:2623:2623) (2737:2737:2737))
        (PORT d[7] (4721:4721:4721) (4910:4910:4910))
        (PORT d[8] (3749:3749:3749) (3685:3685:3685))
        (PORT d[9] (3472:3472:3472) (3534:3534:3534))
        (PORT d[10] (3005:3005:3005) (2933:2933:2933))
        (PORT d[11] (2831:2831:2831) (2817:2817:2817))
        (PORT d[12] (3822:3822:3822) (4002:4002:4002))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT stall (2554:2554:2554) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1996:1996:1996))
        (PORT datab (898:898:898) (960:960:960))
        (PORT datac (691:691:691) (687:687:687))
        (PORT datad (2149:2149:2149) (2167:2167:2167))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1753:1753:1753) (1754:1754:1754))
        (PORT datac (790:790:790) (802:802:802))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (455:455:455))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1420:1420:1420) (1462:1462:1462))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (6183:6183:6183))
        (PORT clk (2571:2571:2571) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8211:8211:8211) (8144:8144:8144))
        (PORT d[1] (3453:3453:3453) (3603:3603:3603))
        (PORT d[2] (2262:2262:2262) (2340:2340:2340))
        (PORT d[3] (3089:3089:3089) (3116:3116:3116))
        (PORT d[4] (4180:4180:4180) (4327:4327:4327))
        (PORT d[5] (4102:4102:4102) (4090:4090:4090))
        (PORT d[6] (1451:1451:1451) (1486:1486:1486))
        (PORT d[7] (3536:3536:3536) (3668:3668:3668))
        (PORT d[8] (1784:1784:1784) (1808:1808:1808))
        (PORT d[9] (3134:3134:3134) (3167:3167:3167))
        (PORT d[10] (2095:2095:2095) (2123:2123:2123))
        (PORT d[11] (3360:3360:3360) (3433:3433:3433))
        (PORT d[12] (1385:1385:1385) (1424:1424:1424))
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1478:1478:1478))
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3818:3818:3818))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1753:1753:1753))
        (PORT d[1] (1977:1977:1977) (1946:1946:1946))
        (PORT d[2] (2623:2623:2623) (2573:2573:2573))
        (PORT d[3] (1495:1495:1495) (1534:1534:1534))
        (PORT d[4] (1938:1938:1938) (1913:1913:1913))
        (PORT d[5] (1597:1597:1597) (1574:1574:1574))
        (PORT d[6] (2832:2832:2832) (3009:3009:3009))
        (PORT d[7] (1600:1600:1600) (1588:1588:1588))
        (PORT d[8] (3762:3762:3762) (3890:3890:3890))
        (PORT d[9] (2855:2855:2855) (2869:2869:2869))
        (PORT d[10] (3671:3671:3671) (3914:3914:3914))
        (PORT d[11] (1657:1657:1657) (1640:1640:1640))
        (PORT d[12] (2429:2429:2429) (2431:2431:2431))
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (PORT stall (2220:2220:2220) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5503:5503:5503) (5971:5971:5971))
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (875:875:875))
        (PORT d[1] (1457:1457:1457) (1476:1476:1476))
        (PORT d[2] (1151:1151:1151) (1189:1189:1189))
        (PORT d[3] (1385:1385:1385) (1396:1396:1396))
        (PORT d[4] (1300:1300:1300) (1334:1334:1334))
        (PORT d[5] (3487:3487:3487) (3464:3464:3464))
        (PORT d[6] (2485:2485:2485) (2493:2493:2493))
        (PORT d[7] (1273:1273:1273) (1311:1311:1311))
        (PORT d[8] (3030:3030:3030) (2984:2984:2984))
        (PORT d[9] (1477:1477:1477) (1490:1490:1490))
        (PORT d[10] (4591:4591:4591) (4699:4699:4699))
        (PORT d[11] (1529:1529:1529) (1539:1539:1539))
        (PORT d[12] (1525:1525:1525) (1533:1533:1533))
        (PORT clk (2573:2573:2573) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (1883:1883:1883))
        (PORT clk (2573:2573:2573) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (858:858:858) (871:871:871))
        (PORT d[1] (1165:1165:1165) (1157:1157:1157))
        (PORT d[2] (1920:1920:1920) (1855:1855:1855))
        (PORT d[3] (1418:1418:1418) (1403:1403:1403))
        (PORT d[4] (1413:1413:1413) (1406:1406:1406))
        (PORT d[5] (3010:3010:3010) (2960:2960:2960))
        (PORT d[6] (1181:1181:1181) (1179:1179:1179))
        (PORT d[7] (1204:1204:1204) (1203:1203:1203))
        (PORT d[8] (1421:1421:1421) (1411:1411:1411))
        (PORT d[9] (1439:1439:1439) (1404:1404:1404))
        (PORT d[10] (2741:2741:2741) (2908:2908:2908))
        (PORT d[11] (1777:1777:1777) (1766:1766:1766))
        (PORT d[12] (1867:1867:1867) (1864:1864:1864))
        (PORT clk (2575:2575:2575) (2604:2604:2604))
        (PORT stall (1793:1793:1793) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (2006:2006:2006))
        (PORT datab (1766:1766:1766) (1672:1672:1672))
        (PORT datac (851:851:851) (922:922:922))
        (PORT datad (1005:1005:1005) (997:997:997))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7026:7026:7026) (7568:7568:7568))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3703:3703:3703))
        (PORT d[1] (4724:4724:4724) (4914:4914:4914))
        (PORT d[2] (4473:4473:4473) (4627:4627:4627))
        (PORT d[3] (5811:5811:5811) (5971:5971:5971))
        (PORT d[4] (3268:3268:3268) (3340:3340:3340))
        (PORT d[5] (9418:9418:9418) (9426:9426:9426))
        (PORT d[6] (7173:7173:7173) (7238:7238:7238))
        (PORT d[7] (3709:3709:3709) (3971:3971:3971))
        (PORT d[8] (4379:4379:4379) (4284:4284:4284))
        (PORT d[9] (1907:1907:1907) (1881:1881:1881))
        (PORT d[10] (5292:5292:5292) (5443:5443:5443))
        (PORT d[11] (4641:4641:4641) (4822:4822:4822))
        (PORT d[12] (2036:2036:2036) (1989:1989:1989))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2332:2332:2332))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4709:4709:4709))
        (PORT d[1] (5038:5038:5038) (5114:5114:5114))
        (PORT d[2] (6094:6094:6094) (6165:6165:6165))
        (PORT d[3] (4370:4370:4370) (4666:4666:4666))
        (PORT d[4] (3903:3903:3903) (3807:3807:3807))
        (PORT d[5] (5219:5219:5219) (5331:5331:5331))
        (PORT d[6] (3029:3029:3029) (3146:3146:3146))
        (PORT d[7] (3767:3767:3767) (3845:3845:3845))
        (PORT d[8] (2788:2788:2788) (2930:2930:2930))
        (PORT d[9] (3236:3236:3236) (3144:3144:3144))
        (PORT d[10] (1847:1847:1847) (1899:1899:1899))
        (PORT d[11] (4048:4048:4048) (3908:3908:3908))
        (PORT d[12] (2240:2240:2240) (2157:2157:2157))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (PORT stall (4075:4075:4075) (3939:3939:3939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5456:5456:5456))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10679:10679:10679) (10322:10322:10322))
        (PORT d[1] (5099:5099:5099) (5378:5378:5378))
        (PORT d[2] (4157:4157:4157) (4356:4356:4356))
        (PORT d[3] (6163:6163:6163) (6360:6360:6360))
        (PORT d[4] (4160:4160:4160) (4412:4412:4412))
        (PORT d[5] (7006:7006:7006) (7123:7123:7123))
        (PORT d[6] (7880:7880:7880) (7871:7871:7871))
        (PORT d[7] (6136:6136:6136) (6398:6398:6398))
        (PORT d[8] (9801:9801:9801) (9959:9959:9959))
        (PORT d[9] (9460:9460:9460) (9182:9182:9182))
        (PORT d[10] (6626:6626:6626) (6692:6692:6692))
        (PORT d[11] (4459:4459:4459) (4634:4634:4634))
        (PORT d[12] (7283:7283:7283) (7396:7396:7396))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2591:2591:2591))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3980:3980:3980))
        (PORT d[1] (6462:6462:6462) (6617:6617:6617))
        (PORT d[2] (7824:7824:7824) (7832:7832:7832))
        (PORT d[3] (3487:3487:3487) (3684:3684:3684))
        (PORT d[4] (6954:6954:6954) (6894:6894:6894))
        (PORT d[5] (7276:7276:7276) (7357:7357:7357))
        (PORT d[6] (3493:3493:3493) (3637:3637:3637))
        (PORT d[7] (2645:2645:2645) (2765:2765:2765))
        (PORT d[8] (3052:3052:3052) (3185:3185:3185))
        (PORT d[9] (3794:3794:3794) (3875:3875:3875))
        (PORT d[10] (3175:3175:3175) (3385:3385:3385))
        (PORT d[11] (8047:8047:8047) (7897:7897:7897))
        (PORT d[12] (4741:4741:4741) (4914:4914:4914))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (PORT stall (4245:4245:4245) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1997:1997:1997))
        (PORT datab (1497:1497:1497) (1469:1469:1469))
        (PORT datac (853:853:853) (924:924:924))
        (PORT datad (2992:2992:2992) (3091:3091:3091))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1175:1175:1175) (1188:1188:1188))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5867:5867:5867) (6396:6396:6396))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (6549:6549:6549))
        (PORT d[1] (4817:4817:4817) (5055:5055:5055))
        (PORT d[2] (4145:4145:4145) (4309:4309:4309))
        (PORT d[3] (5018:5018:5018) (5233:5233:5233))
        (PORT d[4] (3629:3629:3629) (3809:3809:3809))
        (PORT d[5] (6020:6020:6020) (6078:6078:6078))
        (PORT d[6] (5899:5899:5899) (5895:5895:5895))
        (PORT d[7] (4045:4045:4045) (4288:4288:4288))
        (PORT d[8] (6149:6149:6149) (6012:6012:6012))
        (PORT d[9] (5874:5874:5874) (5778:5778:5778))
        (PORT d[10] (4964:4964:4964) (5022:5022:5022))
        (PORT d[11] (4630:4630:4630) (4751:4751:4751))
        (PORT d[12] (5590:5590:5590) (5681:5681:5681))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3050:3050:3050))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2356:2356:2356))
        (PORT d[1] (5750:5750:5750) (5890:5890:5890))
        (PORT d[2] (6335:6335:6335) (6318:6318:6318))
        (PORT d[3] (5082:5082:5082) (5397:5397:5397))
        (PORT d[4] (5367:5367:5367) (5272:5272:5272))
        (PORT d[5] (6157:6157:6157) (6204:6204:6204))
        (PORT d[6] (3614:3614:3614) (3815:3815:3815))
        (PORT d[7] (3931:3931:3931) (4028:4028:4028))
        (PORT d[8] (3116:3116:3116) (3244:3244:3244))
        (PORT d[9] (3933:3933:3933) (3994:3994:3994))
        (PORT d[10] (2297:2297:2297) (2435:2435:2435))
        (PORT d[11] (6034:6034:6034) (5859:5859:5859))
        (PORT d[12] (3687:3687:3687) (3840:3840:3840))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT stall (4454:4454:4454) (4272:4272:4272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4700:4700:4700) (5115:5115:5115))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8496:8496:8496) (8552:8552:8552))
        (PORT d[1] (5589:5589:5589) (5934:5934:5934))
        (PORT d[2] (5913:5913:5913) (6098:6098:6098))
        (PORT d[3] (7538:7538:7538) (7742:7742:7742))
        (PORT d[4] (5574:5574:5574) (5735:5735:5735))
        (PORT d[5] (7476:7476:7476) (7636:7636:7636))
        (PORT d[6] (9600:9600:9600) (9579:9579:9579))
        (PORT d[7] (7592:7592:7592) (7855:7855:7855))
        (PORT d[8] (9444:9444:9444) (9405:9405:9405))
        (PORT d[9] (7011:7011:7011) (7096:7096:7096))
        (PORT d[10] (4368:4368:4368) (4653:4653:4653))
        (PORT d[11] (5837:5837:5837) (6005:6005:6005))
        (PORT d[12] (8019:8019:8019) (8058:8058:8058))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2885:2885:2885))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5608:5608:5608) (5784:5784:5784))
        (PORT d[1] (6175:6175:6175) (6290:6290:6290))
        (PORT d[2] (6210:6210:6210) (6312:6312:6312))
        (PORT d[3] (3895:3895:3895) (4135:4135:4135))
        (PORT d[4] (8158:8158:8158) (8123:8123:8123))
        (PORT d[5] (6924:6924:6924) (7053:7053:7053))
        (PORT d[6] (2689:2689:2689) (2764:2764:2764))
        (PORT d[7] (4203:4203:4203) (4335:4335:4335))
        (PORT d[8] (3576:3576:3576) (3743:3743:3743))
        (PORT d[9] (4981:4981:4981) (5152:5152:5152))
        (PORT d[10] (2279:2279:2279) (2380:2380:2380))
        (PORT d[11] (7548:7548:7548) (7467:7467:7467))
        (PORT d[12] (4536:4536:4536) (4603:4603:4603))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (PORT stall (3711:3711:3711) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (2000:2000:2000))
        (PORT datab (897:897:897) (959:959:959))
        (PORT datac (3022:3022:3022) (3082:3082:3082))
        (PORT datad (2550:2550:2550) (2521:2521:2521))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5165:5165:5165) (5634:5634:5634))
        (PORT clk (2575:2575:2575) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1244:1244:1244))
        (PORT d[1] (1421:1421:1421) (1442:1442:1442))
        (PORT d[2] (1112:1112:1112) (1146:1146:1146))
        (PORT d[3] (1436:1436:1436) (1439:1439:1439))
        (PORT d[4] (1274:1274:1274) (1306:1306:1306))
        (PORT d[5] (3196:3196:3196) (3185:3185:3185))
        (PORT d[6] (2474:2474:2474) (2492:2492:2492))
        (PORT d[7] (2188:2188:2188) (2203:2203:2203))
        (PORT d[8] (3061:3061:3061) (3018:3018:3018))
        (PORT d[9] (1886:1886:1886) (1906:1906:1906))
        (PORT d[10] (1956:1956:1956) (2025:2025:2025))
        (PORT d[11] (2162:2162:2162) (2157:2157:2157))
        (PORT d[12] (1526:1526:1526) (1534:1534:1534))
        (PORT clk (2571:2571:2571) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1525:1525:1525))
        (PORT clk (2571:2571:2571) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3823:3823:3823))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4250:4250:4250))
        (PORT d[1] (1145:1145:1145) (1136:1136:1136))
        (PORT d[2] (1591:1591:1591) (1535:1535:1535))
        (PORT d[3] (1804:1804:1804) (1785:1785:1785))
        (PORT d[4] (1165:1165:1165) (1166:1166:1166))
        (PORT d[5] (3040:3040:3040) (2983:2983:2983))
        (PORT d[6] (1189:1189:1189) (1188:1188:1188))
        (PORT d[7] (1212:1212:1212) (1211:1211:1211))
        (PORT d[8] (2220:2220:2220) (2217:2217:2217))
        (PORT d[9] (1387:1387:1387) (1348:1348:1348))
        (PORT d[10] (2740:2740:2740) (2907:2907:2907))
        (PORT d[11] (2467:2467:2467) (2441:2441:2441))
        (PORT d[12] (1828:1828:1828) (1820:1820:1820))
        (PORT clk (2573:2573:2573) (2603:2603:2603))
        (PORT stall (2173:2173:2173) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6115:6115:6115) (6533:6533:6533))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5401:5401:5401))
        (PORT d[1] (4457:4457:4457) (4793:4793:4793))
        (PORT d[2] (4972:4972:4972) (5237:5237:5237))
        (PORT d[3] (4140:4140:4140) (4367:4367:4367))
        (PORT d[4] (4127:4127:4127) (4277:4277:4277))
        (PORT d[5] (5887:5887:5887) (5770:5770:5770))
        (PORT d[6] (10042:10042:10042) (10516:10516:10516))
        (PORT d[7] (5125:5125:5125) (5442:5442:5442))
        (PORT d[8] (5962:5962:5962) (5890:5890:5890))
        (PORT d[9] (5141:5141:5141) (5180:5180:5180))
        (PORT d[10] (2553:2553:2553) (2731:2731:2731))
        (PORT d[11] (3979:3979:3979) (4268:4268:4268))
        (PORT d[12] (4651:4651:4651) (4721:4721:4721))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2650:2650:2650))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4384:4384:4384))
        (PORT d[1] (5060:5060:5060) (5180:5180:5180))
        (PORT d[2] (3205:3205:3205) (3281:3281:3281))
        (PORT d[3] (4775:4775:4775) (5140:5140:5140))
        (PORT d[4] (5709:5709:5709) (5917:5917:5917))
        (PORT d[5] (5979:5979:5979) (5811:5811:5811))
        (PORT d[6] (3274:3274:3274) (3345:3345:3345))
        (PORT d[7] (4502:4502:4502) (4764:4764:4764))
        (PORT d[8] (5560:5560:5560) (5499:5499:5499))
        (PORT d[9] (4966:4966:4966) (5113:5113:5113))
        (PORT d[10] (5623:5623:5623) (5594:5594:5594))
        (PORT d[11] (5666:5666:5666) (5502:5502:5502))
        (PORT d[12] (3528:3528:3528) (3613:3613:3613))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT stall (3222:3222:3222) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (2002:2002:2002))
        (PORT datab (896:896:896) (958:958:958))
        (PORT datac (1083:1083:1083) (1072:1072:1072))
        (PORT datad (2833:2833:2833) (2933:2933:2933))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (423:423:423))
        (PORT datab (1215:1215:1215) (1222:1222:1222))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1130:1130:1130) (1184:1184:1184))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6699:6699:6699) (7243:7243:7243))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3424:3424:3424))
        (PORT d[1] (4326:4326:4326) (4518:4518:4518))
        (PORT d[2] (4796:4796:4796) (4941:4941:4941))
        (PORT d[3] (5799:5799:5799) (5959:5959:5959))
        (PORT d[4] (2943:2943:2943) (3008:3008:3008))
        (PORT d[5] (9110:9110:9110) (9123:9123:9123))
        (PORT d[6] (7092:7092:7092) (7167:7167:7167))
        (PORT d[7] (4373:4373:4373) (4675:4675:4675))
        (PORT d[8] (3549:3549:3549) (3459:3459:3459))
        (PORT d[9] (2297:2297:2297) (2276:2276:2276))
        (PORT d[10] (5652:5652:5652) (5797:5797:5797))
        (PORT d[11] (4277:4277:4277) (4468:4468:4468))
        (PORT d[12] (2407:2407:2407) (2363:2363:2363))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (1935:1935:1935))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4877:4877:4877) (5001:5001:5001))
        (PORT d[1] (4690:4690:4690) (4774:4774:4774))
        (PORT d[2] (7925:7925:7925) (7894:7894:7894))
        (PORT d[3] (4102:4102:4102) (4255:4255:4255))
        (PORT d[4] (3942:3942:3942) (3845:3845:3845))
        (PORT d[5] (4915:4915:4915) (5038:5038:5038))
        (PORT d[6] (1925:1925:1925) (1965:1965:1965))
        (PORT d[7] (3754:3754:3754) (3832:3832:3832))
        (PORT d[8] (2775:2775:2775) (2916:2916:2916))
        (PORT d[9] (3479:3479:3479) (3488:3488:3488))
        (PORT d[10] (1810:1810:1810) (1859:1859:1859))
        (PORT d[11] (4087:4087:4087) (3945:3945:3945))
        (PORT d[12] (2300:2300:2300) (2227:2227:2227))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT stall (4065:4065:4065) (3930:3930:3930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6894:6894:6894) (7489:7489:7489))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8817:8817:8817) (8685:8685:8685))
        (PORT d[1] (6245:6245:6245) (6575:6575:6575))
        (PORT d[2] (5119:5119:5119) (5297:5297:5297))
        (PORT d[3] (4783:4783:4783) (5001:5001:5001))
        (PORT d[4] (3834:3834:3834) (4036:4036:4036))
        (PORT d[5] (7811:7811:7811) (7915:7915:7915))
        (PORT d[6] (6911:6911:6911) (7053:7053:7053))
        (PORT d[7] (2911:2911:2911) (3091:3091:3091))
        (PORT d[8] (8109:8109:8109) (8235:8235:8235))
        (PORT d[9] (11966:11966:11966) (11693:11693:11693))
        (PORT d[10] (6978:6978:6978) (7146:7146:7146))
        (PORT d[11] (5316:5316:5316) (5492:5492:5492))
        (PORT d[12] (7347:7347:7347) (7478:7478:7478))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3127:3127:3127))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (4053:4053:4053))
        (PORT d[1] (5844:5844:5844) (5975:5975:5975))
        (PORT d[2] (8276:8276:8276) (8111:8111:8111))
        (PORT d[3] (2715:2715:2715) (2851:2851:2851))
        (PORT d[4] (3441:3441:3441) (3526:3526:3526))
        (PORT d[5] (4103:4103:4103) (4227:4227:4227))
        (PORT d[6] (6179:6179:6179) (6235:6235:6235))
        (PORT d[7] (3161:3161:3161) (3348:3348:3348))
        (PORT d[8] (3217:3217:3217) (3406:3406:3406))
        (PORT d[9] (5894:5894:5894) (5934:5934:5934))
        (PORT d[10] (4628:4628:4628) (4887:4887:4887))
        (PORT d[11] (3513:3513:3513) (3588:3588:3588))
        (PORT d[12] (3781:3781:3781) (3960:3960:3960))
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (PORT stall (3626:3626:3626) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1530:1530:1530))
        (PORT datab (2206:2206:2206) (2247:2247:2247))
        (PORT datac (1397:1397:1397) (1431:1431:1431))
        (PORT datad (2517:2517:2517) (2606:2606:2606))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6931:6931:6931) (7582:7582:7582))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9451:9451:9451) (9310:9310:9310))
        (PORT d[1] (7015:7015:7015) (7345:7345:7345))
        (PORT d[2] (3391:3391:3391) (3536:3536:3536))
        (PORT d[3] (5869:5869:5869) (6092:6092:6092))
        (PORT d[4] (4196:4196:4196) (4413:4413:4413))
        (PORT d[5] (8122:8122:8122) (8230:8230:8230))
        (PORT d[6] (8006:8006:8006) (8142:8142:8142))
        (PORT d[7] (3996:3996:3996) (4158:4158:4158))
        (PORT d[8] (9135:9135:9135) (9297:9297:9297))
        (PORT d[9] (13303:13303:13303) (13012:13012:13012))
        (PORT d[10] (7986:7986:7986) (8144:8144:8144))
        (PORT d[11] (5986:5986:5986) (6162:6162:6162))
        (PORT d[12] (8023:8023:8023) (8150:8150:8150))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3223:3223:3223))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (5049:5049:5049))
        (PORT d[1] (6537:6537:6537) (6666:6666:6666))
        (PORT d[2] (9544:9544:9544) (9370:9370:9370))
        (PORT d[3] (3095:3095:3095) (3232:3232:3232))
        (PORT d[4] (3764:3764:3764) (3852:3852:3852))
        (PORT d[5] (3397:3397:3397) (3472:3472:3472))
        (PORT d[6] (5928:5928:5928) (6032:6032:6032))
        (PORT d[7] (3892:3892:3892) (4105:4105:4105))
        (PORT d[8] (3233:3233:3233) (3423:3423:3423))
        (PORT d[9] (3298:3298:3298) (3430:3430:3430))
        (PORT d[10] (5607:5607:5607) (5850:5850:5850))
        (PORT d[11] (3276:3276:3276) (3372:3372:3372))
        (PORT d[12] (3425:3425:3425) (3571:3571:3571))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT stall (3168:3168:3168) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5946:5946:5946))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8399:8399:8399) (8119:8119:8119))
        (PORT d[1] (4073:4073:4073) (4363:4363:4363))
        (PORT d[2] (3843:3843:3843) (4065:4065:4065))
        (PORT d[3] (4294:4294:4294) (4498:4498:4498))
        (PORT d[4] (3721:3721:3721) (3925:3925:3925))
        (PORT d[5] (6577:6577:6577) (6633:6633:6633))
        (PORT d[6] (5866:5866:5866) (5887:5887:5887))
        (PORT d[7] (4359:4359:4359) (4631:4631:4631))
        (PORT d[8] (8358:8358:8358) (8540:8540:8540))
        (PORT d[9] (6949:6949:6949) (6733:6733:6733))
        (PORT d[10] (5289:5289:5289) (5360:5360:5360))
        (PORT d[11] (4142:4142:4142) (4305:4305:4305))
        (PORT d[12] (5926:5926:5926) (6054:6054:6054))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3584:3584:3584))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2982:2982:2982))
        (PORT d[1] (5469:5469:5469) (5629:5629:5629))
        (PORT d[2] (6408:6408:6408) (6408:6408:6408))
        (PORT d[3] (3510:3510:3510) (3743:3743:3743))
        (PORT d[4] (7011:7011:7011) (6985:6985:6985))
        (PORT d[5] (6258:6258:6258) (6333:6333:6333))
        (PORT d[6] (3159:3159:3159) (3308:3308:3308))
        (PORT d[7] (3002:3002:3002) (3156:3156:3156))
        (PORT d[8] (3118:3118:3118) (3281:3281:3281))
        (PORT d[9] (4312:4312:4312) (4341:4341:4341))
        (PORT d[10] (2783:2783:2783) (2955:2955:2955))
        (PORT d[11] (7416:7416:7416) (7307:7307:7307))
        (PORT d[12] (4058:4058:4058) (4238:4238:4238))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT stall (4634:4634:4634) (4387:4387:4387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1533:1533:1533))
        (PORT datab (2202:2202:2202) (2242:2242:2242))
        (PORT datac (3681:3681:3681) (3641:3641:3641))
        (PORT datad (3296:3296:3296) (3464:3464:3464))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6469:6469:6469) (7078:7078:7078))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8425:8425:8425) (8371:8371:8371))
        (PORT d[1] (2830:2830:2830) (3008:3008:3008))
        (PORT d[2] (3776:3776:3776) (3935:3935:3935))
        (PORT d[3] (5811:5811:5811) (5996:5996:5996))
        (PORT d[4] (3833:3833:3833) (4011:4011:4011))
        (PORT d[5] (7493:7493:7493) (7595:7595:7595))
        (PORT d[6] (8096:8096:8096) (8148:8148:8148))
        (PORT d[7] (2464:2464:2464) (2596:2596:2596))
        (PORT d[8] (10846:10846:10846) (10986:10986:10986))
        (PORT d[9] (11578:11578:11578) (11363:11363:11363))
        (PORT d[10] (7622:7622:7622) (7740:7740:7740))
        (PORT d[11] (6544:6544:6544) (6658:6658:6658))
        (PORT d[12] (8443:8443:8443) (8533:8533:8533))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2196:2196:2196))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3778:3778:3778))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2637:2637:2637))
        (PORT d[1] (4341:4341:4341) (4397:4397:4397))
        (PORT d[2] (7987:7987:7987) (7898:7898:7898))
        (PORT d[3] (2925:2925:2925) (3029:3029:3029))
        (PORT d[4] (4563:4563:4563) (4697:4697:4697))
        (PORT d[5] (4119:4119:4119) (4197:4197:4197))
        (PORT d[6] (4155:4155:4155) (4463:4463:4463))
        (PORT d[7] (3098:3098:3098) (3269:3269:3269))
        (PORT d[8] (3452:3452:3452) (3556:3556:3556))
        (PORT d[9] (3328:3328:3328) (3466:3466:3466))
        (PORT d[10] (4203:4203:4203) (4513:4513:4513))
        (PORT d[11] (3189:3189:3189) (3203:3203:3203))
        (PORT d[12] (3901:3901:3901) (4060:4060:4060))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT stall (2317:2317:2317) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (5556:5556:5556))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2901:2901:2901))
        (PORT d[1] (4423:4423:4423) (4724:4724:4724))
        (PORT d[2] (5445:5445:5445) (5773:5773:5773))
        (PORT d[3] (4544:4544:4544) (4725:4725:4725))
        (PORT d[4] (4168:4168:4168) (4339:4339:4339))
        (PORT d[5] (4947:4947:4947) (4922:4922:4922))
        (PORT d[6] (2846:2846:2846) (2905:2905:2905))
        (PORT d[7] (6090:6090:6090) (6399:6399:6399))
        (PORT d[8] (3651:3651:3651) (3597:3597:3597))
        (PORT d[9] (5528:5528:5528) (5578:5578:5578))
        (PORT d[10] (3147:3147:3147) (3267:3267:3267))
        (PORT d[11] (3565:3565:3565) (3775:3775:3775))
        (PORT d[12] (5700:5700:5700) (5791:5791:5791))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2452:2452:2452))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5804:5804:5804) (5921:5921:5921))
        (PORT d[1] (4989:4989:4989) (5063:5063:5063))
        (PORT d[2] (2670:2670:2670) (2654:2654:2654))
        (PORT d[3] (4414:4414:4414) (4748:4748:4748))
        (PORT d[4] (4231:4231:4231) (4365:4365:4365))
        (PORT d[5] (3312:3312:3312) (3247:3247:3247))
        (PORT d[6] (3136:3136:3136) (3280:3280:3280))
        (PORT d[7] (3756:3756:3756) (3952:3952:3952))
        (PORT d[8] (3749:3749:3749) (3684:3684:3684))
        (PORT d[9] (3478:3478:3478) (3541:3541:3541))
        (PORT d[10] (3631:3631:3631) (3560:3560:3560))
        (PORT d[11] (2462:2462:2462) (2443:2443:2443))
        (PORT d[12] (5600:5600:5600) (5805:5805:5805))
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (PORT stall (2542:2542:2542) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1535:1535:1535))
        (PORT datab (1855:1855:1855) (1894:1894:1894))
        (PORT datac (2648:2648:2648) (2612:2612:2612))
        (PORT datad (2151:2151:2151) (2195:2195:2195))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6048:6048:6048) (6615:6615:6615))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7056:7056:7056) (7019:7019:7019))
        (PORT d[1] (3570:3570:3570) (3640:3640:3640))
        (PORT d[2] (3038:3038:3038) (3191:3191:3191))
        (PORT d[3] (4131:4131:4131) (4348:4348:4348))
        (PORT d[4] (5128:5128:5128) (5359:5359:5359))
        (PORT d[5] (9016:9016:9016) (9210:9210:9210))
        (PORT d[6] (9018:9018:9018) (9263:9263:9263))
        (PORT d[7] (3202:3202:3202) (3366:3366:3366))
        (PORT d[8] (3050:3050:3050) (3208:3208:3208))
        (PORT d[9] (8216:8216:8216) (8387:8387:8387))
        (PORT d[10] (4775:4775:4775) (4914:4914:4914))
        (PORT d[11] (3542:3542:3542) (3756:3756:3756))
        (PORT d[12] (8199:8199:8199) (8376:8376:8376))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2713:2713:2713))
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7331:7331:7331) (7320:7320:7320))
        (PORT d[1] (4307:4307:4307) (4367:4367:4367))
        (PORT d[2] (4654:4654:4654) (4737:4737:4737))
        (PORT d[3] (3051:3051:3051) (3214:3214:3214))
        (PORT d[4] (2956:2956:2956) (3002:3002:3002))
        (PORT d[5] (4876:4876:4876) (4990:4990:4990))
        (PORT d[6] (3202:3202:3202) (3372:3372:3372))
        (PORT d[7] (3503:3503:3503) (3717:3717:3717))
        (PORT d[8] (3830:3830:3830) (3861:3861:3861))
        (PORT d[9] (2575:2575:2575) (2600:2600:2600))
        (PORT d[10] (3205:3205:3205) (3406:3406:3406))
        (PORT d[11] (4640:4640:4640) (4541:4541:4541))
        (PORT d[12] (3569:3569:3569) (3611:3611:3611))
        (PORT clk (2517:2517:2517) (2542:2542:2542))
        (PORT stall (2806:2806:2806) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5870:5870:5870))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (5723:5723:5723))
        (PORT d[1] (4843:4843:4843) (5185:5185:5185))
        (PORT d[2] (4248:4248:4248) (4527:4527:4527))
        (PORT d[3] (4176:4176:4176) (4421:4421:4421))
        (PORT d[4] (4492:4492:4492) (4642:4642:4642))
        (PORT d[5] (6192:6192:6192) (6070:6070:6070))
        (PORT d[6] (10410:10410:10410) (10878:10878:10878))
        (PORT d[7] (5518:5518:5518) (5830:5830:5830))
        (PORT d[8] (5959:5959:5959) (5891:5891:5891))
        (PORT d[9] (4360:4360:4360) (4314:4314:4314))
        (PORT d[10] (2897:2897:2897) (3072:3072:3072))
        (PORT d[11] (4690:4690:4690) (4953:4953:4953))
        (PORT d[12] (5090:5090:5090) (5163:5163:5163))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2662:2662:2662))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4725:4725:4725))
        (PORT d[1] (5425:5425:5425) (5545:5545:5545))
        (PORT d[2] (3565:3565:3565) (3632:3632:3632))
        (PORT d[3] (5119:5119:5119) (5475:5475:5475))
        (PORT d[4] (5034:5034:5034) (5257:5257:5257))
        (PORT d[5] (6032:6032:6032) (5893:5893:5893))
        (PORT d[6] (3300:3300:3300) (3381:3381:3381))
        (PORT d[7] (4235:4235:4235) (4477:4477:4477))
        (PORT d[8] (4263:4263:4263) (4534:4534:4534))
        (PORT d[9] (5294:5294:5294) (5437:5437:5437))
        (PORT d[10] (5969:5969:5969) (5933:5933:5933))
        (PORT d[11] (6007:6007:6007) (5837:5837:5837))
        (PORT d[12] (4579:4579:4579) (4748:4748:4748))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT stall (3268:3268:3268) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1559:1559:1559))
        (PORT datab (2405:2405:2405) (2422:2422:2422))
        (PORT datac (1418:1418:1418) (1487:1487:1487))
        (PORT datad (2103:2103:2103) (2180:2180:2180))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5971:5971:5971) (6496:6496:6496))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8222:8222:8222) (8160:8160:8160))
        (PORT d[1] (3162:3162:3162) (3336:3336:3336))
        (PORT d[2] (4481:4481:4481) (4638:4638:4638))
        (PORT d[3] (2461:2461:2461) (2506:2506:2506))
        (PORT d[4] (3830:3830:3830) (3977:3977:3977))
        (PORT d[5] (2966:2966:2966) (2964:2964:2964))
        (PORT d[6] (1444:1444:1444) (1473:1473:1473))
        (PORT d[7] (3497:3497:3497) (3626:3626:3626))
        (PORT d[8] (1738:1738:1738) (1759:1759:1759))
        (PORT d[9] (3117:3117:3117) (3143:3143:3143))
        (PORT d[10] (2099:2099:2099) (2126:2126:2126))
        (PORT d[11] (3307:3307:3307) (3384:3384:3384))
        (PORT d[12] (2072:2072:2072) (2094:2094:2094))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2065:2065:2065))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5014:5014:5014))
        (PORT d[1] (2284:2284:2284) (2240:2240:2240))
        (PORT d[2] (2592:2592:2592) (2539:2539:2539))
        (PORT d[3] (3081:3081:3081) (3117:3117:3117))
        (PORT d[4] (2241:2241:2241) (2206:2206:2206))
        (PORT d[5] (1578:1578:1578) (1553:1553:1553))
        (PORT d[6] (3973:3973:3973) (4181:4181:4181))
        (PORT d[7] (1977:1977:1977) (1964:1964:1964))
        (PORT d[8] (3713:3713:3713) (3828:3828:3828))
        (PORT d[9] (3623:3623:3623) (3559:3559:3559))
        (PORT d[10] (3269:3269:3269) (3516:3516:3516))
        (PORT d[11] (1642:1642:1642) (1625:1625:1625))
        (PORT d[12] (2470:2470:2470) (2476:2476:2476))
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (PORT stall (2515:2515:2515) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7398:7398:7398) (7938:7938:7938))
        (PORT clk (2561:2561:2561) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4659:4659:4659))
        (PORT d[1] (6716:6716:6716) (7066:7066:7066))
        (PORT d[2] (4884:4884:4884) (5033:5033:5033))
        (PORT d[3] (5832:5832:5832) (6044:6044:6044))
        (PORT d[4] (3303:3303:3303) (3376:3376:3376))
        (PORT d[5] (9465:9465:9465) (9477:9477:9477))
        (PORT d[6] (5597:5597:5597) (5649:5649:5649))
        (PORT d[7] (3660:3660:3660) (3920:3920:3920))
        (PORT d[8] (3921:3921:3921) (3833:3833:3833))
        (PORT d[9] (2288:2288:2288) (2262:2262:2262))
        (PORT d[10] (4988:4988:4988) (5147:5147:5147))
        (PORT d[11] (4625:4625:4625) (4810:4810:4810))
        (PORT d[12] (2598:2598:2598) (2531:2531:2531))
        (PORT clk (2557:2557:2557) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2027:2027:2027))
        (PORT clk (2557:2557:2557) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3808:3808:3808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4699:4699:4699))
        (PORT d[1] (6166:6166:6166) (6249:6249:6249))
        (PORT d[2] (5729:5729:5729) (5818:5818:5818))
        (PORT d[3] (4364:4364:4364) (4659:4659:4659))
        (PORT d[4] (4263:4263:4263) (4156:4156:4156))
        (PORT d[5] (5270:5270:5270) (5387:5387:5387))
        (PORT d[6] (3004:3004:3004) (3083:3083:3083))
        (PORT d[7] (4107:4107:4107) (4181:4181:4181))
        (PORT d[8] (3132:3132:3132) (3268:3268:3268))
        (PORT d[9] (3195:3195:3195) (3103:3103:3103))
        (PORT d[10] (2156:2156:2156) (2192:2192:2192))
        (PORT d[11] (4384:4384:4384) (4236:4236:4236))
        (PORT d[12] (2276:2276:2276) (2195:2195:2195))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT stall (3607:3607:3607) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1553:1553:1553))
        (PORT datab (1015:1015:1015) (988:988:988))
        (PORT datac (1420:1420:1420) (1489:1489:1489))
        (PORT datad (2022:2022:2022) (2046:2046:2046))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1366:1366:1366) (1395:1395:1395))
        (PORT datad (1353:1353:1353) (1396:1396:1396))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (5125:5125:5125))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8503:8503:8503) (8556:8556:8556))
        (PORT d[1] (5572:5572:5572) (5913:5913:5913))
        (PORT d[2] (5967:5967:5967) (6155:6155:6155))
        (PORT d[3] (6054:6054:6054) (6341:6341:6341))
        (PORT d[4] (5515:5515:5515) (5672:5672:5672))
        (PORT d[5] (7784:7784:7784) (7937:7937:7937))
        (PORT d[6] (7881:7881:7881) (8019:8019:8019))
        (PORT d[7] (4083:4083:4083) (4384:4384:4384))
        (PORT d[8] (9366:9366:9366) (9326:9326:9326))
        (PORT d[9] (7998:7998:7998) (8054:8054:8054))
        (PORT d[10] (4380:4380:4380) (4666:4666:4666))
        (PORT d[11] (6480:6480:6480) (6623:6623:6623))
        (PORT d[12] (8982:8982:8982) (9078:9078:9078))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2907:2907:2907))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6097:6097:6097) (6164:6164:6164))
        (PORT d[1] (6196:6196:6196) (6312:6312:6312))
        (PORT d[2] (6178:6178:6178) (6278:6278:6278))
        (PORT d[3] (3477:3477:3477) (3707:3707:3707))
        (PORT d[4] (5461:5461:5461) (5719:5719:5719))
        (PORT d[5] (6238:6238:6238) (6376:6376:6376))
        (PORT d[6] (3034:3034:3034) (3106:3106:3106))
        (PORT d[7] (4525:4525:4525) (4644:4644:4644))
        (PORT d[8] (3885:3885:3885) (4046:4046:4046))
        (PORT d[9] (5046:5046:5046) (5223:5223:5223))
        (PORT d[10] (1921:1921:1921) (2026:2026:2026))
        (PORT d[11] (6960:6960:6960) (6925:6925:6925))
        (PORT d[12] (4211:4211:4211) (4283:4283:4283))
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (PORT stall (3739:3739:3739) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5920:5920:5920) (6433:6433:6433))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (5331:5331:5331))
        (PORT d[1] (3692:3692:3692) (3963:3963:3963))
        (PORT d[2] (5561:5561:5561) (5757:5757:5757))
        (PORT d[3] (5178:5178:5178) (5416:5416:5416))
        (PORT d[4] (4887:4887:4887) (5082:5082:5082))
        (PORT d[5] (2812:2812:2812) (2832:2832:2832))
        (PORT d[6] (5996:5996:5996) (6003:6003:6003))
        (PORT d[7] (4392:4392:4392) (4599:4599:4599))
        (PORT d[8] (7403:7403:7403) (7337:7337:7337))
        (PORT d[9] (9117:9117:9117) (8953:8953:8953))
        (PORT d[10] (5543:5543:5543) (5535:5535:5535))
        (PORT d[11] (3031:3031:3031) (3127:3127:3127))
        (PORT d[12] (3449:3449:3449) (3490:3490:3490))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2620:2620:2620))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2312:2312:2312))
        (PORT d[1] (5421:5421:5421) (5518:5518:5518))
        (PORT d[2] (4016:4016:4016) (3931:3931:3931))
        (PORT d[3] (3507:3507:3507) (3680:3680:3680))
        (PORT d[4] (3264:3264:3264) (3251:3251:3251))
        (PORT d[5] (4344:4344:4344) (4562:4562:4562))
        (PORT d[6] (4015:4015:4015) (4267:4267:4267))
        (PORT d[7] (2909:2909:2909) (3002:3002:3002))
        (PORT d[8] (2235:2235:2235) (2273:2273:2273))
        (PORT d[9] (3613:3613:3613) (3533:3533:3533))
        (PORT d[10] (3091:3091:3091) (3261:3261:3261))
        (PORT d[11] (3959:3959:3959) (3880:3880:3880))
        (PORT d[12] (4007:4007:4007) (4119:4119:4119))
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (PORT stall (4210:4210:4210) (4126:4126:4126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1530:1530:1530))
        (PORT datab (2207:2207:2207) (2248:2248:2248))
        (PORT datac (2755:2755:2755) (2808:2808:2808))
        (PORT datad (1967:1967:1967) (1970:1970:1970))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1144:1144:1144))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1014:1014:1014) (1000:1000:1000))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1068:1068:1068) (1115:1115:1115))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6708:6708:6708) (7246:7246:7246))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7817:7817:7817) (7776:7776:7776))
        (PORT d[1] (3599:3599:3599) (3773:3773:3773))
        (PORT d[2] (3414:3414:3414) (3568:3568:3568))
        (PORT d[3] (5178:5178:5178) (5381:5381:5381))
        (PORT d[4] (5849:5849:5849) (6071:6071:6071))
        (PORT d[5] (9330:9330:9330) (9528:9528:9528))
        (PORT d[6] (10090:10090:10090) (10321:10321:10321))
        (PORT d[7] (2845:2845:2845) (3016:3016:3016))
        (PORT d[8] (8388:8388:8388) (8520:8520:8520))
        (PORT d[9] (6844:6844:6844) (7043:7043:7043))
        (PORT d[10] (5469:5469:5469) (5603:5603:5603))
        (PORT d[11] (2440:2440:2440) (2576:2576:2576))
        (PORT d[12] (8613:8613:8613) (8791:8791:8791))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2383:2383:2383))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1846:1846:1846))
        (PORT d[1] (2772:2772:2772) (2703:2703:2703))
        (PORT d[2] (5404:5404:5404) (5488:5488:5488))
        (PORT d[3] (3373:3373:3373) (3532:3532:3532))
        (PORT d[4] (2611:2611:2611) (2628:2628:2628))
        (PORT d[5] (3448:3448:3448) (3426:3426:3426))
        (PORT d[6] (3499:3499:3499) (3670:3670:3670))
        (PORT d[7] (3484:3484:3484) (3697:3697:3697))
        (PORT d[8] (3532:3532:3532) (3708:3708:3708))
        (PORT d[9] (2165:2165:2165) (2196:2196:2196))
        (PORT d[10] (3786:3786:3786) (3978:3978:3978))
        (PORT d[11] (3142:3142:3142) (3159:3159:3159))
        (PORT d[12] (2853:2853:2853) (2900:2900:2900))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (PORT stall (2108:2108:2108) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (6624:6624:6624))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6823:6823:6823) (6749:6749:6749))
        (PORT d[1] (5201:5201:5201) (5468:5468:5468))
        (PORT d[2] (3043:3043:3043) (3206:3206:3206))
        (PORT d[3] (4380:4380:4380) (4548:4548:4548))
        (PORT d[4] (2761:2761:2761) (2904:2904:2904))
        (PORT d[5] (6093:6093:6093) (6076:6076:6076))
        (PORT d[6] (6825:6825:6825) (6757:6757:6757))
        (PORT d[7] (5110:5110:5110) (5307:5307:5307))
        (PORT d[8] (8089:8089:8089) (8222:8222:8222))
        (PORT d[9] (9709:9709:9709) (9512:9512:9512))
        (PORT d[10] (6202:6202:6202) (6198:6198:6198))
        (PORT d[11] (4603:4603:4603) (4752:4752:4752))
        (PORT d[12] (3440:3440:3440) (3453:3453:3453))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2426:2426:2426))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4461:4461:4461))
        (PORT d[1] (3940:3940:3940) (3940:3940:3940))
        (PORT d[2] (3940:3940:3940) (3874:3874:3874))
        (PORT d[3] (2488:2488:2488) (2594:2594:2594))
        (PORT d[4] (4133:4133:4133) (4258:4258:4258))
        (PORT d[5] (3172:3172:3172) (3274:3274:3274))
        (PORT d[6] (4112:4112:4112) (4410:4410:4410))
        (PORT d[7] (3355:3355:3355) (3465:3465:3465))
        (PORT d[8] (3334:3334:3334) (3405:3405:3405))
        (PORT d[9] (3530:3530:3530) (3473:3473:3473))
        (PORT d[10] (3197:3197:3197) (3423:3423:3423))
        (PORT d[11] (3654:3654:3654) (3602:3602:3602))
        (PORT d[12] (3478:3478:3478) (3630:3630:3630))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT stall (3455:3455:3455) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (2078:2078:2078))
        (PORT datab (1493:1493:1493) (1566:1566:1566))
        (PORT datac (1379:1379:1379) (1388:1388:1388))
        (PORT datad (1689:1689:1689) (1730:1730:1730))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6466:6466:6466) (7069:7069:7069))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7322:7322:7322) (7263:7263:7263))
        (PORT d[1] (5498:5498:5498) (5787:5787:5787))
        (PORT d[2] (3055:3055:3055) (3212:3212:3212))
        (PORT d[3] (5101:5101:5101) (5277:5277:5277))
        (PORT d[4] (5563:5563:5563) (5784:5784:5784))
        (PORT d[5] (7123:7123:7123) (7214:7214:7214))
        (PORT d[6] (7115:7115:7115) (7188:7188:7188))
        (PORT d[7] (2871:2871:2871) (3002:3002:3002))
        (PORT d[8] (9718:9718:9718) (9863:9863:9863))
        (PORT d[9] (10172:10172:10172) (9978:9978:9978))
        (PORT d[10] (6595:6595:6595) (6723:6723:6723))
        (PORT d[11] (5492:5492:5492) (5612:5612:5612))
        (PORT d[12] (7379:7379:7379) (7474:7474:7474))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3193:3193:3193))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4119:4119:4119))
        (PORT d[1] (5482:5482:5482) (5565:5565:5565))
        (PORT d[2] (6877:6877:6877) (6799:6799:6799))
        (PORT d[3] (4236:4236:4236) (4421:4421:4421))
        (PORT d[4] (3866:3866:3866) (4003:4003:4003))
        (PORT d[5] (3891:3891:3891) (4059:4059:4059))
        (PORT d[6] (6115:6115:6115) (6096:6096:6096))
        (PORT d[7] (2663:2663:2663) (2794:2794:2794))
        (PORT d[8] (2377:2377:2377) (2485:2485:2485))
        (PORT d[9] (4309:4309:4309) (4408:4408:4408))
        (PORT d[10] (4162:4162:4162) (4431:4431:4431))
        (PORT d[11] (3592:3592:3592) (3684:3684:3684))
        (PORT d[12] (3545:3545:3545) (3708:3708:3708))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT stall (3030:3030:3030) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6794:6794:6794) (7389:7389:7389))
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8084:8084:8084) (8032:8032:8032))
        (PORT d[1] (2829:2829:2829) (3007:3007:3007))
        (PORT d[2] (3818:3818:3818) (3976:3976:3976))
        (PORT d[3] (5804:5804:5804) (5982:5982:5982))
        (PORT d[4] (3766:3766:3766) (3943:3943:3943))
        (PORT d[5] (7461:7461:7461) (7558:7558:7558))
        (PORT d[6] (7808:7808:7808) (7875:7875:7875))
        (PORT d[7] (2423:2423:2423) (2551:2551:2551))
        (PORT d[8] (10790:10790:10790) (10929:10929:10929))
        (PORT d[9] (11231:11231:11231) (11022:11022:11022))
        (PORT d[10] (7263:7263:7263) (7386:7386:7386))
        (PORT d[11] (6213:6213:6213) (6332:6332:6332))
        (PORT d[12] (8121:8121:8121) (8215:8215:8215))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2798:2798:2798))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2621:2621:2621))
        (PORT d[1] (4326:4326:4326) (4370:4370:4370))
        (PORT d[2] (7986:7986:7986) (7897:7897:7897))
        (PORT d[3] (2937:2937:2937) (3040:3040:3040))
        (PORT d[4] (4564:4564:4564) (4698:4698:4698))
        (PORT d[5] (3786:3786:3786) (3870:3870:3870))
        (PORT d[6] (4448:4448:4448) (4745:4745:4745))
        (PORT d[7] (3070:3070:3070) (3246:3246:3246))
        (PORT d[8] (3411:3411:3411) (3513:3513:3513))
        (PORT d[9] (3633:3633:3633) (3752:3752:3752))
        (PORT d[10] (4257:4257:4257) (4561:4561:4561))
        (PORT d[11] (3194:3194:3194) (3209:3209:3209))
        (PORT d[12] (3862:3862:3862) (4017:4017:4017))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT stall (2572:2572:2572) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2174:2174:2174) (2239:2239:2239))
        (PORT datab (1495:1495:1495) (1567:1567:1567))
        (PORT datac (1976:1976:1976) (1979:1979:1979))
        (PORT datad (1684:1684:1684) (1723:1723:1723))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7657:7657:7657) (8308:8308:8308))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6915:6915:6915) (6968:6968:6968))
        (PORT d[1] (7715:7715:7715) (8038:8038:8038))
        (PORT d[2] (3041:3041:3041) (3175:3175:3175))
        (PORT d[3] (6538:6538:6538) (6755:6755:6755))
        (PORT d[4] (4881:4881:4881) (5092:5092:5092))
        (PORT d[5] (8855:8855:8855) (8962:8962:8962))
        (PORT d[6] (7954:7954:7954) (8157:8157:8157))
        (PORT d[7] (4631:4631:4631) (4790:4790:4790))
        (PORT d[8] (4056:4056:4056) (4198:4198:4198))
        (PORT d[9] (9786:9786:9786) (9957:9957:9957))
        (PORT d[10] (6179:6179:6179) (6388:6388:6388))
        (PORT d[11] (6760:6760:6760) (6985:6985:6985))
        (PORT d[12] (8727:8727:8727) (8849:8849:8849))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2532:2532:2532))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2146:2146:2146))
        (PORT d[1] (4793:4793:4793) (4918:4918:4918))
        (PORT d[2] (6308:6308:6308) (6454:6454:6454))
        (PORT d[3] (2227:2227:2227) (2316:2316:2316))
        (PORT d[4] (4454:4454:4454) (4536:4536:4536))
        (PORT d[5] (3773:3773:3773) (3849:3849:3849))
        (PORT d[6] (6681:6681:6681) (6933:6933:6933))
        (PORT d[7] (4642:4642:4642) (4851:4851:4851))
        (PORT d[8] (3601:3601:3601) (3794:3794:3794))
        (PORT d[9] (4400:4400:4400) (4522:4522:4522))
        (PORT d[10] (4721:4721:4721) (4992:4992:4992))
        (PORT d[11] (3167:3167:3167) (3227:3227:3227))
        (PORT d[12] (3385:3385:3385) (3522:3522:3522))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT stall (2431:2431:2431) (2387:2387:2387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5848:5848:5848))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5744:5744:5744) (5785:5785:5785))
        (PORT d[1] (4880:4880:4880) (5226:5226:5226))
        (PORT d[2] (4628:4628:4628) (4908:4908:4908))
        (PORT d[3] (4228:4228:4228) (4493:4493:4493))
        (PORT d[4] (4809:4809:4809) (4954:4954:4954))
        (PORT d[5] (6583:6583:6583) (6460:6460:6460))
        (PORT d[6] (10727:10727:10727) (11190:11190:11190))
        (PORT d[7] (5144:5144:5144) (5455:5455:5455))
        (PORT d[8] (6011:6011:6011) (5947:5947:5947))
        (PORT d[9] (4012:4012:4012) (3976:3976:3976))
        (PORT d[10] (3217:3217:3217) (3384:3384:3384))
        (PORT d[11] (4702:4702:4702) (4966:4966:4966))
        (PORT d[12] (4680:4680:4680) (4746:4746:4746))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2660:2660:2660))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5062:5062:5062) (5104:5104:5104))
        (PORT d[1] (5796:5796:5796) (5914:5914:5914))
        (PORT d[2] (3940:3940:3940) (4005:4005:4005))
        (PORT d[3] (4781:4781:4781) (5152:5152:5152))
        (PORT d[4] (5017:5017:5017) (5240:5240:5240))
        (PORT d[5] (6361:6361:6361) (6215:6215:6215))
        (PORT d[6] (3679:3679:3679) (3754:3754:3754))
        (PORT d[7] (4149:4149:4149) (4385:4385:4385))
        (PORT d[8] (5921:5921:5921) (5856:5856:5856))
        (PORT d[9] (5395:5395:5395) (5544:5544:5544))
        (PORT d[10] (2824:2824:2824) (2905:2905:2905))
        (PORT d[11] (4813:4813:4813) (4832:4832:4832))
        (PORT d[12] (4197:4197:4197) (4373:4373:4373))
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (PORT stall (2815:2815:2815) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2240:2240:2240))
        (PORT datab (1718:1718:1718) (1768:1768:1768))
        (PORT datac (1450:1450:1450) (1531:1531:1531))
        (PORT datad (2247:2247:2247) (2354:2354:2354))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1775:1775:1775))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1670:1670:1670) (1705:1705:1705))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6527:6527:6527) (7141:7141:7141))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8446:8446:8446) (8312:8312:8312))
        (PORT d[1] (5227:5227:5227) (5575:5575:5575))
        (PORT d[2] (4747:4747:4747) (4925:4925:4925))
        (PORT d[3] (5144:5144:5144) (5350:5350:5350))
        (PORT d[4] (5533:5533:5533) (5793:5793:5793))
        (PORT d[5] (6959:6959:6959) (7072:7072:7072))
        (PORT d[6] (6546:6546:6546) (6690:6690:6690))
        (PORT d[7] (4312:4312:4312) (4523:4523:4523))
        (PORT d[8] (8449:8449:8449) (8615:8615:8615))
        (PORT d[9] (11334:11334:11334) (11087:11087:11087))
        (PORT d[10] (6607:6607:6607) (6771:6771:6771))
        (PORT d[11] (4996:4996:4996) (5175:5175:5175))
        (PORT d[12] (6990:6990:6990) (7121:7121:7121))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3208:3208:3208))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3683:3683:3683))
        (PORT d[1] (5169:5169:5169) (5310:5310:5310))
        (PORT d[2] (8186:8186:8186) (8017:8017:8017))
        (PORT d[3] (3039:3039:3039) (3191:3191:3191))
        (PORT d[4] (4187:4187:4187) (4319:4319:4319))
        (PORT d[5] (6188:6188:6188) (6193:6193:6193))
        (PORT d[6] (5768:5768:5768) (5834:5834:5834))
        (PORT d[7] (3737:3737:3737) (3891:3891:3891))
        (PORT d[8] (2860:2860:2860) (3012:3012:3012))
        (PORT d[9] (5516:5516:5516) (5550:5550:5550))
        (PORT d[10] (4927:4927:4927) (5182:5182:5182))
        (PORT d[11] (4344:4344:4344) (4469:4469:4469))
        (PORT d[12] (3814:3814:3814) (3996:3996:3996))
        (PORT clk (2515:2515:2515) (2545:2545:2545))
        (PORT stall (4316:4316:4316) (4199:4199:4199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5955:5955:5955) (6495:6495:6495))
        (PORT clk (2536:2536:2536) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8759:8759:8759) (8608:8608:8608))
        (PORT d[1] (3829:3829:3829) (4008:4008:4008))
        (PORT d[2] (3786:3786:3786) (3940:3940:3940))
        (PORT d[3] (5049:5049:5049) (5208:5208:5208))
        (PORT d[4] (2707:2707:2707) (2798:2798:2798))
        (PORT d[5] (8351:8351:8351) (8359:8359:8359))
        (PORT d[6] (7102:7102:7102) (7134:7134:7134))
        (PORT d[7] (4099:4099:4099) (4399:4399:4399))
        (PORT d[8] (3306:3306:3306) (3228:3228:3228))
        (PORT d[9] (3364:3364:3364) (3335:3335:3335))
        (PORT d[10] (7213:7213:7213) (7260:7260:7260))
        (PORT d[11] (3849:3849:3849) (4022:4022:4022))
        (PORT d[12] (7424:7424:7424) (7523:7523:7523))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2508:2508:2508))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4303:4303:4303))
        (PORT d[1] (4961:4961:4961) (5032:5032:5032))
        (PORT d[2] (7180:7180:7180) (7149:7149:7149))
        (PORT d[3] (2801:2801:2801) (2980:2980:2980))
        (PORT d[4] (3213:3213:3213) (3120:3120:3120))
        (PORT d[5] (5716:5716:5716) (5871:5871:5871))
        (PORT d[6] (3950:3950:3950) (4135:4135:4135))
        (PORT d[7] (2659:2659:2659) (2749:2749:2749))
        (PORT d[8] (3072:3072:3072) (3180:3180:3180))
        (PORT d[9] (3136:3136:3136) (3156:3156:3156))
        (PORT d[10] (2275:2275:2275) (2364:2364:2364))
        (PORT d[11] (7395:7395:7395) (7231:7231:7231))
        (PORT d[12] (5071:5071:5071) (5185:5185:5185))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT stall (3377:3377:3377) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2674:2674:2674) (2772:2772:2772))
        (PORT datab (1493:1493:1493) (1565:1565:1565))
        (PORT datac (2449:2449:2449) (2472:2472:2472))
        (PORT datad (1691:1691:1691) (1731:1731:1731))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1379:1379:1379) (1382:1382:1382))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6937:6937:6937) (7583:7583:7583))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9506:9506:9506) (9367:9367:9367))
        (PORT d[1] (6644:6644:6644) (6977:6977:6977))
        (PORT d[2] (3761:3761:3761) (3906:3906:3906))
        (PORT d[3] (5843:5843:5843) (6057:6057:6057))
        (PORT d[4] (4173:4173:4173) (4384:4384:4384))
        (PORT d[5] (8128:8128:8128) (8235:8235:8235))
        (PORT d[6] (7628:7628:7628) (7765:7765:7765))
        (PORT d[7] (3641:3641:3641) (3812:3812:3812))
        (PORT d[8] (9151:9151:9151) (9312:9312:9312))
        (PORT d[9] (12958:12958:12958) (12672:12672:12672))
        (PORT d[10] (7649:7649:7649) (7813:7813:7813))
        (PORT d[11] (6018:6018:6018) (6193:6193:6193))
        (PORT d[12] (8234:8234:8234) (8321:8321:8321))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2669:2669:2669))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4549:4549:4549) (4720:4720:4720))
        (PORT d[1] (6197:6197:6197) (6329:6329:6329))
        (PORT d[2] (9213:9213:9213) (9042:9042:9042))
        (PORT d[3] (2708:2708:2708) (2844:2844:2844))
        (PORT d[4] (3742:3742:3742) (3820:3820:3820))
        (PORT d[5] (4431:4431:4431) (4537:4537:4537))
        (PORT d[6] (6138:6138:6138) (6195:6195:6195))
        (PORT d[7] (3492:3492:3492) (3706:3706:3706))
        (PORT d[8] (3190:3190:3190) (3377:3377:3377))
        (PORT d[9] (6521:6521:6521) (6547:6547:6547))
        (PORT d[10] (5588:5588:5588) (5831:5831:5831))
        (PORT d[11] (3946:3946:3946) (4032:4032:4032))
        (PORT d[12] (3431:3431:3431) (3577:3577:3577))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT stall (3098:3098:3098) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5932:5932:5932) (6452:6452:6452))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2049:2049:2049))
        (PORT d[1] (2895:2895:2895) (2977:2977:2977))
        (PORT d[2] (2665:2665:2665) (2742:2742:2742))
        (PORT d[3] (3779:3779:3779) (3822:3822:3822))
        (PORT d[4] (4551:4551:4551) (4702:4702:4702))
        (PORT d[5] (3771:3771:3771) (3767:3767:3767))
        (PORT d[6] (1415:1415:1415) (1448:1448:1448))
        (PORT d[7] (4221:4221:4221) (4337:4337:4337))
        (PORT d[8] (2212:2212:2212) (2289:2289:2289))
        (PORT d[9] (2741:2741:2741) (2765:2765:2765))
        (PORT d[10] (2533:2533:2533) (2563:2563:2563))
        (PORT d[11] (4269:4269:4269) (4476:4476:4476))
        (PORT d[12] (1744:1744:1744) (1763:1763:1763))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2026:2026:2026))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4332:4332:4332))
        (PORT d[1] (1977:1977:1977) (1945:1945:1945))
        (PORT d[2] (2275:2275:2275) (2230:2230:2230))
        (PORT d[3] (1814:1814:1814) (1842:1842:1842))
        (PORT d[4] (1912:1912:1912) (1882:1882:1882))
        (PORT d[5] (2184:2184:2184) (2143:2143:2143))
        (PORT d[6] (2811:2811:2811) (2995:2995:2995))
        (PORT d[7] (1568:1568:1568) (1534:1534:1534))
        (PORT d[8] (2294:2294:2294) (2248:2248:2248))
        (PORT d[9] (2441:2441:2441) (2457:2457:2457))
        (PORT d[10] (2875:2875:2875) (3086:3086:3086))
        (PORT d[11] (1703:1703:1703) (1688:1688:1688))
        (PORT d[12] (2433:2433:2433) (2441:2441:2441))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT stall (2657:2657:2657) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2752:2752:2752) (2764:2764:2764))
        (PORT datab (1288:1288:1288) (1267:1267:1267))
        (PORT datac (1449:1449:1449) (1530:1530:1530))
        (PORT datad (1687:1687:1687) (1726:1726:1726))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (6191:6191:6191))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5393:5393:5393) (5436:5436:5436))
        (PORT d[1] (4492:4492:4492) (4831:4831:4831))
        (PORT d[2] (4329:4329:4329) (4615:4615:4615))
        (PORT d[3] (4484:4484:4484) (4709:4709:4709))
        (PORT d[4] (4441:4441:4441) (4587:4587:4587))
        (PORT d[5] (5868:5868:5868) (5750:5750:5750))
        (PORT d[6] (10403:10403:10403) (10870:10870:10870))
        (PORT d[7] (5144:5144:5144) (5462:5462:5462))
        (PORT d[8] (6555:6555:6555) (6406:6406:6406))
        (PORT d[9] (4587:4587:4587) (4643:4643:4643))
        (PORT d[10] (3137:3137:3137) (3306:3306:3306))
        (PORT d[11] (4413:4413:4413) (4696:4696:4696))
        (PORT d[12] (4690:4690:4690) (4764:4764:4764))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3126:3126:3126))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4775:4775:4775))
        (PORT d[1] (5428:5428:5428) (5546:5546:5546))
        (PORT d[2] (3571:3571:3571) (3653:3653:3653))
        (PORT d[3] (5072:5072:5072) (5423:5423:5423))
        (PORT d[4] (4681:4681:4681) (4905:4905:4905))
        (PORT d[5] (5979:5979:5979) (5833:5833:5833))
        (PORT d[6] (3271:3271:3271) (3353:3353:3353))
        (PORT d[7] (4520:4520:4520) (4774:4774:4774))
        (PORT d[8] (5575:5575:5575) (5513:5513:5513))
        (PORT d[9] (5046:5046:5046) (5201:5201:5201))
        (PORT d[10] (5929:5929:5929) (5890:5890:5890))
        (PORT d[11] (4104:4104:4104) (4086:4086:4086))
        (PORT d[12] (4565:4565:4565) (4735:4735:4735))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT stall (3218:3218:3218) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6009:6009:6009) (6582:6582:6582))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7538:7538:7538) (7463:7463:7463))
        (PORT d[1] (2832:2832:2832) (3019:3019:3019))
        (PORT d[2] (3743:3743:3743) (3905:3905:3905))
        (PORT d[3] (2850:2850:2850) (2932:2932:2932))
        (PORT d[4] (3195:3195:3195) (3350:3350:3350))
        (PORT d[5] (6743:6743:6743) (6721:6721:6721))
        (PORT d[6] (7218:7218:7218) (7162:7162:7162))
        (PORT d[7] (2744:2744:2744) (2864:2864:2864))
        (PORT d[8] (8397:8397:8397) (8531:8531:8531))
        (PORT d[9] (6929:6929:6929) (7206:7206:7206))
        (PORT d[10] (6907:6907:6907) (6897:6897:6897))
        (PORT d[11] (2227:2227:2227) (2302:2302:2302))
        (PORT d[12] (2507:2507:2507) (2544:2544:2544))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2451:2451:2451))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5171:5171:5171))
        (PORT d[1] (3930:3930:3930) (3933:3933:3933))
        (PORT d[2] (4720:4720:4720) (4655:4655:4655))
        (PORT d[3] (2111:2111:2111) (2172:2172:2172))
        (PORT d[4] (2675:2675:2675) (2653:2653:2653))
        (PORT d[5] (2239:2239:2239) (2211:2211:2211))
        (PORT d[6] (3274:3274:3274) (3486:3486:3486))
        (PORT d[7] (2328:2328:2328) (2352:2352:2352))
        (PORT d[8] (3074:3074:3074) (3208:3208:3208))
        (PORT d[9] (2908:2908:2908) (2854:2854:2854))
        (PORT d[10] (3284:3284:3284) (3530:3530:3530))
        (PORT d[11] (4353:4353:4353) (4297:4297:4297))
        (PORT d[12] (4186:4186:4186) (4336:4336:4336))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT stall (2341:2341:2341) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2265:2265:2265) (2372:2372:2372))
        (PORT datab (1493:1493:1493) (1566:1566:1566))
        (PORT datac (1269:1269:1269) (1236:1236:1236))
        (PORT datad (1690:1690:1690) (1730:1730:1730))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1671:1671:1671) (1706:1706:1706))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8029:8029:8029) (8676:8676:8676))
        (PORT clk (2570:2570:2570) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6936:6936:6936) (6976:6976:6976))
        (PORT d[1] (2329:2329:2329) (2442:2442:2442))
        (PORT d[2] (3330:3330:3330) (3455:3455:3455))
        (PORT d[3] (6791:6791:6791) (6952:6952:6952))
        (PORT d[4] (5186:5186:5186) (5388:5388:5388))
        (PORT d[5] (9208:9208:9208) (9312:9312:9312))
        (PORT d[6] (7972:7972:7972) (8174:8174:8174))
        (PORT d[7] (4669:4669:4669) (4833:4833:4833))
        (PORT d[8] (4657:4657:4657) (4782:4782:4782))
        (PORT d[9] (9790:9790:9790) (9959:9959:9959))
        (PORT d[10] (6210:6210:6210) (6409:6409:6409))
        (PORT d[11] (6712:6712:6712) (6929:6929:6929))
        (PORT d[12] (8587:8587:8587) (8726:8726:8726))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2747:2747:2747))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2506:2506:2506))
        (PORT d[1] (4792:4792:4792) (4917:4917:4917))
        (PORT d[2] (6304:6304:6304) (6458:6458:6458))
        (PORT d[3] (2245:2245:2245) (2330:2330:2330))
        (PORT d[4] (4458:4458:4458) (4538:4538:4538))
        (PORT d[5] (4082:4082:4082) (4149:4149:4149))
        (PORT d[6] (6719:6719:6719) (6977:6977:6977))
        (PORT d[7] (4641:4641:4641) (4859:4859:4859))
        (PORT d[8] (3637:3637:3637) (3868:3868:3868))
        (PORT d[9] (4411:4411:4411) (4535:4535:4535))
        (PORT d[10] (4722:4722:4722) (4994:4994:4994))
        (PORT d[11] (3737:3737:3737) (3822:3822:3822))
        (PORT d[12] (3745:3745:3745) (3878:3878:3878))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT stall (2460:2460:2460) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6388:6388:6388) (6945:6945:6945))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6507:6507:6507) (6459:6459:6459))
        (PORT d[1] (5183:5183:5183) (5447:5447:5447))
        (PORT d[2] (5710:5710:5710) (5942:5942:5942))
        (PORT d[3] (4052:4052:4052) (4229:4229:4229))
        (PORT d[4] (2808:2808:2808) (2954:2954:2954))
        (PORT d[5] (6054:6054:6054) (6036:6036:6036))
        (PORT d[6] (6199:6199:6199) (6143:6143:6143))
        (PORT d[7] (4748:4748:4748) (4949:4949:4949))
        (PORT d[8] (7749:7749:7749) (7893:7893:7893))
        (PORT d[9] (9686:9686:9686) (9486:9486:9486))
        (PORT d[10] (3378:3378:3378) (3384:3384:3384))
        (PORT d[11] (4214:4214:4214) (4361:4361:4361))
        (PORT d[12] (6966:6966:6966) (7063:7063:7063))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2672:2672:2672))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (4142:4142:4142))
        (PORT d[1] (4263:4263:4263) (4301:4301:4301))
        (PORT d[2] (3916:3916:3916) (3848:3848:3848))
        (PORT d[3] (2191:2191:2191) (2294:2294:2294))
        (PORT d[4] (4152:4152:4152) (4278:4278:4278))
        (PORT d[5] (3473:3473:3473) (3403:3403:3403))
        (PORT d[6] (3540:3540:3540) (3749:3749:3749))
        (PORT d[7] (3348:3348:3348) (3457:3457:3457))
        (PORT d[8] (3316:3316:3316) (3387:3387:3387))
        (PORT d[9] (3832:3832:3832) (3769:3769:3769))
        (PORT d[10] (3189:3189:3189) (3414:3414:3414))
        (PORT d[11] (3601:3601:3601) (3541:3541:3541))
        (PORT d[12] (3484:3484:3484) (3638:3638:3638))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT stall (3447:3447:3447) (3401:3401:3401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1360:1360:1360))
        (PORT datab (2623:2623:2623) (2675:2675:2675))
        (PORT datac (1226:1226:1226) (1299:1299:1299))
        (PORT datad (1896:1896:1896) (1968:1968:1968))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6327:6327:6327) (6884:6884:6884))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7219:7219:7219) (7170:7170:7170))
        (PORT d[1] (3190:3190:3190) (3369:3369:3369))
        (PORT d[2] (3709:3709:3709) (3869:3869:3869))
        (PORT d[3] (2498:2498:2498) (2587:2587:2587))
        (PORT d[4] (3125:3125:3125) (3271:3271:3271))
        (PORT d[5] (7043:7043:7043) (7013:7013:7013))
        (PORT d[6] (6839:6839:6839) (6781:6781:6781))
        (PORT d[7] (2384:2384:2384) (2508:2508:2508))
        (PORT d[8] (8446:8446:8446) (8585:8585:8585))
        (PORT d[9] (10409:10409:10409) (10205:10205:10205))
        (PORT d[10] (6888:6888:6888) (6877:6877:6877))
        (PORT d[11] (2569:2569:2569) (2644:2644:2644))
        (PORT d[12] (2516:2516:2516) (2554:2554:2554))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2446:2446:2446))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4843:4843:4843))
        (PORT d[1] (3922:3922:3922) (3926:3926:3926))
        (PORT d[2] (4710:4710:4710) (4643:4643:4643))
        (PORT d[3] (2143:2143:2143) (2200:2200:2200))
        (PORT d[4] (2684:2684:2684) (2662:2662:2662))
        (PORT d[5] (2805:2805:2805) (2744:2744:2744))
        (PORT d[6] (4091:4091:4091) (4388:4388:4388))
        (PORT d[7] (2302:2302:2302) (2325:2325:2325))
        (PORT d[8] (3073:3073:3073) (3209:3209:3209))
        (PORT d[9] (2247:2247:2247) (2213:2213:2213))
        (PORT d[10] (3324:3324:3324) (3574:3574:3574))
        (PORT d[11] (4345:4345:4345) (4288:4288:4288))
        (PORT d[12] (2784:2784:2784) (2820:2820:2820))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT stall (2292:2292:2292) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (6927:6927:6927))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5051:5051:5051))
        (PORT d[1] (3741:3741:3741) (4016:4016:4016))
        (PORT d[2] (4761:4761:4761) (4971:4971:4971))
        (PORT d[3] (3966:3966:3966) (4136:4136:4136))
        (PORT d[4] (3525:3525:3525) (3726:3726:3726))
        (PORT d[5] (4345:4345:4345) (4339:4339:4339))
        (PORT d[6] (6403:6403:6403) (6517:6517:6517))
        (PORT d[7] (3271:3271:3271) (3485:3485:3485))
        (PORT d[8] (5651:5651:5651) (5596:5596:5596))
        (PORT d[9] (7437:7437:7437) (7281:7281:7281))
        (PORT d[10] (4404:4404:4404) (4419:4419:4419))
        (PORT d[11] (3468:3468:3468) (3608:3608:3608))
        (PORT d[12] (5314:5314:5314) (5422:5422:5422))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2766:2766:2766))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3802:3802:3802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3075:3075:3075))
        (PORT d[1] (4364:4364:4364) (4410:4410:4410))
        (PORT d[2] (4619:4619:4619) (4550:4550:4550))
        (PORT d[3] (3907:3907:3907) (4177:4177:4177))
        (PORT d[4] (4382:4382:4382) (4503:4503:4503))
        (PORT d[5] (6173:6173:6173) (6167:6167:6167))
        (PORT d[6] (4161:4161:4161) (4103:4103:4103))
        (PORT d[7] (3138:3138:3138) (3194:3194:3194))
        (PORT d[8] (3432:3432:3432) (3605:3605:3605))
        (PORT d[9] (4702:4702:4702) (4642:4642:4642))
        (PORT d[10] (3530:3530:3530) (3778:3778:3778))
        (PORT d[11] (4257:4257:4257) (4185:4185:4185))
        (PORT d[12] (3567:3567:3567) (3667:3667:3667))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT stall (3641:3641:3641) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1601:1601:1601))
        (PORT datab (1758:1758:1758) (1809:1809:1809))
        (PORT datac (1448:1448:1448) (1529:1529:1529))
        (PORT datad (1691:1691:1691) (1731:1731:1731))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1776:1776:1776))
        (PORT datab (1715:1715:1715) (1747:1747:1747))
        (PORT datac (1404:1404:1404) (1357:1357:1357))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1125:1125:1125))
        (PORT datab (1117:1117:1117) (1165:1165:1165))
        (PORT datac (1171:1171:1171) (1098:1098:1098))
        (PORT datad (1828:1828:1828) (1821:1821:1821))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (1352:1352:1352) (1329:1329:1329))
        (PORT datad (719:719:719) (722:722:722))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6685:6685:6685) (7241:7241:7241))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6542:6542:6542) (6532:6532:6532))
        (PORT d[1] (3805:3805:3805) (3981:3981:3981))
        (PORT d[2] (3896:3896:3896) (4129:4129:4129))
        (PORT d[3] (4077:4077:4077) (4271:4271:4271))
        (PORT d[4] (4019:4019:4019) (4288:4288:4288))
        (PORT d[5] (8604:8604:8604) (8827:8827:8827))
        (PORT d[6] (8829:8829:8829) (9098:9098:9098))
        (PORT d[7] (3718:3718:3718) (3981:3981:3981))
        (PORT d[8] (7706:7706:7706) (7806:7806:7806))
        (PORT d[9] (7101:7101:7101) (7313:7313:7313))
        (PORT d[10] (3603:3603:3603) (3809:3809:3809))
        (PORT d[11] (4209:4209:4209) (4440:4440:4440))
        (PORT d[12] (5826:5826:5826) (6013:6013:6013))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3358:3358:3358))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5858:5858:5858) (5896:5896:5896))
        (PORT d[1] (5684:5684:5684) (5748:5748:5748))
        (PORT d[2] (4087:4087:4087) (4231:4231:4231))
        (PORT d[3] (3635:3635:3635) (3773:3773:3773))
        (PORT d[4] (4101:4101:4101) (4186:4186:4186))
        (PORT d[5] (4156:4156:4156) (4224:4224:4224))
        (PORT d[6] (4959:4959:4959) (5171:5171:5171))
        (PORT d[7] (4632:4632:4632) (4920:4920:4920))
        (PORT d[8] (6095:6095:6095) (6176:6176:6176))
        (PORT d[9] (4475:4475:4475) (4550:4550:4550))
        (PORT d[10] (5983:5983:5983) (5994:5994:5994))
        (PORT d[11] (6817:6817:6817) (6877:6877:6877))
        (PORT d[12] (4089:4089:4089) (4245:4245:4245))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT stall (3274:3274:3274) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3662:3662:3662) (3852:3852:3852))
        (PORT datab (1750:1750:1750) (1752:1752:1752))
        (PORT datac (1908:1908:1908) (1957:1957:1957))
        (PORT datad (786:786:786) (821:821:821))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1161:1161:1161) (1225:1225:1225))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1076:1076:1076))
        (PORT datab (1185:1185:1185) (1252:1252:1252))
        (PORT datad (724:724:724) (726:726:726))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5352:5352:5352) (5808:5808:5808))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (373:373:373))
        (PORT datab (772:772:772) (801:801:801))
        (PORT datad (993:993:993) (980:980:980))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT asdata (6107:6107:6107) (6550:6550:6550))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5602:5602:5602) (6104:6104:6104))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7407:7407:7407) (7277:7277:7277))
        (PORT d[1] (5513:5513:5513) (5747:5747:5747))
        (PORT d[2] (3753:3753:3753) (3931:3931:3931))
        (PORT d[3] (4000:4000:4000) (4157:4157:4157))
        (PORT d[4] (4669:4669:4669) (4836:4836:4836))
        (PORT d[5] (6708:6708:6708) (6765:6765:6765))
        (PORT d[6] (6640:6640:6640) (6644:6644:6644))
        (PORT d[7] (5203:5203:5203) (5440:5440:5440))
        (PORT d[8] (4780:4780:4780) (4692:4692:4692))
        (PORT d[9] (4960:4960:4960) (4871:4871:4871))
        (PORT d[10] (5688:5688:5688) (5741:5741:5741))
        (PORT d[11] (3469:3469:3469) (3603:3603:3603))
        (PORT d[12] (6363:6363:6363) (6464:6464:6464))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2700:2700:2700))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3183:3183:3183))
        (PORT d[1] (5494:5494:5494) (5629:5629:5629))
        (PORT d[2] (6038:6038:6038) (6003:6003:6003))
        (PORT d[3] (5833:5833:5833) (6153:6153:6153))
        (PORT d[4] (6102:6102:6102) (6000:6000:6000))
        (PORT d[5] (4672:4672:4672) (4919:4919:4919))
        (PORT d[6] (3180:3180:3180) (3361:3361:3361))
        (PORT d[7] (2667:2667:2667) (2764:2764:2764))
        (PORT d[8] (2385:2385:2385) (2488:2488:2488))
        (PORT d[9] (3843:3843:3843) (3892:3892:3892))
        (PORT d[10] (2651:2651:2651) (2786:2786:2786))
        (PORT d[11] (6775:6775:6775) (6600:6600:6600))
        (PORT d[12] (3926:3926:3926) (4033:4033:4033))
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT stall (3799:3799:3799) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6053:6053:6053) (6621:6621:6621))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7407:7407:7407) (7367:7367:7367))
        (PORT d[1] (2919:2919:2919) (3015:3015:3015))
        (PORT d[2] (3094:3094:3094) (3253:3253:3253))
        (PORT d[3] (4112:4112:4112) (4328:4328:4328))
        (PORT d[4] (5546:5546:5546) (5773:5773:5773))
        (PORT d[5] (9017:9017:9017) (9213:9213:9213))
        (PORT d[6] (9413:9413:9413) (9656:9656:9656))
        (PORT d[7] (2860:2860:2860) (3032:3032:3032))
        (PORT d[8] (2996:2996:2996) (3111:3111:3111))
        (PORT d[9] (6454:6454:6454) (6648:6648:6648))
        (PORT d[10] (4783:4783:4783) (4924:4924:4924))
        (PORT d[11] (3579:3579:3579) (3796:3796:3796))
        (PORT d[12] (8259:8259:8259) (8441:8441:8441))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (2910:2910:2910))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7339:7339:7339) (7330:7330:7330))
        (PORT d[1] (4603:4603:4603) (4657:4657:4657))
        (PORT d[2] (5034:5034:5034) (5116:5116:5116))
        (PORT d[3] (3034:3034:3034) (3192:3192:3192))
        (PORT d[4] (2963:2963:2963) (3011:3011:3011))
        (PORT d[5] (3767:3767:3767) (3736:3736:3736))
        (PORT d[6] (3524:3524:3524) (3690:3690:3690))
        (PORT d[7] (3491:3491:3491) (3704:3704:3704))
        (PORT d[8] (3869:3869:3869) (3905:3905:3905))
        (PORT d[9] (2188:2188:2188) (2218:2218:2218))
        (PORT d[10] (3083:3083:3083) (3285:3285:3285))
        (PORT d[11] (4628:4628:4628) (4528:4528:4528))
        (PORT d[12] (3231:3231:3231) (3278:3278:3278))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (PORT stall (2765:2765:2765) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1367:1367:1367))
        (PORT datab (3150:3150:3150) (3120:3120:3120))
        (PORT datac (1218:1218:1218) (1289:1289:1289))
        (PORT datad (3200:3200:3200) (3038:3038:3038))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6419:6419:6419) (6975:6975:6975))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5393:5393:5393))
        (PORT d[1] (3794:3794:3794) (4072:4072:4072))
        (PORT d[2] (4209:4209:4209) (4450:4450:4450))
        (PORT d[3] (3623:3623:3623) (3776:3776:3776))
        (PORT d[4] (3816:3816:3816) (4013:4013:4013))
        (PORT d[5] (4549:4549:4549) (4531:4531:4531))
        (PORT d[6] (4787:4787:4787) (4754:4754:4754))
        (PORT d[7] (3279:3279:3279) (3494:3494:3494))
        (PORT d[8] (8033:8033:8033) (8201:8201:8201))
        (PORT d[9] (7749:7749:7749) (7590:7590:7590))
        (PORT d[10] (4758:4758:4758) (4765:4765:4765))
        (PORT d[11] (3181:3181:3181) (3334:3334:3334))
        (PORT d[12] (5632:5632:5632) (5737:5737:5737))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2528:2528:2528))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (3073:3073:3073))
        (PORT d[1] (4329:4329:4329) (4372:4372:4372))
        (PORT d[2] (4961:4961:4961) (4889:4889:4889))
        (PORT d[3] (2233:2233:2233) (2348:2348:2348))
        (PORT d[4] (4779:4779:4779) (4897:4897:4897))
        (PORT d[5] (3608:3608:3608) (3749:3749:3749))
        (PORT d[6] (3693:3693:3693) (3950:3950:3950))
        (PORT d[7] (3122:3122:3122) (3177:3177:3177))
        (PORT d[8] (3761:3761:3761) (3930:3930:3930))
        (PORT d[9] (4394:4394:4394) (4346:4346:4346))
        (PORT d[10] (3895:3895:3895) (4145:4145:4145))
        (PORT d[11] (4647:4647:4647) (4581:4581:4581))
        (PORT d[12] (3910:3910:3910) (3999:3999:3999))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT stall (3703:3703:3703) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5950:5950:5950) (6450:6450:6450))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8062:8062:8062) (7914:7914:7914))
        (PORT d[1] (5866:5866:5866) (6101:6101:6101))
        (PORT d[2] (3031:3031:3031) (3179:3179:3179))
        (PORT d[3] (4360:4360:4360) (4519:4519:4519))
        (PORT d[4] (5015:5015:5015) (5181:5181:5181))
        (PORT d[5] (7044:7044:7044) (7097:7097:7097))
        (PORT d[6] (5668:5668:5668) (5718:5718:5718))
        (PORT d[7] (5481:5481:5481) (5715:5715:5715))
        (PORT d[8] (4469:4469:4469) (4387:4387:4387))
        (PORT d[9] (4928:4928:4928) (4832:4832:4832))
        (PORT d[10] (6090:6090:6090) (6143:6143:6143))
        (PORT d[11] (5306:5306:5306) (5409:5409:5409))
        (PORT d[12] (6708:6708:6708) (6803:6803:6803))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2785:2785:2785))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3531:3531:3531))
        (PORT d[1] (5855:5855:5855) (5990:5990:5990))
        (PORT d[2] (6408:6408:6408) (6374:6374:6374))
        (PORT d[3] (6199:6199:6199) (6517:6517:6517))
        (PORT d[4] (6453:6453:6453) (6352:6352:6352))
        (PORT d[5] (5046:5046:5046) (5210:5210:5210))
        (PORT d[6] (3172:3172:3172) (3352:3352:3352))
        (PORT d[7] (2320:2320:2320) (2423:2423:2423))
        (PORT d[8] (2379:2379:2379) (2485:2485:2485))
        (PORT d[9] (3506:3506:3506) (3562:3562:3562))
        (PORT d[10] (2300:2300:2300) (2429:2429:2429))
        (PORT d[11] (6371:6371:6371) (6222:6222:6222))
        (PORT d[12] (4401:4401:4401) (4518:4518:4518))
        (PORT clk (2489:2489:2489) (2518:2518:2518))
        (PORT stall (4014:4014:4014) (3847:3847:3847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1368:1368:1368))
        (PORT datab (2113:2113:2113) (2181:2181:2181))
        (PORT datac (1216:1216:1216) (1287:1287:1287))
        (PORT datad (2195:2195:2195) (2258:2258:2258))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6285:6285:6285) (6789:6789:6789))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3341:3341:3341))
        (PORT d[1] (4050:4050:4050) (4321:4321:4321))
        (PORT d[2] (5891:5891:5891) (6083:6083:6083))
        (PORT d[3] (5175:5175:5175) (5416:5416:5416))
        (PORT d[4] (4885:4885:4885) (5080:5080:5080))
        (PORT d[5] (4128:4128:4128) (4110:4110:4110))
        (PORT d[6] (4261:4261:4261) (4222:4222:4222))
        (PORT d[7] (2566:2566:2566) (2620:2620:2620))
        (PORT d[8] (7775:7775:7775) (7700:7700:7700))
        (PORT d[9] (9086:9086:9086) (8925:8925:8925))
        (PORT d[10] (2933:2933:2933) (2958:2958:2958))
        (PORT d[11] (3396:3396:3396) (3485:3485:3485))
        (PORT d[12] (3049:3049:3049) (3080:3080:3080))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2619:2619:2619))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2664:2664:2664))
        (PORT d[1] (5778:5778:5778) (5875:5875:5875))
        (PORT d[2] (3962:3962:3962) (3881:3881:3881))
        (PORT d[3] (2721:2721:2721) (2849:2849:2849))
        (PORT d[4] (3251:3251:3251) (3231:3231:3231))
        (PORT d[5] (4394:4394:4394) (4617:4617:4617))
        (PORT d[6] (3978:3978:3978) (4228:4228:4228))
        (PORT d[7] (2586:2586:2586) (2684:2684:2684))
        (PORT d[8] (2579:2579:2579) (2616:2616:2616))
        (PORT d[9] (3947:3947:3947) (3875:3875:3875))
        (PORT d[10] (3113:3113:3113) (3291:3291:3291))
        (PORT d[11] (3591:3591:3591) (3513:3513:3513))
        (PORT d[12] (3732:3732:3732) (3894:3894:3894))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT stall (3926:3926:3926) (3813:3813:3813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7731:7731:7731) (8265:8265:8265))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7097:7097:7097) (7130:7130:7130))
        (PORT d[1] (6608:6608:6608) (6939:6939:6939))
        (PORT d[2] (4168:4168:4168) (4400:4400:4400))
        (PORT d[3] (5462:5462:5462) (5681:5681:5681))
        (PORT d[4] (3497:3497:3497) (3559:3559:3559))
        (PORT d[5] (7905:7905:7905) (7774:7774:7774))
        (PORT d[6] (5246:5246:5246) (5306:5306:5306))
        (PORT d[7] (3679:3679:3679) (3946:3946:3946))
        (PORT d[8] (2624:2624:2624) (2736:2736:2736))
        (PORT d[9] (2604:2604:2604) (2572:2572:2572))
        (PORT d[10] (4934:4934:4934) (5086:5086:5086))
        (PORT d[11] (4632:4632:4632) (4836:4836:4836))
        (PORT d[12] (6424:6424:6424) (6477:6477:6477))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2700:2700:2700))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3803:3803:3803))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4304:4304:4304))
        (PORT d[1] (5819:5819:5819) (5906:5906:5906))
        (PORT d[2] (5369:5369:5369) (5458:5458:5458))
        (PORT d[3] (4005:4005:4005) (4292:4292:4292))
        (PORT d[4] (5330:5330:5330) (5500:5500:5500))
        (PORT d[5] (6420:6420:6420) (6489:6489:6489))
        (PORT d[6] (2991:2991:2991) (3064:3064:3064))
        (PORT d[7] (4115:4115:4115) (4310:4310:4310))
        (PORT d[8] (4959:4959:4959) (5188:5188:5188))
        (PORT d[9] (2905:2905:2905) (2816:2816:2816))
        (PORT d[10] (1870:1870:1870) (1922:1922:1922))
        (PORT d[11] (5854:5854:5854) (5863:5863:5863))
        (PORT d[12] (2305:2305:2305) (2226:2226:2226))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT stall (3293:3293:3293) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1368:1368:1368))
        (PORT datab (1820:1820:1820) (1852:1852:1852))
        (PORT datac (1217:1217:1217) (1288:1288:1288))
        (PORT datad (1817:1817:1817) (1883:1883:1883))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6212:6212:6212) (6663:6663:6663))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5341:5341:5341))
        (PORT d[1] (5101:5101:5101) (5378:5378:5378))
        (PORT d[2] (6151:6151:6151) (6320:6320:6320))
        (PORT d[3] (3162:3162:3162) (3266:3266:3266))
        (PORT d[4] (4614:4614:4614) (4837:4837:4837))
        (PORT d[5] (5920:5920:5920) (5882:5882:5882))
        (PORT d[6] (9290:9290:9290) (9666:9666:9666))
        (PORT d[7] (3945:3945:3945) (4190:4190:4190))
        (PORT d[8] (6114:6114:6114) (6093:6093:6093))
        (PORT d[9] (5454:5454:5454) (5428:5428:5428))
        (PORT d[10] (2802:2802:2802) (2955:2955:2955))
        (PORT d[11] (3246:3246:3246) (3470:3470:3470))
        (PORT d[12] (5521:5521:5521) (5682:5682:5682))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2870:2870:2870))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3596:3596:3596))
        (PORT d[1] (5866:5866:5866) (5996:5996:5996))
        (PORT d[2] (3647:3647:3647) (3745:3745:3745))
        (PORT d[3] (4763:4763:4763) (4933:4933:4933))
        (PORT d[4] (4938:4938:4938) (5104:5104:5104))
        (PORT d[5] (4513:4513:4513) (4451:4451:4451))
        (PORT d[6] (2487:2487:2487) (2630:2630:2630))
        (PORT d[7] (3911:3911:3911) (4173:4173:4173))
        (PORT d[8] (3058:3058:3058) (3077:3077:3077))
        (PORT d[9] (3605:3605:3605) (3619:3619:3619))
        (PORT d[10] (3231:3231:3231) (3168:3168:3168))
        (PORT d[11] (2902:2902:2902) (2862:2862:2862))
        (PORT d[12] (4948:4948:4948) (5117:5117:5117))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (PORT stall (2663:2663:2663) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6345:6345:6345) (6891:6891:6891))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9121:9121:9121) (8986:8986:8986))
        (PORT d[1] (3886:3886:3886) (4075:4075:4075))
        (PORT d[2] (4423:4423:4423) (4559:4559:4559))
        (PORT d[3] (5442:5442:5442) (5604:5604:5604))
        (PORT d[4] (2320:2320:2320) (2415:2415:2415))
        (PORT d[5] (8740:8740:8740) (8752:8752:8752))
        (PORT d[6] (6100:6100:6100) (6187:6187:6187))
        (PORT d[7] (4040:4040:4040) (4338:4338:4338))
        (PORT d[8] (3217:3217:3217) (3131:3131:3131))
        (PORT d[9] (2665:2665:2665) (2647:2647:2647))
        (PORT d[10] (7573:7573:7573) (7621:7621:7621))
        (PORT d[11] (3901:3901:3901) (4083:4083:4083))
        (PORT d[12] (8402:8402:8402) (8486:8486:8486))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2459:2459:2459))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4652:4652:4652))
        (PORT d[1] (4959:4959:4959) (5030:5030:5030))
        (PORT d[2] (7559:7559:7559) (7532:7532:7532))
        (PORT d[3] (3813:3813:3813) (3974:3974:3974))
        (PORT d[4] (3580:3580:3580) (3486:3486:3486))
        (PORT d[5] (4531:4531:4531) (4645:4645:4645))
        (PORT d[6] (4618:4618:4618) (4791:4791:4791))
        (PORT d[7] (3018:3018:3018) (3104:3104:3104))
        (PORT d[8] (3398:3398:3398) (3502:3502:3502))
        (PORT d[9] (3103:3103:3103) (3119:3119:3119))
        (PORT d[10] (3027:3027:3027) (3106:3106:3106))
        (PORT d[11] (7703:7703:7703) (7532:7532:7532))
        (PORT d[12] (2967:2967:2967) (2883:2883:2883))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (PORT stall (3722:3722:3722) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1359:1359:1359))
        (PORT datab (2287:2287:2287) (2300:2300:2300))
        (PORT datac (1228:1228:1228) (1300:1300:1300))
        (PORT datad (1878:1878:1878) (1842:1842:1842))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6151:6151:6151) (6571:6571:6571))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (5044:5044:5044))
        (PORT d[1] (4471:4471:4471) (4794:4794:4794))
        (PORT d[2] (4593:4593:4593) (4859:4859:4859))
        (PORT d[3] (3792:3792:3792) (4026:4026:4026))
        (PORT d[4] (3742:3742:3742) (3893:3893:3893))
        (PORT d[5] (5454:5454:5454) (5334:5334:5334))
        (PORT d[6] (3832:3832:3832) (3941:3941:3941))
        (PORT d[7] (4750:4750:4750) (5062:5062:5062))
        (PORT d[8] (5885:5885:5885) (5742:5742:5742))
        (PORT d[9] (4503:4503:4503) (4563:4563:4563))
        (PORT d[10] (2545:2545:2545) (2722:2722:2722))
        (PORT d[11] (5149:5149:5149) (5466:5466:5466))
        (PORT d[12] (4334:4334:4334) (4414:4414:4414))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3244:3244:3244))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4374:4374:4374))
        (PORT d[1] (5063:5063:5063) (5182:5182:5182))
        (PORT d[2] (3196:3196:3196) (3272:3272:3272))
        (PORT d[3] (4754:4754:4754) (5121:5121:5121))
        (PORT d[4] (5348:5348:5348) (5564:5564:5564))
        (PORT d[5] (5652:5652:5652) (5495:5495:5495))
        (PORT d[6] (2931:2931:2931) (3015:3015:3015))
        (PORT d[7] (4488:4488:4488) (4749:4749:4749))
        (PORT d[8] (5231:5231:5231) (5176:5176:5176))
        (PORT d[9] (4688:4688:4688) (4843:4843:4843))
        (PORT d[10] (5231:5231:5231) (5205:5205:5205))
        (PORT d[11] (5658:5658:5658) (5492:5492:5492))
        (PORT d[12] (4545:4545:4545) (4752:4752:4752))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT stall (3275:3275:3275) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (5135:5135:5135))
        (PORT clk (2527:2527:2527) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7124:7124:7124) (7183:7183:7183))
        (PORT d[1] (6624:6624:6624) (6975:6975:6975))
        (PORT d[2] (6336:6336:6336) (6619:6619:6619))
        (PORT d[3] (4939:4939:4939) (5222:5222:5222))
        (PORT d[4] (4515:4515:4515) (4685:4685:4685))
        (PORT d[5] (8142:8142:8142) (8323:8323:8323))
        (PORT d[6] (7206:7206:7206) (7353:7353:7353))
        (PORT d[7] (5506:5506:5506) (5831:5831:5831))
        (PORT d[8] (7394:7394:7394) (7382:7382:7382))
        (PORT d[9] (5895:5895:5895) (5974:5974:5974))
        (PORT d[10] (4006:4006:4006) (4257:4257:4257))
        (PORT d[11] (5729:5729:5729) (6034:6034:6034))
        (PORT d[12] (6991:6991:6991) (7037:7037:7037))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3046:3046:3046))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5172:5172:5172))
        (PORT d[1] (5123:5123:5123) (5240:5240:5240))
        (PORT d[2] (5129:5129:5129) (5236:5236:5236))
        (PORT d[3] (4646:4646:4646) (4892:4892:4892))
        (PORT d[4] (5820:5820:5820) (6088:6088:6088))
        (PORT d[5] (6548:6548:6548) (6635:6635:6635))
        (PORT d[6] (2705:2705:2705) (2813:2813:2813))
        (PORT d[7] (4937:4937:4937) (5170:5170:5170))
        (PORT d[8] (3898:3898:3898) (4098:4098:4098))
        (PORT d[9] (6829:6829:6829) (7006:7006:7006))
        (PORT d[10] (2654:2654:2654) (2790:2790:2790))
        (PORT d[11] (6719:6719:6719) (6670:6670:6670))
        (PORT d[12] (5330:5330:5330) (5603:5603:5603))
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (PORT stall (3266:3266:3266) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1342:1342:1342))
        (PORT datab (2542:2542:2542) (2627:2627:2627))
        (PORT datac (2512:2512:2512) (2583:2583:2583))
        (PORT datad (1238:1238:1238) (1309:1309:1309))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1633:1633:1633))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1125:1125:1125) (1157:1157:1157))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6709:6709:6709) (7283:7283:7283))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6221:6221:6221) (6154:6154:6154))
        (PORT d[1] (4453:4453:4453) (4767:4767:4767))
        (PORT d[2] (3768:3768:3768) (3944:3944:3944))
        (PORT d[3] (4427:4427:4427) (4592:4592:4592))
        (PORT d[4] (4448:4448:4448) (4650:4650:4650))
        (PORT d[5] (5681:5681:5681) (5616:5616:5616))
        (PORT d[6] (7585:7585:7585) (7636:7636:7636))
        (PORT d[7] (3594:3594:3594) (3788:3788:3788))
        (PORT d[8] (6234:6234:6234) (6200:6200:6200))
        (PORT d[9] (9459:9459:9459) (9275:9275:9275))
        (PORT d[10] (7382:7382:7382) (7608:7608:7608))
        (PORT d[11] (4310:4310:4310) (4418:4418:4418))
        (PORT d[12] (5654:5654:5654) (5762:5762:5762))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2982:2982:2982))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2752:2752:2752))
        (PORT d[1] (4465:4465:4465) (4569:4569:4569))
        (PORT d[2] (5725:5725:5725) (5639:5639:5639))
        (PORT d[3] (3471:3471:3471) (3694:3694:3694))
        (PORT d[4] (4132:4132:4132) (4268:4268:4268))
        (PORT d[5] (5994:5994:5994) (5920:5920:5920))
        (PORT d[6] (5036:5036:5036) (5017:5017:5017))
        (PORT d[7] (3361:3361:3361) (3505:3505:3505))
        (PORT d[8] (2764:2764:2764) (2904:2904:2904))
        (PORT d[9] (5274:5274:5274) (5256:5256:5256))
        (PORT d[10] (3545:3545:3545) (3791:3791:3791))
        (PORT d[11] (4681:4681:4681) (4833:4833:4833))
        (PORT d[12] (3876:3876:3876) (4009:4009:4009))
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (PORT stall (3369:3369:3369) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (6147:6147:6147))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6991:6991:6991) (6857:6857:6857))
        (PORT d[1] (4819:4819:4819) (5058:5058:5058))
        (PORT d[2] (4188:4188:4188) (4355:4355:4355))
        (PORT d[3] (5038:5038:5038) (5258:5258:5258))
        (PORT d[4] (4023:4023:4023) (4197:4197:4197))
        (PORT d[5] (6029:6029:6029) (6088:6088:6088))
        (PORT d[6] (5610:5610:5610) (5614:5614:5614))
        (PORT d[7] (4426:4426:4426) (4669:4669:4669))
        (PORT d[8] (6158:6158:6158) (6022:6022:6022))
        (PORT d[9] (5655:5655:5655) (5560:5560:5560))
        (PORT d[10] (4969:4969:4969) (5021:5021:5021))
        (PORT d[11] (4323:4323:4323) (4443:4443:4443))
        (PORT d[12] (5961:5961:5961) (6048:6048:6048))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2910:2910:2910))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2762:2762:2762))
        (PORT d[1] (4771:4771:4771) (4924:4924:4924))
        (PORT d[2] (6040:6040:6040) (6005:6005:6005))
        (PORT d[3] (5461:5461:5461) (5778:5778:5778))
        (PORT d[4] (5402:5402:5402) (5310:5310:5310))
        (PORT d[5] (6165:6165:6165) (6213:6213:6213))
        (PORT d[6] (3579:3579:3579) (3763:3763:3763))
        (PORT d[7] (3020:3020:3020) (3115:3115:3115))
        (PORT d[8] (3151:3151:3151) (3281:3281:3281))
        (PORT d[9] (3579:3579:3579) (3647:3647:3647))
        (PORT d[10] (2334:2334:2334) (2465:2465:2465))
        (PORT d[11] (6073:6073:6073) (5903:5903:5903))
        (PORT d[12] (3350:3350:3350) (3489:3489:3489))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
        (PORT stall (4441:4441:4441) (4257:4257:4257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1363:1363:1363))
        (PORT datab (2632:2632:2632) (2679:2679:2679))
        (PORT datac (1223:1223:1223) (1295:1295:1295))
        (PORT datad (2224:2224:2224) (2312:2312:2312))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (5128:5128:5128))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8523:8523:8523) (8580:8580:8580))
        (PORT d[1] (5574:5574:5574) (5917:5917:5917))
        (PORT d[2] (6028:6028:6028) (6213:6213:6213))
        (PORT d[3] (6424:6424:6424) (6706:6706:6706))
        (PORT d[4] (5597:5597:5597) (5837:5837:5837))
        (PORT d[5] (7462:7462:7462) (7620:7620:7620))
        (PORT d[6] (7888:7888:7888) (8026:8026:8026))
        (PORT d[7] (4121:4121:4121) (4424:4424:4424))
        (PORT d[8] (9413:9413:9413) (9371:9371:9371))
        (PORT d[9] (7992:7992:7992) (8046:8046:8046))
        (PORT d[10] (4417:4417:4417) (4701:4701:4701))
        (PORT d[11] (6462:6462:6462) (6602:6602:6602))
        (PORT d[12] (8635:8635:8635) (8741:8741:8741))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2847:2847:2847))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5786:5786:5786))
        (PORT d[1] (7890:7890:7890) (8049:8049:8049))
        (PORT d[2] (6211:6211:6211) (6313:6313:6313))
        (PORT d[3] (3604:3604:3604) (3848:3848:3848))
        (PORT d[4] (5108:5108:5108) (5371:5371:5371))
        (PORT d[5] (6912:6912:6912) (7038:7038:7038))
        (PORT d[6] (2682:2682:2682) (2755:2755:2755))
        (PORT d[7] (4171:4171:4171) (4295:4295:4295))
        (PORT d[8] (3605:3605:3605) (3782:3782:3782))
        (PORT d[9] (4968:4968:4968) (5137:5137:5137))
        (PORT d[10] (2274:2274:2274) (2363:2363:2363))
        (PORT d[11] (7778:7778:7778) (7680:7680:7680))
        (PORT d[12] (4551:4551:4551) (4617:4617:4617))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (PORT stall (3706:3706:3706) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6218:6218:6218) (6724:6724:6724))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5401:5401:5401) (5366:5366:5366))
        (PORT d[1] (4012:4012:4012) (4261:4261:4261))
        (PORT d[2] (5872:5872:5872) (6062:6062:6062))
        (PORT d[3] (5166:5166:5166) (5405:5405:5405))
        (PORT d[4] (4876:4876:4876) (5071:5071:5071))
        (PORT d[5] (3810:3810:3810) (3798:3798:3798))
        (PORT d[6] (3937:3937:3937) (3905:3905:3905))
        (PORT d[7] (2336:2336:2336) (2440:2440:2440))
        (PORT d[8] (7373:7373:7373) (7300:7300:7300))
        (PORT d[9] (9092:9092:9092) (8926:8926:8926))
        (PORT d[10] (5555:5555:5555) (5548:5548:5548))
        (PORT d[11] (3058:3058:3058) (3155:3155:3155))
        (PORT d[12] (3415:3415:3415) (3453:3453:3453))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3014:3014:3014))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2286:2286:2286))
        (PORT d[1] (5427:5427:5427) (5525:5525:5525))
        (PORT d[2] (3994:3994:3994) (3908:3908:3908))
        (PORT d[3] (3504:3504:3504) (3676:3676:3676))
        (PORT d[4] (2910:2910:2910) (2901:2901:2901))
        (PORT d[5] (4359:4359:4359) (4580:4580:4580))
        (PORT d[6] (4024:4024:4024) (4276:4276:4276))
        (PORT d[7] (2595:2595:2595) (2694:2694:2694))
        (PORT d[8] (2220:2220:2220) (2258:2258:2258))
        (PORT d[9] (3894:3894:3894) (3807:3807:3807))
        (PORT d[10] (2749:2749:2749) (2939:2939:2939))
        (PORT d[11] (3597:3597:3597) (3509:3509:3509))
        (PORT d[12] (3649:3649:3649) (3811:3811:3811))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT stall (3600:3600:3600) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1359:1359:1359))
        (PORT datab (2548:2548:2548) (2617:2617:2617))
        (PORT datac (1229:1229:1229) (1301:1301:1301))
        (PORT datad (2476:2476:2476) (2445:2445:2445))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1419:1419:1419) (1409:1409:1409))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1537:1537:1537) (1591:1591:1591))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5828:5828:5828) (6289:6289:6289))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2555:2555:2555))
        (PORT d[1] (3640:3640:3640) (3906:3906:3906))
        (PORT d[2] (4245:4245:4245) (4523:4523:4523))
        (PORT d[3] (5215:5215:5215) (5387:5387:5387))
        (PORT d[4] (1994:1994:1994) (2026:2026:2026))
        (PORT d[5] (2784:2784:2784) (2767:2767:2767))
        (PORT d[6] (2144:2144:2144) (2172:2172:2172))
        (PORT d[7] (2544:2544:2544) (2556:2556:2556))
        (PORT d[8] (3686:3686:3686) (3632:3632:3632))
        (PORT d[9] (2587:2587:2587) (2632:2632:2632))
        (PORT d[10] (3883:3883:3883) (3998:3998:3998))
        (PORT d[11] (4318:4318:4318) (4533:4533:4533))
        (PORT d[12] (3519:3519:3519) (3514:3514:3514))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2720:2720:2720))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3588:3588:3588))
        (PORT d[1] (4576:4576:4576) (4617:4617:4617))
        (PORT d[2] (3061:3061:3061) (3036:3036:3036))
        (PORT d[3] (2536:2536:2536) (2511:2511:2511))
        (PORT d[4] (4618:4618:4618) (4760:4760:4760))
        (PORT d[5] (2263:2263:2263) (2211:2211:2211))
        (PORT d[6] (1861:1861:1861) (1854:1854:1854))
        (PORT d[7] (1926:1926:1926) (1925:1925:1925))
        (PORT d[8] (2410:2410:2410) (2384:2384:2384))
        (PORT d[9] (3484:3484:3484) (3544:3544:3544))
        (PORT d[10] (2742:2742:2742) (2898:2898:2898))
        (PORT d[11] (3189:3189:3189) (3170:3170:3170))
        (PORT d[12] (2093:2093:2093) (2068:2068:2068))
        (PORT clk (2551:2551:2551) (2581:2581:2581))
        (PORT stall (2159:2159:2159) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6236:6236:6236) (6749:6749:6749))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4651:4651:4651))
        (PORT d[1] (4014:4014:4014) (4267:4267:4267))
        (PORT d[2] (5132:5132:5132) (5323:5323:5323))
        (PORT d[3] (4489:4489:4489) (4730:4730:4730))
        (PORT d[4] (4182:4182:4182) (4367:4367:4367))
        (PORT d[5] (3779:3779:3779) (3768:3768:3768))
        (PORT d[6] (3703:3703:3703) (3684:3684:3684))
        (PORT d[7] (3723:3723:3723) (3944:3944:3944))
        (PORT d[8] (7077:7077:7077) (7001:7001:7001))
        (PORT d[9] (8357:8357:8357) (8195:8195:8195))
        (PORT d[10] (4863:4863:4863) (4857:4857:4857))
        (PORT d[11] (2737:2737:2737) (2837:2837:2837))
        (PORT d[12] (4227:4227:4227) (4279:4279:4279))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2809:2809:2809))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2336:2336:2336))
        (PORT d[1] (4657:4657:4657) (4752:4752:4752))
        (PORT d[2] (4652:4652:4652) (4557:4557:4557))
        (PORT d[3] (3406:3406:3406) (3559:3559:3559))
        (PORT d[4] (3610:3610:3610) (3601:3601:3601))
        (PORT d[5] (4678:4678:4678) (4891:4891:4891))
        (PORT d[6] (4014:4014:4014) (4223:4223:4223))
        (PORT d[7] (2420:2420:2420) (2469:2469:2469))
        (PORT d[8] (2661:2661:2661) (2738:2738:2738))
        (PORT d[9] (4552:4552:4552) (4460:4460:4460))
        (PORT d[10] (3818:3818:3818) (4003:4003:4003))
        (PORT d[11] (4548:4548:4548) (4460:4460:4460))
        (PORT d[12] (3597:3597:3597) (3719:3719:3719))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT stall (3851:3851:3851) (3765:3765:3765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1366:1366:1366))
        (PORT datab (1801:1801:1801) (1843:1843:1843))
        (PORT datac (1220:1220:1220) (1292:1292:1292))
        (PORT datad (3020:3020:3020) (2974:2974:2974))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (785:785:785) (804:804:804))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6757:6757:6757) (7350:7350:7350))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5173:5173:5173) (5141:5141:5141))
        (PORT d[1] (4120:4120:4120) (4307:4307:4307))
        (PORT d[2] (4483:4483:4483) (4706:4706:4706))
        (PORT d[3] (4364:4364:4364) (4529:4529:4529))
        (PORT d[4] (3597:3597:3597) (3821:3821:3821))
        (PORT d[5] (7848:7848:7848) (8044:8044:8044))
        (PORT d[6] (8863:8863:8863) (9185:9185:9185))
        (PORT d[7] (3662:3662:3662) (3914:3914:3914))
        (PORT d[8] (7543:7543:7543) (7589:7589:7589))
        (PORT d[9] (6457:6457:6457) (6649:6649:6649))
        (PORT d[10] (3059:3059:3059) (3211:3211:3211))
        (PORT d[11] (4037:4037:4037) (4326:4326:4326))
        (PORT d[12] (6219:6219:6219) (6418:6418:6418))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2948:2948:2948))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5469:5469:5469))
        (PORT d[1] (4785:4785:4785) (4916:4916:4916))
        (PORT d[2] (3217:3217:3217) (3301:3301:3301))
        (PORT d[3] (4084:4084:4084) (4246:4246:4246))
        (PORT d[4] (4202:4202:4202) (4364:4364:4364))
        (PORT d[5] (3808:3808:3808) (3930:3930:3930))
        (PORT d[6] (4177:4177:4177) (4371:4371:4371))
        (PORT d[7] (5176:5176:5176) (5553:5553:5553))
        (PORT d[8] (5613:5613:5613) (5754:5754:5754))
        (PORT d[9] (3801:3801:3801) (3955:3955:3955))
        (PORT d[10] (5254:5254:5254) (5243:5243:5243))
        (PORT d[11] (6686:6686:6686) (6683:6683:6683))
        (PORT d[12] (4249:4249:4249) (4340:4340:4340))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (PORT stall (4057:4057:4057) (3902:3902:3902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (556:556:556))
        (PORT datab (869:869:869) (940:940:940))
        (PORT datac (751:751:751) (821:821:821))
        (PORT datad (4160:4160:4160) (4190:4190:4190))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6288:6288:6288) (6781:6781:6781))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8388:8388:8388) (8243:8243:8243))
        (PORT d[1] (3476:3476:3476) (3656:3656:3656))
        (PORT d[2] (3440:3440:3440) (3595:3595:3595))
        (PORT d[3] (4782:4782:4782) (4940:4940:4940))
        (PORT d[4] (5336:5336:5336) (5503:5503:5503))
        (PORT d[5] (7994:7994:7994) (8004:8004:8004))
        (PORT d[6] (6410:6410:6410) (6450:6450:6450))
        (PORT d[7] (5840:5840:5840) (6072:6072:6072))
        (PORT d[8] (4089:4089:4089) (4009:4009:4009))
        (PORT d[9] (4297:4297:4297) (4207:4207:4207))
        (PORT d[10] (6442:6442:6442) (6492:6492:6492))
        (PORT d[11] (4737:4737:4737) (4850:4850:4850))
        (PORT d[12] (7066:7066:7066) (7164:7164:7164))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2591:2591:2591))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (3948:3948:3948))
        (PORT d[1] (6226:6226:6226) (6355:6355:6355))
        (PORT d[2] (6781:6781:6781) (6746:6746:6746))
        (PORT d[3] (2737:2737:2737) (2898:2898:2898))
        (PORT d[4] (6795:6795:6795) (6691:6691:6691))
        (PORT d[5] (5394:5394:5394) (5554:5554:5554))
        (PORT d[6] (3551:3551:3551) (3732:3732:3732))
        (PORT d[7] (2278:2278:2278) (2370:2370:2370))
        (PORT d[8] (2716:2716:2716) (2822:2822:2822))
        (PORT d[9] (3517:3517:3517) (3532:3532:3532))
        (PORT d[10] (1884:1884:1884) (1985:1985:1985))
        (PORT d[11] (6712:6712:6712) (6557:6557:6557))
        (PORT d[12] (4765:4765:4765) (4882:4882:4882))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
        (PORT stall (4214:4214:4214) (4033:4033:4033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6394:6394:6394) (6954:6954:6954))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6604:6604:6604) (6540:6540:6540))
        (PORT d[1] (4807:4807:4807) (5098:5098:5098))
        (PORT d[2] (3433:3433:3433) (3611:3611:3611))
        (PORT d[3] (4038:4038:4038) (4213:4213:4213))
        (PORT d[4] (4474:4474:4474) (4702:4702:4702))
        (PORT d[5] (6452:6452:6452) (6394:6394:6394))
        (PORT d[6] (6961:6961:6961) (7056:7056:7056))
        (PORT d[7] (3908:3908:3908) (4101:4101:4101))
        (PORT d[8] (8986:8986:8986) (9138:9138:9138))
        (PORT d[9] (9472:9472:9472) (9281:9281:9281))
        (PORT d[10] (6214:6214:6214) (6335:6335:6335))
        (PORT d[11] (4787:4787:4787) (4911:4911:4911))
        (PORT d[12] (6598:6598:6598) (6694:6694:6694))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3704:3704:3704))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3451:3451:3451))
        (PORT d[1] (4401:4401:4401) (4500:4500:4500))
        (PORT d[2] (6138:6138:6138) (6060:6060:6060))
        (PORT d[3] (3183:3183:3183) (3396:3396:3396))
        (PORT d[4] (4232:4232:4232) (4367:4367:4367))
        (PORT d[5] (5316:5316:5316) (5243:5243:5243))
        (PORT d[6] (5427:5427:5427) (5414:5414:5414))
        (PORT d[7] (3662:3662:3662) (3800:3800:3800))
        (PORT d[8] (2772:2772:2772) (2913:2913:2913))
        (PORT d[9] (4774:4774:4774) (4771:4771:4771))
        (PORT d[10] (4033:4033:4033) (4258:4258:4258))
        (PORT d[11] (3581:3581:3581) (3669:3669:3669))
        (PORT d[12] (3983:3983:3983) (4155:4155:4155))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (PORT stall (3393:3393:3393) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1834:1834:1834))
        (PORT datab (1483:1483:1483) (1556:1556:1556))
        (PORT datac (3100:3100:3100) (3104:3104:3104))
        (PORT datad (3539:3539:3539) (3441:3441:3441))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7331:7331:7331) (7820:7820:7820))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3061:3061:3061))
        (PORT d[1] (3234:3234:3234) (3459:3459:3459))
        (PORT d[2] (3876:3876:3876) (3958:3958:3958))
        (PORT d[3] (3197:3197:3197) (3269:3269:3269))
        (PORT d[4] (3124:3124:3124) (3267:3267:3267))
        (PORT d[5] (5065:5065:5065) (5029:5029:5029))
        (PORT d[6] (2188:2188:2188) (2203:2203:2203))
        (PORT d[7] (2946:2946:2946) (3005:3005:3005))
        (PORT d[8] (4636:4636:4636) (4551:4551:4551))
        (PORT d[9] (10102:10102:10102) (9935:9935:9935))
        (PORT d[10] (1934:1934:1934) (1974:1974:1974))
        (PORT d[11] (2259:2259:2259) (2312:2312:2312))
        (PORT d[12] (2333:2333:2333) (2358:2358:2358))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1850:1850:1850))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3802:3802:3802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1851:1851:1851))
        (PORT d[1] (6507:6507:6507) (6603:6603:6603))
        (PORT d[2] (3033:3033:3033) (2955:2955:2955))
        (PORT d[3] (2723:2723:2723) (2858:2858:2858))
        (PORT d[4] (1854:1854:1854) (1850:1850:1850))
        (PORT d[5] (4219:4219:4219) (4357:4357:4357))
        (PORT d[6] (3002:3002:3002) (3112:3112:3112))
        (PORT d[7] (3231:3231:3231) (3315:3315:3315))
        (PORT d[8] (2872:2872:2872) (2882:2882:2882))
        (PORT d[9] (2078:2078:2078) (2051:2051:2051))
        (PORT d[10] (2640:2640:2640) (2776:2776:2776))
        (PORT d[11] (2932:2932:2932) (2864:2864:2864))
        (PORT d[12] (2429:2429:2429) (2397:2397:2397))
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (PORT stall (3139:3139:3139) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (6104:6104:6104))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (4126:4126:4126))
        (PORT d[1] (4351:4351:4351) (4630:4630:4630))
        (PORT d[2] (5439:5439:5439) (5612:5612:5612))
        (PORT d[3] (3169:3169:3169) (3279:3279:3279))
        (PORT d[4] (3905:3905:3905) (4123:4123:4123))
        (PORT d[5] (5492:5492:5492) (5453:5453:5453))
        (PORT d[6] (9890:9890:9890) (10255:10255:10255))
        (PORT d[7] (5008:5008:5008) (5274:5274:5274))
        (PORT d[8] (3026:3026:3026) (3161:3161:3161))
        (PORT d[9] (5097:5097:5097) (5072:5072:5072))
        (PORT d[10] (2867:2867:2867) (3028:3028:3028))
        (PORT d[11] (4466:4466:4466) (4808:4808:4808))
        (PORT d[12] (5465:5465:5465) (5615:5615:5615))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2643:2643:2643))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (3962:3962:3962))
        (PORT d[1] (5088:5088:5088) (5222:5222:5222))
        (PORT d[2] (3258:3258:3258) (3352:3352:3352))
        (PORT d[3] (4112:4112:4112) (4289:4289:4289))
        (PORT d[4] (4569:4569:4569) (4733:4733:4733))
        (PORT d[5] (3815:3815:3815) (3755:3755:3755))
        (PORT d[6] (3173:3173:3173) (3335:3335:3335))
        (PORT d[7] (3975:3975:3975) (4245:4245:4245))
        (PORT d[8] (4483:4483:4483) (4494:4494:4494))
        (PORT d[9] (4342:4342:4342) (4493:4493:4493))
        (PORT d[10] (3568:3568:3568) (3515:3515:3515))
        (PORT d[11] (4237:4237:4237) (4175:4175:4175))
        (PORT d[12] (4210:4210:4210) (4381:4381:4381))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT stall (2746:2746:2746) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1727:1727:1727))
        (PORT datab (2192:2192:2192) (2237:2237:2237))
        (PORT datac (1714:1714:1714) (1780:1780:1780))
        (PORT datad (1445:1445:1445) (1507:1507:1507))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (5220:5220:5220))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2232:2232:2232))
        (PORT d[1] (4784:4784:4784) (5086:5086:5086))
        (PORT d[2] (5791:5791:5791) (6116:6116:6116))
        (PORT d[3] (4854:4854:4854) (5028:5028:5028))
        (PORT d[4] (4541:4541:4541) (4713:4713:4713))
        (PORT d[5] (5183:5183:5183) (5148:5148:5148))
        (PORT d[6] (2482:2482:2482) (2505:2505:2505))
        (PORT d[7] (6448:6448:6448) (6747:6747:6747))
        (PORT d[8] (3366:3366:3366) (3321:3321:3321))
        (PORT d[9] (2621:2621:2621) (2668:2668:2668))
        (PORT d[10] (3527:3527:3527) (3637:3637:3637))
        (PORT d[11] (3968:3968:3968) (4185:4185:4185))
        (PORT d[12] (2863:2863:2863) (2851:2851:2851))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1657:1657:1657))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3775:3775:3775))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3207:3207:3207))
        (PORT d[1] (5007:5007:5007) (5082:5082:5082))
        (PORT d[2] (2666:2666:2666) (2651:2651:2651))
        (PORT d[3] (2861:2861:2861) (2832:2832:2832))
        (PORT d[4] (3847:3847:3847) (3987:3987:3987))
        (PORT d[5] (3676:3676:3676) (3604:3604:3604))
        (PORT d[6] (3015:3015:3015) (3125:3125:3125))
        (PORT d[7] (2256:2256:2256) (2246:2246:2246))
        (PORT d[8] (2112:2112:2112) (2093:2093:2093))
        (PORT d[9] (3526:3526:3526) (3594:3594:3594))
        (PORT d[10] (2445:2445:2445) (2610:2610:2610))
        (PORT d[11] (2839:2839:2839) (2826:2826:2826))
        (PORT d[12] (4111:4111:4111) (4285:4285:4285))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT stall (2595:2595:2595) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5935:5935:5935) (6460:6460:6460))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4279:4279:4279))
        (PORT d[1] (4365:4365:4365) (4619:4619:4619))
        (PORT d[2] (4771:4771:4771) (4962:4962:4962))
        (PORT d[3] (4082:4082:4082) (4321:4321:4321))
        (PORT d[4] (3804:3804:3804) (4001:4001:4001))
        (PORT d[5] (4449:4449:4449) (4435:4435:4435))
        (PORT d[6] (5281:5281:5281) (5295:5295:5295))
        (PORT d[7] (3349:3349:3349) (3571:3571:3571))
        (PORT d[8] (6646:6646:6646) (6569:6569:6569))
        (PORT d[9] (7989:7989:7989) (7831:7831:7831))
        (PORT d[10] (3929:3929:3929) (3947:3947:3947))
        (PORT d[11] (2680:2680:2680) (2774:2774:2774))
        (PORT d[12] (4633:4633:4633) (4676:4676:4676))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3756:3756:3756))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2881:2881:2881))
        (PORT d[1] (4933:4933:4933) (5008:5008:5008))
        (PORT d[2] (4319:4319:4319) (4235:4235:4235))
        (PORT d[3] (2723:2723:2723) (2887:2887:2887))
        (PORT d[4] (3922:3922:3922) (3909:3909:3909))
        (PORT d[5] (5038:5038:5038) (5273:5273:5273))
        (PORT d[6] (3633:3633:3633) (3842:3842:3842))
        (PORT d[7] (3792:3792:3792) (3802:3802:3802))
        (PORT d[8] (3300:3300:3300) (3360:3360:3360))
        (PORT d[9] (4586:4586:4586) (4497:4497:4497))
        (PORT d[10] (3423:3423:3423) (3612:3612:3612))
        (PORT d[11] (4214:4214:4214) (4134:4134:4134))
        (PORT d[12] (3677:3677:3677) (3804:3804:3804))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT stall (4314:4314:4314) (4188:4188:4188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1833:1833:1833))
        (PORT datab (1482:1482:1482) (1555:1555:1555))
        (PORT datac (2661:2661:2661) (2660:2660:2660))
        (PORT datad (2457:2457:2457) (2577:2577:2577))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1636:1636:1636))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1377:1377:1377) (1442:1442:1442))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (5534:5534:5534))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9342:9342:9342) (9021:9021:9021))
        (PORT d[1] (4013:4013:4013) (4302:4302:4302))
        (PORT d[2] (4142:4142:4142) (4349:4349:4349))
        (PORT d[3] (5051:5051:5051) (5264:5264:5264))
        (PORT d[4] (4100:4100:4100) (4343:4343:4343))
        (PORT d[5] (7000:7000:7000) (7108:7108:7108))
        (PORT d[6] (6847:6847:6847) (6839:6839:6839))
        (PORT d[7] (5096:5096:5096) (5367:5367:5367))
        (PORT d[8] (8694:8694:8694) (8864:8864:8864))
        (PORT d[9] (7860:7860:7860) (7616:7616:7616))
        (PORT d[10] (5618:5618:5618) (5695:5695:5695))
        (PORT d[11] (3453:3453:3453) (3626:3626:3626))
        (PORT d[12] (6551:6551:6551) (6664:6664:6664))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3533:3533:3533))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3770:3770:3770))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3281:3281:3281))
        (PORT d[1] (5431:5431:5431) (5590:5590:5590))
        (PORT d[2] (7138:7138:7138) (7143:7143:7143))
        (PORT d[3] (3561:3561:3561) (3811:3811:3811))
        (PORT d[4] (7697:7697:7697) (7663:7663:7663))
        (PORT d[5] (6623:6623:6623) (6709:6709:6709))
        (PORT d[6] (3834:3834:3834) (3972:3972:3972))
        (PORT d[7] (3431:3431:3431) (3585:3585:3585))
        (PORT d[8] (3095:3095:3095) (3260:3260:3260))
        (PORT d[9] (3853:3853:3853) (3933:3933:3933))
        (PORT d[10] (3555:3555:3555) (3760:3760:3760))
        (PORT d[11] (8040:8040:8040) (7921:7921:7921))
        (PORT d[12] (4721:4721:4721) (4886:4886:4886))
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (PORT stall (4607:4607:4607) (4362:4362:4362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (5056:5056:5056))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5751:5751:5751) (5821:5821:5821))
        (PORT d[1] (5370:5370:5370) (5713:5713:5713))
        (PORT d[2] (5657:5657:5657) (5947:5947:5947))
        (PORT d[3] (4599:4599:4599) (4866:4866:4866))
        (PORT d[4] (3797:3797:3797) (3957:3957:3957))
        (PORT d[5] (8546:8546:8546) (8726:8726:8726))
        (PORT d[6] (11300:11300:11300) (11730:11730:11730))
        (PORT d[7] (5424:5424:5424) (5779:5779:5779))
        (PORT d[8] (6446:6446:6446) (6445:6445:6445))
        (PORT d[9] (6509:6509:6509) (6550:6550:6550))
        (PORT d[10] (3993:3993:3993) (4235:4235:4235))
        (PORT d[11] (4706:4706:4706) (5013:5013:5013))
        (PORT d[12] (5429:5429:5429) (5517:5517:5517))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3077:3077:3077))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4356:4356:4356))
        (PORT d[1] (6584:6584:6584) (6738:6738:6738))
        (PORT d[2] (4066:4066:4066) (4183:4183:4183))
        (PORT d[3] (5412:5412:5412) (5728:5728:5728))
        (PORT d[4] (5454:5454:5454) (5720:5720:5720))
        (PORT d[5] (6241:6241:6241) (6336:6336:6336))
        (PORT d[6] (3089:3089:3089) (3210:3210:3210))
        (PORT d[7] (4109:4109:4109) (4344:4344:4344))
        (PORT d[8] (4275:4275:4275) (4512:4512:4512))
        (PORT d[9] (4694:4694:4694) (4872:4872:4872))
        (PORT d[10] (2999:2999:2999) (3166:3166:3166))
        (PORT d[11] (7016:7016:7016) (6987:6987:6987))
        (PORT d[12] (5897:5897:5897) (6103:6103:6103))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT stall (3690:3690:3690) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2515:2515:2515) (2639:2639:2639))
        (PORT datab (1482:1482:1482) (1556:1556:1556))
        (PORT datac (1715:1715:1715) (1781:1781:1781))
        (PORT datad (2932:2932:2932) (3102:3102:3102))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6335:6335:6335) (6895:6895:6895))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7561:7561:7561) (7509:7509:7509))
        (PORT d[1] (2823:2823:2823) (3008:3008:3008))
        (PORT d[2] (4117:4117:4117) (4277:4277:4277))
        (PORT d[3] (2911:2911:2911) (2992:2992:2992))
        (PORT d[4] (3469:3469:3469) (3614:3614:3614))
        (PORT d[5] (2392:2392:2392) (2417:2417:2417))
        (PORT d[6] (1810:1810:1810) (1838:1838:1838))
        (PORT d[7] (2698:2698:2698) (2816:2816:2816))
        (PORT d[8] (2465:2465:2465) (2471:2471:2471))
        (PORT d[9] (6923:6923:6923) (7201:7201:7201))
        (PORT d[10] (3051:3051:3051) (3062:3062:3062))
        (PORT d[11] (2563:2563:2563) (2631:2631:2631))
        (PORT d[12] (2127:2127:2127) (2162:2162:2162))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2138:2138:2138))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5201:5201:5201))
        (PORT d[1] (4274:4274:4274) (4274:4274:4274))
        (PORT d[2] (5078:5078:5078) (4993:4993:4993))
        (PORT d[3] (2409:2409:2409) (2451:2451:2451))
        (PORT d[4] (2688:2688:2688) (2665:2665:2665))
        (PORT d[5] (2816:2816:2816) (2755:2755:2755))
        (PORT d[6] (3253:3253:3253) (3465:3465:3465))
        (PORT d[7] (3053:3053:3053) (3065:3065:3065))
        (PORT d[8] (2763:2763:2763) (2901:2901:2901))
        (PORT d[9] (2915:2915:2915) (2862:2862:2862))
        (PORT d[10] (3240:3240:3240) (3483:3483:3483))
        (PORT d[11] (4338:4338:4338) (4282:4282:4282))
        (PORT d[12] (3861:3861:3861) (4019:4019:4019))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT stall (2651:2651:2651) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (7108:7108:7108))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (5677:5677:5677))
        (PORT d[1] (4078:4078:4078) (4351:4351:4351))
        (PORT d[2] (5919:5919:5919) (6113:6113:6113))
        (PORT d[3] (5522:5522:5522) (5759:5759:5759))
        (PORT d[4] (2764:2764:2764) (2891:2891:2891))
        (PORT d[5] (4475:4475:4475) (4449:4449:4449))
        (PORT d[6] (4281:4281:4281) (4249:4249:4249))
        (PORT d[7] (2559:2559:2559) (2612:2612:2612))
        (PORT d[8] (7744:7744:7744) (7666:7666:7666))
        (PORT d[9] (9398:9398:9398) (9233:9233:9233))
        (PORT d[10] (5877:5877:5877) (5862:5862:5862))
        (PORT d[11] (3422:3422:3422) (3513:3513:3513))
        (PORT d[12] (3048:3048:3048) (3079:3079:3079))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1938:1938:1938))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2637:2637:2637))
        (PORT d[1] (5793:5793:5793) (5893:5893:5893))
        (PORT d[2] (3247:3247:3247) (3163:3163:3163))
        (PORT d[3] (2360:2360:2360) (2495:2495:2495))
        (PORT d[4] (3237:3237:3237) (3217:3217:3217))
        (PORT d[5] (4774:4774:4774) (4994:4994:4994))
        (PORT d[6] (4379:4379:4379) (4627:4627:4627))
        (PORT d[7] (2540:2540:2540) (2632:2632:2632))
        (PORT d[8] (2555:2555:2555) (2588:2588:2588))
        (PORT d[9] (3323:3323:3323) (3247:3247:3247))
        (PORT d[10] (3120:3120:3120) (3299:3299:3299))
        (PORT d[11] (2964:2964:2964) (2896:2896:2896))
        (PORT d[12] (4338:4338:4338) (4475:4475:4475))
        (PORT clk (2502:2502:2502) (2523:2523:2523))
        (PORT stall (3094:3094:3094) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1834:1834:1834))
        (PORT datab (1484:1484:1484) (1558:1558:1558))
        (PORT datac (1468:1468:1468) (1438:1438:1438))
        (PORT datad (2277:2277:2277) (2247:2247:2247))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (901:901:901))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (372:372:372) (375:375:375))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (6971:6971:6971))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7582:7582:7582) (7533:7533:7533))
        (PORT d[1] (3179:3179:3179) (3359:3359:3359))
        (PORT d[2] (4125:4125:4125) (4286:4286:4286))
        (PORT d[3] (2800:2800:2800) (2832:2832:2832))
        (PORT d[4] (3476:3476:3476) (3622:3622:3622))
        (PORT d[5] (3019:3019:3019) (3025:3025:3025))
        (PORT d[6] (7557:7557:7557) (7495:7495:7495))
        (PORT d[7] (3059:3059:3059) (3174:3174:3174))
        (PORT d[8] (8237:8237:8237) (8362:8362:8362))
        (PORT d[9] (6940:6940:6940) (7213:7213:7213))
        (PORT d[10] (2120:2120:2120) (2144:2144:2144))
        (PORT d[11] (2618:2618:2618) (2693:2693:2693))
        (PORT d[12] (2148:2148:2148) (2188:2188:2188))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1738:1738:1738))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5393:5393:5393) (5492:5492:5492))
        (PORT d[1] (4322:4322:4322) (4326:4326:4326))
        (PORT d[2] (5102:5102:5102) (5032:5032:5032))
        (PORT d[3] (2785:2785:2785) (2826:2826:2826))
        (PORT d[4] (2345:2345:2345) (2325:2325:2325))
        (PORT d[5] (1901:1901:1901) (1875:1875:1875))
        (PORT d[6] (3201:3201:3201) (3411:3411:3411))
        (PORT d[7] (2323:2323:2323) (2304:2304:2304))
        (PORT d[8] (3408:3408:3408) (3531:3531:3531))
        (PORT d[9] (3247:3247:3247) (3189:3189:3189))
        (PORT d[10] (3259:3259:3259) (3504:3504:3504))
        (PORT d[11] (4687:4687:4687) (4626:4626:4626))
        (PORT d[12] (4196:4196:4196) (4350:4350:4350))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT stall (2348:2348:2348) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6870:6870:6870) (7476:7476:7476))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8814:8814:8814) (8679:8679:8679))
        (PORT d[1] (5559:5559:5559) (5898:5898:5898))
        (PORT d[2] (5105:5105:5105) (5281:5281:5281))
        (PORT d[3] (5096:5096:5096) (5306:5306:5306))
        (PORT d[4] (3843:3843:3843) (4058:4058:4058))
        (PORT d[5] (7436:7436:7436) (7546:7546:7546))
        (PORT d[6] (7153:7153:7153) (7261:7261:7261))
        (PORT d[7] (4657:4657:4657) (4863:4863:4863))
        (PORT d[8] (8402:8402:8402) (8564:8564:8564))
        (PORT d[9] (11710:11710:11710) (11466:11466:11466))
        (PORT d[10] (6935:6935:6935) (7096:7096:7096))
        (PORT d[11] (5310:5310:5310) (5487:5487:5487))
        (PORT d[12] (6097:6097:6097) (6284:6284:6284))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3055:3055:3055))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (4050:4050:4050))
        (PORT d[1] (5506:5506:5506) (5643:5643:5643))
        (PORT d[2] (8519:8519:8519) (8346:8346:8346))
        (PORT d[3] (3115:3115:3115) (3283:3283:3283))
        (PORT d[4] (4538:4538:4538) (4664:4664:4664))
        (PORT d[5] (3825:3825:3825) (3952:3952:3952))
        (PORT d[6] (5777:5777:5777) (5838:5838:5838))
        (PORT d[7] (3191:3191:3191) (3383:3383:3383))
        (PORT d[8] (3186:3186:3186) (3372:3372:3372))
        (PORT d[9] (5870:5870:5870) (5905:5905:5905))
        (PORT d[10] (4648:4648:4648) (4903:4903:4903))
        (PORT d[11] (3562:3562:3562) (3655:3655:3655))
        (PORT d[12] (3810:3810:3810) (3995:3995:3995))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT stall (3620:3620:3620) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1833:1833:1833))
        (PORT datab (1259:1259:1259) (1219:1219:1219))
        (PORT datac (2515:2515:2515) (2607:2607:2607))
        (PORT datad (1445:1445:1445) (1508:1508:1508))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1634:1634:1634))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6032:6032:6032) (6570:6570:6570))
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9191:9191:9191) (9139:9139:9139))
        (PORT d[1] (3618:3618:3618) (3705:3705:3705))
        (PORT d[2] (3421:3421:3421) (3576:3576:3576))
        (PORT d[3] (4841:4841:4841) (5055:5055:5055))
        (PORT d[4] (4237:4237:4237) (4446:4446:4446))
        (PORT d[5] (8558:8558:8558) (8659:8659:8659))
        (PORT d[6] (10109:10109:10109) (10340:10340:10340))
        (PORT d[7] (2854:2854:2854) (3026:3026:3026))
        (PORT d[8] (8350:8350:8350) (8480:8480:8480))
        (PORT d[9] (7143:7143:7143) (7333:7333:7333))
        (PORT d[10] (5492:5492:5492) (5630:5630:5630))
        (PORT d[11] (2406:2406:2406) (2551:2551:2551))
        (PORT d[12] (8587:8587:8587) (8763:8763:8763))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2858:2858:2858))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3774:3774:3774) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2150:2150:2150))
        (PORT d[1] (2431:2431:2431) (2368:2368:2368))
        (PORT d[2] (5742:5742:5742) (5821:5821:5821))
        (PORT d[3] (1537:1537:1537) (1583:1583:1583))
        (PORT d[4] (2539:2539:2539) (2556:2556:2556))
        (PORT d[5] (3099:3099:3099) (3078:3078:3078))
        (PORT d[6] (4826:4826:4826) (5109:5109:5109))
        (PORT d[7] (3464:3464:3464) (3676:3676:3676))
        (PORT d[8] (3571:3571:3571) (3753:3753:3753))
        (PORT d[9] (2503:2503:2503) (2531:2531:2531))
        (PORT d[10] (3836:3836:3836) (4033:4033:4033))
        (PORT d[11] (3076:3076:3076) (3088:3088:3088))
        (PORT d[12] (2545:2545:2545) (2604:2604:2604))
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (PORT stall (2169:2169:2169) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7291:7291:7291) (7944:7944:7944))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10173:10173:10173) (10026:10026:10026))
        (PORT d[1] (7353:7353:7353) (7677:7677:7677))
        (PORT d[2] (2991:2991:2991) (3117:3117:3117))
        (PORT d[3] (6189:6189:6189) (6411:6411:6411))
        (PORT d[4] (4534:4534:4534) (4748:4748:4748))
        (PORT d[5] (8483:8483:8483) (8591:8591:8591))
        (PORT d[6] (7313:7313:7313) (7525:7525:7525))
        (PORT d[7] (4278:4278:4278) (4440:4440:4440))
        (PORT d[8] (9470:9470:9470) (9627:9627:9627))
        (PORT d[9] (13637:13637:13637) (13341:13341:13341))
        (PORT d[10] (8315:8315:8315) (8466:8466:8466))
        (PORT d[11] (7138:7138:7138) (7357:7357:7357))
        (PORT d[12] (8384:8384:8384) (8510:8510:8510))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2933:2933:2933))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5242:5242:5242) (5411:5411:5411))
        (PORT d[1] (6891:6891:6891) (7016:7016:7016))
        (PORT d[2] (6694:6694:6694) (6842:6842:6842))
        (PORT d[3] (3422:3422:3422) (3556:3556:3556))
        (PORT d[4] (4105:4105:4105) (4190:4190:4190))
        (PORT d[5] (3419:3419:3419) (3500:3500:3500))
        (PORT d[6] (6180:6180:6180) (6476:6476:6476))
        (PORT d[7] (4216:4216:4216) (4422:4422:4422))
        (PORT d[8] (3248:3248:3248) (3443:3443:3443))
        (PORT d[9] (3658:3658:3658) (3785:3785:3785))
        (PORT d[10] (4368:4368:4368) (4641:4641:4641))
        (PORT d[11] (3147:3147:3147) (3195:3195:3195))
        (PORT d[12] (3765:3765:3765) (3905:3905:3905))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT stall (2857:2857:2857) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1882:1882:1882))
        (PORT datab (2606:2606:2606) (2678:2678:2678))
        (PORT datac (830:830:830) (898:898:898))
        (PORT datad (726:726:726) (764:764:764))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5758:5758:5758) (6298:6298:6298))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7337:7337:7337) (7330:7330:7330))
        (PORT d[1] (4558:4558:4558) (4747:4747:4747))
        (PORT d[2] (4908:4908:4908) (5137:5137:5137))
        (PORT d[3] (5365:5365:5365) (5523:5523:5523))
        (PORT d[4] (5057:5057:5057) (5325:5325:5325))
        (PORT d[5] (9286:9286:9286) (9513:9513:9513))
        (PORT d[6] (9590:9590:9590) (9862:9862:9862))
        (PORT d[7] (3722:3722:3722) (3988:3988:3988))
        (PORT d[8] (3053:3053:3053) (3211:3211:3211))
        (PORT d[9] (7802:7802:7802) (8017:8017:8017))
        (PORT d[10] (4408:4408:4408) (4627:4627:4627))
        (PORT d[11] (4918:4918:4918) (5151:5151:5151))
        (PORT d[12] (7202:7202:7202) (7362:7362:7362))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2555:2555:2555))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7017:7017:7017) (7059:7059:7059))
        (PORT d[1] (4418:4418:4418) (4512:4512:4512))
        (PORT d[2] (4791:4791:4791) (4942:4942:4942))
        (PORT d[3] (4312:4312:4312) (4440:4440:4440))
        (PORT d[4] (3361:3361:3361) (3444:3444:3444))
        (PORT d[5] (3852:3852:3852) (3925:3925:3925))
        (PORT d[6] (5676:5676:5676) (5886:5886:5886))
        (PORT d[7] (4724:4724:4724) (5015:5015:5015))
        (PORT d[8] (4003:4003:4003) (4268:4268:4268))
        (PORT d[9] (4091:4091:4091) (4163:4163:4163))
        (PORT d[10] (6667:6667:6667) (6672:6672:6672))
        (PORT d[11] (7911:7911:7911) (7964:7964:7964))
        (PORT d[12] (3317:3317:3317) (3439:3439:3439))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT stall (2789:2789:2789) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6756:6756:6756) (7353:7353:7353))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8441:8441:8441) (8388:8388:8388))
        (PORT d[1] (2795:2795:2795) (2971:2971:2971))
        (PORT d[2] (3790:3790:3790) (3951:3951:3951))
        (PORT d[3] (6142:6142:6142) (6320:6320:6320))
        (PORT d[4] (3555:3555:3555) (3764:3764:3764))
        (PORT d[5] (7826:7826:7826) (7925:7925:7925))
        (PORT d[6] (7938:7938:7938) (8143:8143:8143))
        (PORT d[7] (2503:2503:2503) (2641:2641:2641))
        (PORT d[8] (10823:10823:10823) (10963:10963:10963))
        (PORT d[9] (7146:7146:7146) (7375:7375:7375))
        (PORT d[10] (6798:6798:6798) (6891:6891:6891))
        (PORT d[11] (2421:2421:2421) (2551:2551:2551))
        (PORT d[12] (8444:8444:8444) (8534:8534:8534))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2587:2587:2587))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2221:2221:2221))
        (PORT d[1] (4321:4321:4321) (4375:4375:4375))
        (PORT d[2] (8377:8377:8377) (8287:8287:8287))
        (PORT d[3] (2931:2931:2931) (3035:3035:3035))
        (PORT d[4] (4967:4967:4967) (5092:5092:5092))
        (PORT d[5] (3842:3842:3842) (3938:3938:3938))
        (PORT d[6] (4123:4123:4123) (4426:4426:4426))
        (PORT d[7] (3077:3077:3077) (3255:3255:3255))
        (PORT d[8] (3433:3433:3433) (3537:3537:3537))
        (PORT d[9] (3656:3656:3656) (3779:3779:3779))
        (PORT d[10] (4265:4265:4265) (4572:4572:4572))
        (PORT d[11] (3208:3208:3208) (3224:3224:3224))
        (PORT d[12] (3902:3902:3902) (4061:4061:4061))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT stall (2610:2610:2610) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2509:2509:2509))
        (PORT datab (1493:1493:1493) (1565:1565:1565))
        (PORT datac (1951:1951:1951) (1842:1842:1842))
        (PORT datad (1692:1692:1692) (1733:1733:1733))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (855:855:855))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (710:710:710) (769:769:769))
        (PORT datad (1192:1192:1192) (1152:1152:1152))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5605:5605:5605) (6135:6135:6135))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2391:2391:2391))
        (PORT d[1] (2965:2965:2965) (3054:3054:3054))
        (PORT d[2] (2272:2272:2272) (2351:2351:2351))
        (PORT d[3] (2792:2792:2792) (2831:2831:2831))
        (PORT d[4] (4202:4202:4202) (4352:4352:4352))
        (PORT d[5] (4128:4128:4128) (4116:4116:4116))
        (PORT d[6] (1389:1389:1389) (1419:1419:1419))
        (PORT d[7] (3861:3861:3861) (3981:3981:3981))
        (PORT d[8] (2107:2107:2107) (2127:2127:2127))
        (PORT d[9] (3076:3076:3076) (3088:3088:3088))
        (PORT d[10] (2103:2103:2103) (2132:2132:2132))
        (PORT d[11] (3385:3385:3385) (3460:3460:3460))
        (PORT d[12] (2401:2401:2401) (2418:2418:2418))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1561:1561:1561))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4690:4690:4690))
        (PORT d[1] (1534:1534:1534) (1501:1501:1501))
        (PORT d[2] (2620:2620:2620) (2571:2571:2571))
        (PORT d[3] (1507:1507:1507) (1540:1540:1540))
        (PORT d[4] (1593:1593:1593) (1571:1571:1571))
        (PORT d[5] (1216:1216:1216) (1190:1190:1190))
        (PORT d[6] (2840:2840:2840) (3016:3016:3016))
        (PORT d[7] (1216:1216:1216) (1192:1192:1192))
        (PORT d[8] (4097:4097:4097) (4216:4216:4216))
        (PORT d[9] (2490:2490:2490) (2510:2510:2510))
        (PORT d[10] (1323:1323:1323) (1295:1295:1295))
        (PORT d[11] (1308:1308:1308) (1296:1296:1296))
        (PORT d[12] (2079:2079:2079) (2086:2086:2086))
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (PORT stall (2498:2498:2498) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5536:5536:5536) (6001:6001:6001))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5516:5516:5516))
        (PORT d[1] (5763:5763:5763) (6031:6031:6031))
        (PORT d[2] (7376:7376:7376) (7524:7524:7524))
        (PORT d[3] (2441:2441:2441) (2525:2525:2525))
        (PORT d[4] (5370:5370:5370) (5594:5594:5594))
        (PORT d[5] (3042:3042:3042) (3035:3035:3035))
        (PORT d[6] (9980:9980:9980) (10350:10350:10350))
        (PORT d[7] (3977:3977:3977) (4217:4217:4217))
        (PORT d[8] (6120:6120:6120) (6105:6105:6105))
        (PORT d[9] (6141:6141:6141) (6107:6107:6107))
        (PORT d[10] (3539:3539:3539) (3690:3690:3690))
        (PORT d[11] (3262:3262:3262) (3491:3491:3491))
        (PORT d[12] (3771:3771:3771) (3771:3771:3771))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2989:2989:2989))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3601:3601:3601))
        (PORT d[1] (4093:4093:4093) (4063:4063:4063))
        (PORT d[2] (4293:4293:4293) (4388:4388:4388))
        (PORT d[3] (3327:3327:3327) (3465:3465:3465))
        (PORT d[4] (3886:3886:3886) (4032:4032:4032))
        (PORT d[5] (2828:2828:2828) (2772:2772:2772))
        (PORT d[6] (2861:2861:2861) (3039:3039:3039))
        (PORT d[7] (4297:4297:4297) (4590:4590:4590))
        (PORT d[8] (3485:3485:3485) (3515:3515:3515))
        (PORT d[9] (2793:2793:2793) (2812:2812:2812))
        (PORT d[10] (2560:2560:2560) (2514:2514:2514))
        (PORT d[11] (2284:2284:2284) (2246:2246:2246))
        (PORT d[12] (2787:2787:2787) (2823:2823:2823))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (PORT stall (2628:2628:2628) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1702:1702:1702))
        (PORT datab (428:428:428) (439:439:439))
        (PORT datac (1341:1341:1341) (1392:1392:1392))
        (PORT datad (1394:1394:1394) (1377:1377:1377))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6670:6670:6670) (7213:7213:7213))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9449:9449:9449) (9302:9302:9302))
        (PORT d[1] (4326:4326:4326) (4517:4517:4517))
        (PORT d[2] (4493:4493:4493) (4649:4649:4649))
        (PORT d[3] (5757:5757:5757) (5913:5913:5913))
        (PORT d[4] (2652:2652:2652) (2741:2741:2741))
        (PORT d[5] (9076:9076:9076) (9087:9087:9087))
        (PORT d[6] (6791:6791:6791) (6862:6862:6862))
        (PORT d[7] (4088:4088:4088) (4390:4390:4390))
        (PORT d[8] (3548:3548:3548) (3458:3458:3458))
        (PORT d[9] (2274:2274:2274) (2249:2249:2249))
        (PORT d[10] (7924:7924:7924) (7965:7965:7965))
        (PORT d[11] (4271:4271:4271) (4455:4455:4455))
        (PORT d[12] (8096:8096:8096) (8183:8183:8183))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2051:2051:2051))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4995:4995:4995))
        (PORT d[1] (4717:4717:4717) (4797:4797:4797))
        (PORT d[2] (7924:7924:7924) (7894:7894:7894))
        (PORT d[3] (3530:3530:3530) (3711:3711:3711))
        (PORT d[4] (3554:3554:3554) (3449:3449:3449))
        (PORT d[5] (4878:4878:4878) (4993:4993:4993))
        (PORT d[6] (4663:4663:4663) (4838:4838:4838))
        (PORT d[7] (3737:3737:3737) (3812:3812:3812))
        (PORT d[8] (2727:2727:2727) (2859:2859:2859))
        (PORT d[9] (3478:3478:3478) (3488:3488:3488))
        (PORT d[10] (2229:2229:2229) (2307:2307:2307))
        (PORT d[11] (4085:4085:4085) (3946:3946:3946))
        (PORT d[12] (2270:2270:2270) (2191:2191:2191))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT stall (4094:4094:4094) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6484:6484:6484) (6897:6897:6897))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4988:4988:4988) (5033:5033:5033))
        (PORT d[1] (4773:4773:4773) (5088:5088:5088))
        (PORT d[2] (4561:4561:4561) (4826:4826:4826))
        (PORT d[3] (3861:3861:3861) (4091:4091:4091))
        (PORT d[4] (3743:3743:3743) (3894:3894:3894))
        (PORT d[5] (5515:5515:5515) (5405:5405:5405))
        (PORT d[6] (10030:10030:10030) (10491:10491:10491))
        (PORT d[7] (5094:5094:5094) (5393:5393:5393))
        (PORT d[8] (6192:6192:6192) (6041:6041:6041))
        (PORT d[9] (4492:4492:4492) (4536:4536:4536))
        (PORT d[10] (2500:2500:2500) (2671:2671:2671))
        (PORT d[11] (4368:4368:4368) (4640:4640:4640))
        (PORT d[12] (4354:4354:4354) (4421:4421:4421))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3108:3108:3108))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3689:3689:3689))
        (PORT d[1] (4757:4757:4757) (4883:4883:4883))
        (PORT d[2] (3181:3181:3181) (3254:3254:3254))
        (PORT d[3] (4755:4755:4755) (5122:5122:5122))
        (PORT d[4] (5346:5346:5346) (5561:5561:5561))
        (PORT d[5] (5646:5646:5646) (5485:5485:5485))
        (PORT d[6] (2895:2895:2895) (2965:2965:2965))
        (PORT d[7] (4815:4815:4815) (5068:5068:5068))
        (PORT d[8] (5192:5192:5192) (5130:5130:5130))
        (PORT d[9] (4649:4649:4649) (4799:4799:4799))
        (PORT d[10] (5231:5231:5231) (5204:5204:5204))
        (PORT d[11] (5643:5643:5643) (5476:5476:5476))
        (PORT d[12] (4216:4216:4216) (4429:4429:4429))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT stall (3284:3284:3284) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (870:870:870))
        (PORT datab (866:866:866) (937:937:937))
        (PORT datac (2030:2030:2030) (2060:2060:2060))
        (PORT datad (2522:2522:2522) (2613:2613:2613))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5625:5625:5625))
        (PORT clk (2581:2581:2581) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3819:3819:3819))
        (PORT d[1] (1454:1454:1454) (1465:1465:1465))
        (PORT d[2] (1795:1795:1795) (1808:1808:1808))
        (PORT d[3] (2002:2002:2002) (1990:1990:1990))
        (PORT d[4] (1229:1229:1229) (1253:1253:1253))
        (PORT d[5] (1211:1211:1211) (1243:1243:1243))
        (PORT d[6] (1819:1819:1819) (1840:1840:1840))
        (PORT d[7] (1525:1525:1525) (1547:1547:1547))
        (PORT d[8] (1908:1908:1908) (1921:1921:1921))
        (PORT d[9] (2102:2102:2102) (2096:2096:2096))
        (PORT d[10] (2289:2289:2289) (2348:2348:2348))
        (PORT d[11] (1896:1896:1896) (1910:1910:1910))
        (PORT d[12] (1427:1427:1427) (1449:1449:1449))
        (PORT clk (2577:2577:2577) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1258:1258:1258))
        (PORT clk (2577:2577:2577) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3799:3799:3799) (3827:3827:3827))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (477:477:477) (494:494:494))
        (PORT d[1] (1189:1189:1189) (1195:1195:1195))
        (PORT d[2] (1607:1607:1607) (1538:1538:1538))
        (PORT d[3] (1103:1103:1103) (1096:1096:1096))
        (PORT d[4] (1500:1500:1500) (1489:1489:1489))
        (PORT d[5] (3369:3369:3369) (3317:3317:3317))
        (PORT d[6] (1248:1248:1248) (1256:1256:1256))
        (PORT d[7] (1160:1160:1160) (1152:1152:1152))
        (PORT d[8] (1120:1120:1120) (1122:1122:1122))
        (PORT d[9] (1405:1405:1405) (1383:1383:1383))
        (PORT d[10] (3068:3068:3068) (3229:3229:3229))
        (PORT d[11] (1481:1481:1481) (1469:1469:1469))
        (PORT d[12] (2223:2223:2223) (2211:2211:2211))
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (PORT stall (1494:1494:1494) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4985:4985:4985) (5348:5348:5348))
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5521:5521:5521))
        (PORT d[1] (5271:5271:5271) (5638:5638:5638))
        (PORT d[2] (5280:5280:5280) (5570:5570:5570))
        (PORT d[3] (4550:4550:4550) (4812:4812:4812))
        (PORT d[4] (3434:3434:3434) (3599:3599:3599))
        (PORT d[5] (9509:9509:9509) (9702:9702:9702))
        (PORT d[6] (10754:10754:10754) (11218:11218:11218))
        (PORT d[7] (5114:5114:5114) (5439:5439:5439))
        (PORT d[8] (6589:6589:6589) (6549:6549:6549))
        (PORT d[9] (6190:6190:6190) (6237:6237:6237))
        (PORT d[10] (3257:3257:3257) (3462:3462:3462))
        (PORT d[11] (4419:4419:4419) (4748:4748:4748))
        (PORT d[12] (5092:5092:5092) (5189:5189:5189))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3101:3101:3101))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4528:4528:4528))
        (PORT d[1] (6185:6185:6185) (6336:6336:6336))
        (PORT d[2] (3943:3943:3943) (4049:4049:4049))
        (PORT d[3] (5076:5076:5076) (5395:5395:5395))
        (PORT d[4] (5377:5377:5377) (5635:5635:5635))
        (PORT d[5] (6233:6233:6233) (6367:6367:6367))
        (PORT d[6] (3140:3140:3140) (3265:3265:3265))
        (PORT d[7] (4116:4116:4116) (4349:4349:4349))
        (PORT d[8] (4344:4344:4344) (4577:4577:4577))
        (PORT d[9] (5370:5370:5370) (5547:5547:5547))
        (PORT d[10] (3087:3087:3087) (3268:3268:3268))
        (PORT d[11] (6641:6641:6641) (6614:6614:6614))
        (PORT d[12] (5554:5554:5554) (5765:5765:5765))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (PORT stall (3643:3643:3643) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (866:866:866))
        (PORT datab (869:869:869) (940:940:940))
        (PORT datac (1263:1263:1263) (1238:1238:1238))
        (PORT datad (3114:3114:3114) (3220:3220:3220))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6068:6068:6068) (6600:6600:6600))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6970:6970:6970) (6967:6967:6967))
        (PORT d[1] (4580:4580:4580) (4762:4762:4762))
        (PORT d[2] (4569:4569:4569) (4798:4798:4798))
        (PORT d[3] (4771:4771:4771) (4958:4958:4958))
        (PORT d[4] (4726:4726:4726) (4999:4999:4999))
        (PORT d[5] (8962:8962:8962) (9192:9192:9192))
        (PORT d[6] (9543:9543:9543) (9818:9818:9818))
        (PORT d[7] (3996:3996:3996) (4237:4237:4237))
        (PORT d[8] (3367:3367:3367) (3516:3516:3516))
        (PORT d[9] (7456:7456:7456) (7669:7669:7669))
        (PORT d[10] (4697:4697:4697) (4902:4902:4902))
        (PORT d[11] (4599:4599:4599) (4835:4835:4835))
        (PORT d[12] (6842:6842:6842) (7007:7007:7007))
        (PORT clk (2493:2493:2493) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3368:3368:3368))
        (PORT clk (2493:2493:2493) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (7017:7017:7017))
        (PORT d[1] (5973:5973:5973) (6031:6031:6031))
        (PORT d[2] (4435:4435:4435) (4587:4587:4587))
        (PORT d[3] (3968:3968:3968) (4097:4097:4097))
        (PORT d[4] (3397:3397:3397) (3485:3485:3485))
        (PORT d[5] (3459:3459:3459) (3543:3543:3543))
        (PORT d[6] (5626:5626:5626) (5832:5832:5832))
        (PORT d[7] (4693:4693:4693) (4975:4975:4975))
        (PORT d[8] (3988:3988:3988) (4252:4252:4252))
        (PORT d[9] (3770:3770:3770) (3851:3851:3851))
        (PORT d[10] (6323:6323:6323) (6330:6330:6330))
        (PORT d[11] (7608:7608:7608) (7666:7666:7666))
        (PORT d[12] (3341:3341:3341) (3467:3467:3467))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (PORT stall (2833:2833:2833) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7061:7061:7061) (7644:7644:7644))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (5184:5184:5184))
        (PORT d[1] (3803:3803:3803) (4012:4012:4012))
        (PORT d[2] (4758:4758:4758) (4966:4966:4966))
        (PORT d[3] (4325:4325:4325) (4478:4478:4478))
        (PORT d[4] (3646:3646:3646) (3875:3875:3875))
        (PORT d[5] (8147:8147:8147) (8322:8322:8322))
        (PORT d[6] (9349:9349:9349) (9645:9645:9645))
        (PORT d[7] (3653:3653:3653) (3898:3898:3898))
        (PORT d[8] (7239:7239:7239) (7303:7303:7303))
        (PORT d[9] (6553:6553:6553) (6701:6701:6701))
        (PORT d[10] (2746:2746:2746) (2896:2896:2896))
        (PORT d[11] (4225:4225:4225) (4460:4460:4460))
        (PORT d[12] (6228:6228:6228) (6430:6430:6430))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3124:3124:3124))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (5136:5136:5136))
        (PORT d[1] (4788:4788:4788) (4915:4915:4915))
        (PORT d[2] (3247:3247:3247) (3328:3328:3328))
        (PORT d[3] (3692:3692:3692) (3855:3855:3855))
        (PORT d[4] (4204:4204:4204) (4364:4364:4364))
        (PORT d[5] (3786:3786:3786) (3901:3901:3901))
        (PORT d[6] (3502:3502:3502) (3709:3709:3709))
        (PORT d[7] (5175:5175:5175) (5552:5552:5552))
        (PORT d[8] (5653:5653:5653) (5796:5796:5796))
        (PORT d[9] (4152:4152:4152) (4304:4304:4304))
        (PORT d[10] (4925:4925:4925) (4920:4920:4920))
        (PORT d[11] (7031:7031:7031) (7036:7036:7036))
        (PORT d[12] (3919:3919:3919) (4012:4012:4012))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT stall (3719:3719:3719) (3556:3556:3556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (865:865:865))
        (PORT datab (2369:2369:2369) (2486:2486:2486))
        (PORT datac (831:831:831) (900:900:900))
        (PORT datad (2512:2512:2512) (2598:2598:2598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (855:855:855))
        (PORT datab (742:742:742) (802:802:802))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7118:7118:7118) (7709:7709:7709))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8819:8819:8819) (8770:8770:8770))
        (PORT d[1] (2865:2865:2865) (3047:3047:3047))
        (PORT d[2] (4855:4855:4855) (4989:4989:4989))
        (PORT d[3] (6496:6496:6496) (6673:6673:6673))
        (PORT d[4] (3843:3843:3843) (4053:4053:4053))
        (PORT d[5] (8186:8186:8186) (8288:8288:8288))
        (PORT d[6] (8369:8369:8369) (8571:8571:8571))
        (PORT d[7] (2864:2864:2864) (3036:3036:3036))
        (PORT d[8] (8046:8046:8046) (8184:8184:8184))
        (PORT d[9] (6926:6926:6926) (7165:7165:7165))
        (PORT d[10] (5825:5825:5825) (5959:5959:5959))
        (PORT d[11] (3013:3013:3013) (3134:3134:3134))
        (PORT d[12] (5501:5501:5501) (5684:5684:5684))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2168:2168:2168))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1887:1887:1887))
        (PORT d[1] (2708:2708:2708) (2641:2641:2641))
        (PORT d[2] (5770:5770:5770) (5851:5851:5851))
        (PORT d[3] (1814:1814:1814) (1852:1852:1852))
        (PORT d[4] (2915:2915:2915) (2929:2929:2929))
        (PORT d[5] (2608:2608:2608) (2618:2618:2618))
        (PORT d[6] (4441:4441:4441) (4729:4729:4729))
        (PORT d[7] (3454:3454:3454) (3628:3628:3628))
        (PORT d[8] (3110:3110:3110) (3255:3255:3255))
        (PORT d[9] (2511:2511:2511) (2539:2539:2539))
        (PORT d[10] (4172:4172:4172) (4366:4366:4366))
        (PORT d[11] (2760:2760:2760) (2782:2782:2782))
        (PORT d[12] (2857:2857:2857) (2908:2908:2908))
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (PORT stall (2194:2194:2194) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5573:5573:5573) (6084:6084:6084))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7053:7053:7053) (6923:6923:6923))
        (PORT d[1] (5160:5160:5160) (5391:5391:5391))
        (PORT d[2] (3423:3423:3423) (3609:3609:3609))
        (PORT d[3] (3647:3647:3647) (3805:3805:3805))
        (PORT d[4] (4389:4389:4389) (4558:4558:4558))
        (PORT d[5] (6385:6385:6385) (6441:6441:6441))
        (PORT d[6] (6277:6277:6277) (6287:6287:6287))
        (PORT d[7] (4857:4857:4857) (5103:5103:5103))
        (PORT d[8] (6481:6481:6481) (6333:6333:6333))
        (PORT d[9] (5633:5633:5633) (5536:5536:5536))
        (PORT d[10] (5335:5335:5335) (5395:5395:5395))
        (PORT d[11] (3420:3420:3420) (3546:3546:3546))
        (PORT d[12] (6000:6000:6000) (6092:6092:6092))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3315:3315:3315))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2836:2836:2836))
        (PORT d[1] (5163:5163:5163) (5309:5309:5309))
        (PORT d[2] (6033:6033:6033) (5998:5998:5998))
        (PORT d[3] (5459:5459:5459) (5777:5777:5777))
        (PORT d[4] (5751:5751:5751) (5654:5654:5654))
        (PORT d[5] (4903:4903:4903) (5032:5032:5032))
        (PORT d[6] (3540:3540:3540) (3719:3719:3719))
        (PORT d[7] (3013:3013:3013) (3108:3108:3108))
        (PORT d[8] (3497:3497:3497) (3626:3626:3626))
        (PORT d[9] (3564:3564:3564) (3627:3627:3627))
        (PORT d[10] (2322:2322:2322) (2455:2455:2455))
        (PORT d[11] (6428:6428:6428) (6259:6259:6259))
        (PORT d[12] (3610:3610:3610) (3722:3722:3722))
        (PORT clk (2514:2514:2514) (2535:2535:2535))
        (PORT stall (4142:4142:4142) (3966:3966:3966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (872:872:872))
        (PORT datab (865:865:865) (935:935:935))
        (PORT datac (1435:1435:1435) (1460:1460:1460))
        (PORT datad (2186:2186:2186) (2284:2284:2284))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5852:5852:5852) (6315:6315:6315))
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1228:1228:1228))
        (PORT d[1] (1792:1792:1792) (1800:1800:1800))
        (PORT d[2] (4642:4642:4642) (4908:4908:4908))
        (PORT d[3] (1791:1791:1791) (1799:1799:1799))
        (PORT d[4] (1620:1620:1620) (1651:1651:1651))
        (PORT d[5] (3195:3195:3195) (3184:3184:3184))
        (PORT d[6] (2125:2125:2125) (2135:2135:2135))
        (PORT d[7] (2171:2171:2171) (2184:2184:2184))
        (PORT d[8] (1916:1916:1916) (1923:1923:1923))
        (PORT d[9] (1898:1898:1898) (1914:1914:1914))
        (PORT d[10] (4558:4558:4558) (4665:4665:4665))
        (PORT d[11] (1827:1827:1827) (1829:1829:1829))
        (PORT d[12] (4136:4136:4136) (4115:4115:4115))
        (PORT clk (2570:2570:2570) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1338:1338:1338))
        (PORT clk (2570:2570:2570) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3792:3792:3792) (3820:3820:3820))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4250:4250:4250))
        (PORT d[1] (1172:1172:1172) (1164:1164:1164))
        (PORT d[2] (1642:1642:1642) (1608:1608:1608))
        (PORT d[3] (3011:3011:3011) (2937:2937:2937))
        (PORT d[4] (1132:1132:1132) (1130:1130:1130))
        (PORT d[5] (3044:3044:3044) (2990:2990:2990))
        (PORT d[6] (1190:1190:1190) (1189:1189:1189))
        (PORT d[7] (1213:1213:1213) (1212:1212:1212))
        (PORT d[8] (2520:2520:2520) (2496:2496:2496))
        (PORT d[9] (3500:3500:3500) (3563:3563:3563))
        (PORT d[10] (2764:2764:2764) (2934:2934:2934))
        (PORT d[11] (2450:2450:2450) (2422:2422:2422))
        (PORT d[12] (1814:1814:1814) (1804:1804:1804))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT stall (2172:2172:2172) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (5206:5206:5206))
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6415:6415:6415) (6457:6457:6457))
        (PORT d[1] (5955:5955:5955) (6302:6302:6302))
        (PORT d[2] (3863:3863:3863) (4100:4100:4100))
        (PORT d[3] (4483:4483:4483) (4738:4738:4738))
        (PORT d[4] (3150:3150:3150) (3212:3212:3212))
        (PORT d[5] (7294:7294:7294) (7164:7164:7164))
        (PORT d[6] (3868:3868:3868) (3954:3954:3954))
        (PORT d[7] (4810:4810:4810) (5099:5099:5099))
        (PORT d[8] (7114:7114:7114) (7045:7045:7045))
        (PORT d[9] (3617:3617:3617) (3581:3581:3581))
        (PORT d[10] (3930:3930:3930) (4094:4094:4094))
        (PORT d[11] (5690:5690:5690) (5945:5945:5945))
        (PORT d[12] (5724:5724:5724) (5782:5782:5782))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2546:2546:2546))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3743:3743:3743) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5730:5730:5730) (5767:5767:5767))
        (PORT d[1] (5075:5075:5075) (5157:5157:5157))
        (PORT d[2] (4658:4658:4658) (4746:4746:4746))
        (PORT d[3] (4041:4041:4041) (4328:4328:4328))
        (PORT d[4] (4621:4621:4621) (4778:4778:4778))
        (PORT d[5] (5756:5756:5756) (5797:5797:5797))
        (PORT d[6] (4328:4328:4328) (4394:4394:4394))
        (PORT d[7] (3457:3457:3457) (3661:3661:3661))
        (PORT d[8] (3956:3956:3956) (4201:4201:4201))
        (PORT d[9] (4599:4599:4599) (4687:4687:4687))
        (PORT d[10] (2587:2587:2587) (2675:2675:2675))
        (PORT d[11] (5128:5128:5128) (5146:5146:5146))
        (PORT d[12] (3576:3576:3576) (3632:3632:3632))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT stall (3113:3113:3113) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (871:871:871))
        (PORT datab (1651:1651:1651) (1634:1634:1634))
        (PORT datac (2562:2562:2562) (2636:2636:2636))
        (PORT datad (797:797:797) (844:844:844))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (494:494:494) (512:512:512))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1351:1351:1351))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (707:707:707) (766:766:766))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (808:808:808) (840:840:840))
        (PORT datac (1225:1225:1225) (1291:1291:1291))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6951:6951:6951))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5387:5387:5387))
        (PORT d[1] (4058:4058:4058) (4319:4319:4319))
        (PORT d[2] (4440:4440:4440) (4655:4655:4655))
        (PORT d[3] (3632:3632:3632) (3805:3805:3805))
        (PORT d[4] (3425:3425:3425) (3627:3627:3627))
        (PORT d[5] (4653:4653:4653) (4637:4637:4637))
        (PORT d[6] (6712:6712:6712) (6812:6812:6812))
        (PORT d[7] (3568:3568:3568) (3757:3757:3757))
        (PORT d[8] (8015:8015:8015) (8174:8174:8174))
        (PORT d[9] (8640:8640:8640) (8449:8449:8449))
        (PORT d[10] (4758:4758:4758) (4762:4762:4762))
        (PORT d[11] (3460:3460:3460) (3597:3597:3597))
        (PORT d[12] (5192:5192:5192) (5303:5303:5303))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3747:3747:3747))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2705:2705:2705))
        (PORT d[1] (4526:4526:4526) (4561:4561:4561))
        (PORT d[2] (4932:4932:4932) (4853:4853:4853))
        (PORT d[3] (3890:3890:3890) (4159:4159:4159))
        (PORT d[4] (4368:4368:4368) (4481:4481:4481))
        (PORT d[5] (5793:5793:5793) (5791:5791:5791))
        (PORT d[6] (4534:4534:4534) (4467:4467:4467))
        (PORT d[7] (2738:2738:2738) (2785:2785:2785))
        (PORT d[8] (3059:3059:3059) (3231:3231:3231))
        (PORT d[9] (4717:4717:4717) (4663:4663:4663))
        (PORT d[10] (3531:3531:3531) (3778:3778:3778))
        (PORT d[11] (4675:4675:4675) (4612:4612:4612))
        (PORT d[12] (3435:3435:3435) (3517:3517:3517))
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (PORT stall (3558:3558:3558) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (5792:5792:5792))
        (PORT clk (2511:2511:2511) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11082:11082:11082) (10725:10725:10725))
        (PORT d[1] (5075:5075:5075) (5355:5355:5355))
        (PORT d[2] (4472:4472:4472) (4663:4663:4663))
        (PORT d[3] (6152:6152:6152) (6362:6362:6362))
        (PORT d[4] (4149:4149:4149) (4401:4401:4401))
        (PORT d[5] (7281:7281:7281) (7362:7362:7362))
        (PORT d[6] (8184:8184:8184) (8167:8167:8167))
        (PORT d[7] (6417:6417:6417) (6674:6674:6674))
        (PORT d[8] (9802:9802:9802) (9960:9960:9960))
        (PORT d[9] (9449:9449:9449) (9171:9171:9171))
        (PORT d[10] (4777:4777:4777) (5098:5098:5098))
        (PORT d[11] (4455:4455:4455) (4630:4630:4630))
        (PORT d[12] (7605:7605:7605) (7715:7715:7715))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2679:2679:2679))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4355:4355:4355))
        (PORT d[1] (6495:6495:6495) (6652:6652:6652))
        (PORT d[2] (8165:8165:8165) (8167:8167:8167))
        (PORT d[3] (3744:3744:3744) (3933:3933:3933))
        (PORT d[4] (6721:6721:6721) (6685:6685:6685))
        (PORT d[5] (7618:7618:7618) (7696:7696:7696))
        (PORT d[6] (3832:3832:3832) (3972:3972:3972))
        (PORT d[7] (2652:2652:2652) (2782:2782:2782))
        (PORT d[8] (3084:3084:3084) (3221:3221:3221))
        (PORT d[9] (3906:3906:3906) (3997:3997:3997))
        (PORT d[10] (3144:3144:3144) (3353:3353:3353))
        (PORT d[11] (8092:8092:8092) (7948:7948:7948))
        (PORT d[12] (5070:5070:5070) (5234:5234:5234))
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (PORT stall (4246:4246:4246) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (872:872:872))
        (PORT datab (2879:2879:2879) (2884:2884:2884))
        (PORT datac (828:828:828) (895:895:895))
        (PORT datad (2504:2504:2504) (2584:2584:2584))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6972:6972:6972) (7469:7469:7469))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3032:3032:3032))
        (PORT d[1] (3195:3195:3195) (3387:3387:3387))
        (PORT d[2] (3508:3508:3508) (3582:3582:3582))
        (PORT d[3] (5510:5510:5510) (5744:5744:5744))
        (PORT d[4] (2759:2759:2759) (2905:2905:2905))
        (PORT d[5] (4464:4464:4464) (4443:4443:4443))
        (PORT d[6] (4616:4616:4616) (4580:4580:4580))
        (PORT d[7] (2533:2533:2533) (2586:2586:2586))
        (PORT d[8] (8108:8108:8108) (8028:8028:8028))
        (PORT d[9] (9454:9454:9454) (9299:9299:9299))
        (PORT d[10] (2599:2599:2599) (2628:2628:2628))
        (PORT d[11] (2268:2268:2268) (2320:2320:2320))
        (PORT d[12] (2685:2685:2685) (2718:2718:2718))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2261:2261:2261))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2961:2961:2961))
        (PORT d[1] (6131:6131:6131) (6221:6221:6221))
        (PORT d[2] (3037:3037:3037) (2947:2947:2947))
        (PORT d[3] (2316:2316:2316) (2438:2438:2438))
        (PORT d[4] (2552:2552:2552) (2544:2544:2544))
        (PORT d[5] (3560:3560:3560) (3697:3697:3697))
        (PORT d[6] (2885:2885:2885) (2817:2817:2817))
        (PORT d[7] (2535:2535:2535) (2625:2625:2625))
        (PORT d[8] (2257:2257:2257) (2294:2294:2294))
        (PORT d[9] (4275:4275:4275) (4194:4194:4194))
        (PORT d[10] (3014:3014:3014) (3137:3137:3137))
        (PORT d[11] (2905:2905:2905) (2839:2839:2839))
        (PORT d[12] (4030:4030:4030) (4184:4184:4184))
        (PORT clk (2531:2531:2531) (2563:2563:2563))
        (PORT stall (3208:3208:3208) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (5511:5511:5511))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10696:10696:10696) (10339:10339:10339))
        (PORT d[1] (4727:4727:4727) (5011:5011:5011))
        (PORT d[2] (4094:4094:4094) (4289:4289:4289))
        (PORT d[3] (5787:5787:5787) (5998:5998:5998))
        (PORT d[4] (4155:4155:4155) (4401:4401:4401))
        (PORT d[5] (7011:7011:7011) (7119:7119:7119))
        (PORT d[6] (8427:8427:8427) (8392:8392:8392))
        (PORT d[7] (6098:6098:6098) (6357:6357:6357))
        (PORT d[8] (9436:9436:9436) (9599:9599:9599))
        (PORT d[9] (9096:9096:9096) (8821:8821:8821))
        (PORT d[10] (6299:6299:6299) (6368:6368:6368))
        (PORT d[11] (4121:4121:4121) (4297:4297:4297))
        (PORT d[12] (7262:7262:7262) (7366:7366:7366))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2731:2731:2731))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3998:3998:3998))
        (PORT d[1] (6154:6154:6154) (6318:6318:6318))
        (PORT d[2] (7850:7850:7850) (7858:7858:7858))
        (PORT d[3] (3171:3171:3171) (3383:3383:3383))
        (PORT d[4] (6583:6583:6583) (6524:6524:6524))
        (PORT d[5] (6645:6645:6645) (6751:6751:6751))
        (PORT d[6] (3357:3357:3357) (3485:3485:3485))
        (PORT d[7] (2671:2671:2671) (2804:2804:2804))
        (PORT d[8] (3063:3063:3063) (3195:3195:3195))
        (PORT d[9] (3868:3868:3868) (3954:3954:3954))
        (PORT d[10] (3213:3213:3213) (3425:3425:3425))
        (PORT d[11] (8053:8053:8053) (7905:7905:7905))
        (PORT d[12] (4135:4135:4135) (4331:4331:4331))
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT stall (4221:4221:4221) (4002:4002:4002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1676:1676:1676))
        (PORT datab (1476:1476:1476) (1525:1525:1525))
        (PORT datac (1515:1515:1515) (1583:1583:1583))
        (PORT datad (2281:2281:2281) (2394:2394:2394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1331:1331:1331) (1320:1320:1320))
        (PORT datac (1226:1226:1226) (1291:1291:1291))
        (PORT datad (1528:1528:1528) (1493:1493:1493))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1042:1042:1042))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (768:768:768) (806:806:806))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1035:1035:1035))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1225:1225:1225) (1290:1290:1290))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (824:824:824))
        (PORT datab (1225:1225:1225) (1255:1255:1255))
        (PORT datad (1137:1137:1137) (1208:1208:1208))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5354:5354:5354) (5810:5810:5810))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (381:381:381))
        (PORT datab (721:721:721) (755:755:755))
        (PORT datad (996:996:996) (984:984:984))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1106:1106:1106))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (1311:1311:1311) (1325:1325:1325))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~6feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4617:4617:4617) (5026:5026:5026))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (5760:5760:5760))
        (PORT clk (2581:2581:2581) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1180:1180:1180))
        (PORT d[1] (1432:1432:1432) (1438:1438:1438))
        (PORT d[2] (1157:1157:1157) (1187:1187:1187))
        (PORT d[3] (1749:1749:1749) (1745:1745:1745))
        (PORT d[4] (1224:1224:1224) (1251:1251:1251))
        (PORT d[5] (2820:2820:2820) (2833:2833:2833))
        (PORT d[6] (1458:1458:1458) (1475:1475:1475))
        (PORT d[7] (1183:1183:1183) (1222:1222:1222))
        (PORT d[8] (1524:1524:1524) (1534:1534:1534))
        (PORT d[9] (2121:2121:2121) (2117:2117:2117))
        (PORT d[10] (1240:1240:1240) (1271:1271:1271))
        (PORT d[11] (1815:1815:1815) (1820:1820:1820))
        (PORT d[12] (1472:1472:1472) (1473:1473:1473))
        (PORT clk (2577:2577:2577) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1565:1565:1565))
        (PORT clk (2577:2577:2577) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3799:3799:3799) (3826:3826:3826))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (865:865:865))
        (PORT d[1] (828:828:828) (827:827:827))
        (PORT d[2] (816:816:816) (809:809:809))
        (PORT d[3] (1467:1467:1467) (1458:1458:1458))
        (PORT d[4] (798:798:798) (800:800:800))
        (PORT d[5] (3385:3385:3385) (3330:3330:3330))
        (PORT d[6] (849:849:849) (852:852:852))
        (PORT d[7] (1773:1773:1773) (1737:1737:1737))
        (PORT d[8] (1850:1850:1850) (1851:1851:1851))
        (PORT d[9] (777:777:777) (772:772:772))
        (PORT d[10] (782:782:782) (777:777:777))
        (PORT d[11] (2099:2099:2099) (2079:2079:2079))
        (PORT d[12] (789:789:789) (785:785:785))
        (PORT clk (2579:2579:2579) (2606:2606:2606))
        (PORT stall (1774:1774:1774) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5410:5410:5410) (5853:5853:5853))
        (PORT clk (2562:2562:2562) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8175:8175:8175) (8234:8234:8234))
        (PORT d[1] (5584:5584:5584) (5910:5910:5910))
        (PORT d[2] (6350:6350:6350) (6533:6533:6533))
        (PORT d[3] (6055:6055:6055) (6343:6343:6343))
        (PORT d[4] (5502:5502:5502) (5658:5658:5658))
        (PORT d[5] (7764:7764:7764) (7912:7912:7912))
        (PORT d[6] (7530:7530:7530) (7677:7677:7677))
        (PORT d[7] (4071:4071:4071) (4371:4371:4371))
        (PORT d[8] (9055:9055:9055) (9024:9024:9024))
        (PORT d[9] (6998:6998:6998) (7080:7080:7080))
        (PORT d[10] (4641:4641:4641) (4879:4879:4879))
        (PORT d[11] (6481:6481:6481) (6623:6623:6623))
        (PORT d[12] (7733:7733:7733) (7781:7781:7781))
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2897:2897:2897))
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6120:6120:6120) (6191:6191:6191))
        (PORT d[1] (6230:6230:6230) (6343:6343:6343))
        (PORT d[2] (6192:6192:6192) (6294:6294:6294))
        (PORT d[3] (3570:3570:3570) (3819:3819:3819))
        (PORT d[4] (5447:5447:5447) (5705:5705:5705))
        (PORT d[5] (7246:7246:7246) (7378:7378:7378))
        (PORT d[6] (2287:2287:2287) (2352:2352:2352))
        (PORT d[7] (4531:4531:4531) (4650:4650:4650))
        (PORT d[8] (3930:3930:3930) (4097:4097:4097))
        (PORT d[9] (5016:5016:5016) (5188:5188:5188))
        (PORT d[10] (2284:2284:2284) (2378:2378:2378))
        (PORT d[11] (6637:6637:6637) (6611:6611:6611))
        (PORT d[12] (4210:4210:4210) (4282:4282:4282))
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (PORT stall (3662:3662:3662) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1231:1231:1231))
        (PORT datab (1398:1398:1398) (1387:1387:1387))
        (PORT datac (1143:1143:1143) (1220:1220:1220))
        (PORT datad (4493:4493:4493) (4508:4508:4508))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5524:5524:5524))
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6998:6998:6998) (6997:6997:6997))
        (PORT d[1] (4613:4613:4613) (4797:4797:4797))
        (PORT d[2] (4560:4560:4560) (4781:4781:4781))
        (PORT d[3] (4799:4799:4799) (4988:4988:4988))
        (PORT d[4] (4727:4727:4727) (5000:5000:5000))
        (PORT d[5] (9020:9020:9020) (9255:9255:9255))
        (PORT d[6] (9576:9576:9576) (9851:9851:9851))
        (PORT d[7] (3704:3704:3704) (3969:3969:3969))
        (PORT d[8] (8411:8411:8411) (8509:8509:8509))
        (PORT d[9] (7797:7797:7797) (8011:8011:8011))
        (PORT d[10] (4341:4341:4341) (4553:4553:4553))
        (PORT d[11] (5145:5145:5145) (5344:5344:5344))
        (PORT d[12] (6874:6874:6874) (7043:7043:7043))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3320:3320:3320))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6646:6646:6646) (6686:6686:6686))
        (PORT d[1] (4240:4240:4240) (4316:4316:4316))
        (PORT d[2] (4794:4794:4794) (4938:4938:4938))
        (PORT d[3] (2595:2595:2595) (2706:2706:2706))
        (PORT d[4] (3411:3411:3411) (3473:3473:3473))
        (PORT d[5] (3364:3364:3364) (3420:3420:3420))
        (PORT d[6] (5638:5638:5638) (5844:5844:5844))
        (PORT d[7] (4751:4751:4751) (5038:5038:5038))
        (PORT d[8] (4006:4006:4006) (4271:4271:4271))
        (PORT d[9] (3771:3771:3771) (3852:3852:3852))
        (PORT d[10] (6679:6679:6679) (6684:6684:6684))
        (PORT d[11] (7889:7889:7889) (7939:7939:7939))
        (PORT d[12] (3333:3333:3333) (3459:3459:3459))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT stall (2805:2805:2805) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (5459:5459:5459))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3780:3780:3780))
        (PORT d[1] (1502:1502:1502) (1518:1518:1518))
        (PORT d[2] (1772:1772:1772) (1783:1783:1783))
        (PORT d[3] (2822:2822:2822) (2897:2897:2897))
        (PORT d[4] (1278:1278:1278) (1305:1305:1305))
        (PORT d[5] (2517:2517:2517) (2523:2523:2523))
        (PORT d[6] (1809:1809:1809) (1829:1829:1829))
        (PORT d[7] (1542:1542:1542) (1565:1565:1565))
        (PORT d[8] (1921:1921:1921) (1935:1935:1935))
        (PORT d[9] (1737:1737:1737) (1737:1737:1737))
        (PORT d[10] (1611:1611:1611) (1636:1636:1636))
        (PORT d[11] (1550:1550:1550) (1566:1566:1566))
        (PORT d[12] (1569:1569:1569) (1591:1591:1591))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1547:1547:1547))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3816:3816:3816))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (892:892:892))
        (PORT d[1] (1184:1184:1184) (1191:1191:1191))
        (PORT d[2] (1706:1706:1706) (1653:1653:1653))
        (PORT d[3] (1139:1139:1139) (1135:1135:1135))
        (PORT d[4] (1522:1522:1522) (1514:1514:1514))
        (PORT d[5] (4293:4293:4293) (4433:4433:4433))
        (PORT d[6] (1231:1231:1231) (1231:1231:1231))
        (PORT d[7] (1170:1170:1170) (1162:1162:1162))
        (PORT d[8] (1848:1848:1848) (1846:1846:1846))
        (PORT d[9] (1387:1387:1387) (1360:1360:1360))
        (PORT d[10] (3333:3333:3333) (3451:3451:3451))
        (PORT d[11] (1485:1485:1485) (1473:1473:1473))
        (PORT d[12] (1422:1422:1422) (1405:1405:1405))
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (PORT stall (1461:1461:1461) (1510:1510:1510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2538:2538:2538))
        (PORT datab (1187:1187:1187) (1255:1255:1255))
        (PORT datac (1112:1112:1112) (1186:1186:1186))
        (PORT datad (1264:1264:1264) (1229:1229:1229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (7767:7767:7767))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8791:8791:8791) (8739:8739:8739))
        (PORT d[1] (2836:2836:2836) (3016:3016:3016))
        (PORT d[2] (4509:4509:4509) (4667:4667:4667))
        (PORT d[3] (5196:5196:5196) (5406:5406:5406))
        (PORT d[4] (3835:3835:3835) (4044:4044:4044))
        (PORT d[5] (8589:8589:8589) (8691:8691:8691))
        (PORT d[6] (7987:7987:7987) (8187:8187:8187))
        (PORT d[7] (2803:2803:2803) (2933:2933:2933))
        (PORT d[8] (8008:8008:8008) (8141:8141:8141))
        (PORT d[9] (6888:6888:6888) (7121:7121:7121))
        (PORT d[10] (6476:6476:6476) (6576:6576:6576))
        (PORT d[11] (3048:3048:3048) (3169:3169:3169))
        (PORT d[12] (8829:8829:8829) (8917:8917:8917))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2899:2899:2899))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1905:1905:1905))
        (PORT d[1] (2758:2758:2758) (2689:2689:2689))
        (PORT d[2] (8743:8743:8743) (8647:8647:8647))
        (PORT d[3] (3279:3279:3279) (3379:3379:3379))
        (PORT d[4] (2638:2638:2638) (2663:2663:2663))
        (PORT d[5] (4179:4179:4179) (4265:4265:4265))
        (PORT d[6] (4378:4378:4378) (4655:4655:4655))
        (PORT d[7] (3485:3485:3485) (3662:3662:3662))
        (PORT d[8] (3808:3808:3808) (3909:3909:3909))
        (PORT d[9] (2544:2544:2544) (2574:2574:2574))
        (PORT d[10] (4204:4204:4204) (4401:4401:4401))
        (PORT d[11] (2467:2467:2467) (2491:2491:2491))
        (PORT d[12] (4204:4204:4204) (4358:4358:4358))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT stall (2559:2559:2559) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6628:6628:6628) (7144:7144:7144))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5447:5447:5447) (5402:5402:5402))
        (PORT d[1] (3782:3782:3782) (4061:4061:4061))
        (PORT d[2] (4601:4601:4601) (4838:4838:4838))
        (PORT d[3] (3328:3328:3328) (3509:3509:3509))
        (PORT d[4] (3817:3817:3817) (4014:4014:4014))
        (PORT d[5] (4664:4664:4664) (4652:4652:4652))
        (PORT d[6] (4812:4812:4812) (4772:4772:4772))
        (PORT d[7] (3948:3948:3948) (4159:4159:4159))
        (PORT d[8] (8032:8032:8032) (8200:8200:8200))
        (PORT d[9] (7723:7723:7723) (7567:7567:7567))
        (PORT d[10] (4766:4766:4766) (4775:4775:4775))
        (PORT d[11] (3389:3389:3389) (3522:3522:3522))
        (PORT d[12] (5929:5929:5929) (6036:6036:6036))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2829:2829:2829))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3793:3793:3793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (3103:3103:3103))
        (PORT d[1] (4315:4315:4315) (4357:4357:4357))
        (PORT d[2] (4942:4942:4942) (4870:4870:4870))
        (PORT d[3] (4270:4270:4270) (4531:4531:4531))
        (PORT d[4] (4752:4752:4752) (4868:4868:4868))
        (PORT d[5] (3575:3575:3575) (3714:3714:3714))
        (PORT d[6] (3693:3693:3693) (3949:3949:3949))
        (PORT d[7] (3499:3499:3499) (3555:3555:3555))
        (PORT d[8] (4114:4114:4114) (4277:4277:4277))
        (PORT d[9] (4637:4637:4637) (4581:4581:4581))
        (PORT d[10] (3934:3934:3934) (4191:4191:4191))
        (PORT d[11] (4684:4684:4684) (4622:4622:4622))
        (PORT d[12] (3227:3227:3227) (3308:3308:3308))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT stall (2824:2824:2824) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1810:1810:1810))
        (PORT datab (1183:1183:1183) (1251:1251:1251))
        (PORT datac (1118:1118:1118) (1193:1193:1193))
        (PORT datad (3408:3408:3408) (3302:3302:3302))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5922:5922:5922))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6313:6313:6313) (6182:6182:6182))
        (PORT d[1] (4516:4516:4516) (4758:4758:4758))
        (PORT d[2] (3448:3448:3448) (3632:3632:3632))
        (PORT d[3] (4311:4311:4311) (4542:4542:4542))
        (PORT d[4] (3650:3650:3650) (3825:3825:3825))
        (PORT d[5] (6011:6011:6011) (6064:6064:6064))
        (PORT d[6] (5630:5630:5630) (5638:5638:5638))
        (PORT d[7] (4251:4251:4251) (4484:4484:4484))
        (PORT d[8] (5783:5783:5783) (5642:5642:5642))
        (PORT d[9] (6240:6240:6240) (6126:6126:6126))
        (PORT d[10] (4890:4890:4890) (4932:4932:4932))
        (PORT d[11] (3958:3958:3958) (4080:4080:4080))
        (PORT d[12] (5546:5546:5546) (5624:5624:5624))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2646:2646:2646))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3780:3780:3780))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2494:2494:2494))
        (PORT d[1] (5440:5440:5440) (5587:5587:5587))
        (PORT d[2] (6630:6630:6630) (6580:6580:6580))
        (PORT d[3] (4683:4683:4683) (4999:4999:4999))
        (PORT d[4] (5305:5305:5305) (5204:5204:5204))
        (PORT d[5] (5864:5864:5864) (5913:5913:5913))
        (PORT d[6] (3590:3590:3590) (3795:3795:3795))
        (PORT d[7] (3545:3545:3545) (3646:3646:3646))
        (PORT d[8] (3006:3006:3006) (3124:3124:3124))
        (PORT d[9] (3887:3887:3887) (3972:3972:3972))
        (PORT d[10] (2627:2627:2627) (2754:2754:2754))
        (PORT d[11] (5969:5969:5969) (5787:5787:5787))
        (PORT d[12] (3684:3684:3684) (3844:3844:3844))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT stall (4122:4122:4122) (3933:3933:3933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5466:5466:5466))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10327:10327:10327) (9974:9974:9974))
        (PORT d[1] (4746:4746:4746) (5030:5030:5030))
        (PORT d[2] (3743:3743:3743) (3937:3937:3937))
        (PORT d[3] (5803:5803:5803) (6016:6016:6016))
        (PORT d[4] (4081:4081:4081) (4317:4317:4317))
        (PORT d[5] (7035:7035:7035) (7144:7144:7144))
        (PORT d[6] (7591:7591:7591) (7586:7586:7586))
        (PORT d[7] (5729:5729:5729) (5985:5985:5985))
        (PORT d[8] (9452:9452:9452) (9616:9616:9616))
        (PORT d[9] (8784:8784:8784) (8514:8514:8514))
        (PORT d[10] (6292:6292:6292) (6360:6360:6360))
        (PORT d[11] (4111:4111:4111) (4287:4287:4287))
        (PORT d[12] (6932:6932:6932) (7045:7045:7045))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2883:2883:2883))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3639:3639:3639))
        (PORT d[1] (6119:6119:6119) (6274:6274:6274))
        (PORT d[2] (7480:7480:7480) (7489:7489:7489))
        (PORT d[3] (3529:3529:3529) (3783:3783:3783))
        (PORT d[4] (6722:6722:6722) (6680:6680:6680))
        (PORT d[5] (6949:6949:6949) (7035:7035:7035))
        (PORT d[6] (3123:3123:3123) (3271:3271:3271))
        (PORT d[7] (2711:2711:2711) (2848:2848:2848))
        (PORT d[8] (2729:2729:2729) (2866:2866:2866))
        (PORT d[9] (3876:3876:3876) (3962:3962:3962))
        (PORT d[10] (3179:3179:3179) (3391:3391:3391))
        (PORT d[11] (7414:7414:7414) (7273:7273:7273))
        (PORT d[12] (4152:4152:4152) (4352:4352:4352))
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT stall (4535:4535:4535) (4328:4328:4328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1237:1237:1237))
        (PORT datab (2194:2194:2194) (2292:2292:2292))
        (PORT datac (1140:1140:1140) (1217:1217:1217))
        (PORT datad (2473:2473:2473) (2576:2576:2576))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7227:7227:7227) (7868:7868:7868))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6629:6629:6629) (6589:6589:6589))
        (PORT d[1] (2883:2883:2883) (2973:2973:2973))
        (PORT d[2] (3062:3062:3062) (3218:3218:3218))
        (PORT d[3] (3791:3791:3791) (4011:4011:4011))
        (PORT d[4] (5178:5178:5178) (5412:5412:5412))
        (PORT d[5] (8624:8624:8624) (8826:8826:8826))
        (PORT d[6] (8997:8997:8997) (9240:9240:9240))
        (PORT d[7] (3830:3830:3830) (3983:3983:3983))
        (PORT d[8] (2716:2716:2716) (2849:2849:2849))
        (PORT d[9] (8177:8177:8177) (8345:8345:8345))
        (PORT d[10] (4434:4434:4434) (4576:4576:4576))
        (PORT d[11] (2986:2986:2986) (3138:3138:3138))
        (PORT d[12] (7916:7916:7916) (8102:8102:8102))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2473:2473:2473))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6986:6986:6986) (6982:6982:6982))
        (PORT d[1] (4274:4274:4274) (4332:4332:4332))
        (PORT d[2] (4671:4671:4671) (4754:4754:4754))
        (PORT d[3] (3065:3065:3065) (3226:3226:3226))
        (PORT d[4] (3002:3002:3002) (3044:3044:3044))
        (PORT d[5] (4829:4829:4829) (4938:4938:4938))
        (PORT d[6] (5385:5385:5385) (5579:5579:5579))
        (PORT d[7] (3489:3489:3489) (3702:3702:3702))
        (PORT d[8] (3482:3482:3482) (3515:3515:3515))
        (PORT d[9] (4423:4423:4423) (4551:4551:4551))
        (PORT d[10] (7063:7063:7063) (7028:7028:7028))
        (PORT d[11] (4064:4064:4064) (3986:3986:3986))
        (PORT d[12] (3851:3851:3851) (3884:3884:3884))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT stall (2800:2800:2800) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6842:6842:6842) (7458:7458:7458))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8808:8808:8808) (8757:8757:8757))
        (PORT d[1] (2803:2803:2803) (2981:2981:2981))
        (PORT d[2] (4455:4455:4455) (4603:4603:4603))
        (PORT d[3] (6490:6490:6490) (6666:6666:6666))
        (PORT d[4] (3865:3865:3865) (4056:4056:4056))
        (PORT d[5] (8185:8185:8185) (8284:8284:8284))
        (PORT d[6] (7997:7997:7997) (8201:8201:8201))
        (PORT d[7] (2859:2859:2859) (2994:2994:2994))
        (PORT d[8] (3105:3105:3105) (3262:3262:3262))
        (PORT d[9] (6870:6870:6870) (7101:7101:7101))
        (PORT d[10] (7915:7915:7915) (8030:8030:8030))
        (PORT d[11] (3015:3015:3015) (3135:3135:3135))
        (PORT d[12] (9174:9174:9174) (9263:9263:9263))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2471:2471:2471))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1885:1885:1885))
        (PORT d[1] (4649:4649:4649) (4697:4697:4697))
        (PORT d[2] (8724:8724:8724) (8631:8631:8631))
        (PORT d[3] (3279:3279:3279) (3378:3378:3378))
        (PORT d[4] (2936:2936:2936) (2955:2955:2955))
        (PORT d[5] (4223:4223:4223) (4311:4311:4311))
        (PORT d[6] (4358:4358:4358) (4633:4633:4633))
        (PORT d[7] (3408:3408:3408) (3579:3579:3579))
        (PORT d[8] (3775:3775:3775) (3874:3874:3874))
        (PORT d[9] (4013:4013:4013) (4130:4130:4130))
        (PORT d[10] (4574:4574:4574) (4878:4878:4878))
        (PORT d[11] (2861:2861:2861) (2884:2884:2884))
        (PORT d[12] (4204:4204:4204) (4357:4357:4357))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT stall (2262:2262:2262) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1834:1834:1834))
        (PORT datab (2198:2198:2198) (2250:2250:2250))
        (PORT datac (1817:1817:1817) (1767:1767:1767))
        (PORT datad (1447:1447:1447) (1509:1509:1509))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5439:5439:5439) (5865:5865:5865))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8875:8875:8875) (8929:8929:8929))
        (PORT d[1] (5169:5169:5169) (5501:5501:5501))
        (PORT d[2] (5635:5635:5635) (5820:5820:5820))
        (PORT d[3] (7194:7194:7194) (7402:7402:7402))
        (PORT d[4] (5211:5211:5211) (5459:5459:5459))
        (PORT d[5] (7406:7406:7406) (7555:7555:7555))
        (PORT d[6] (9260:9260:9260) (9242:9242:9242))
        (PORT d[7] (7228:7228:7228) (7495:7495:7495))
        (PORT d[8] (10846:10846:10846) (11001:11001:11001))
        (PORT d[9] (7381:7381:7381) (7466:7466:7466))
        (PORT d[10] (4446:4446:4446) (4740:4740:4740))
        (PORT d[11] (5471:5471:5471) (5641:5641:5641))
        (PORT d[12] (8609:8609:8609) (8712:8712:8712))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2573:2573:2573))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5388:5388:5388))
        (PORT d[1] (7539:7539:7539) (7702:7702:7702))
        (PORT d[2] (9215:9215:9215) (9218:9218:9218))
        (PORT d[3] (3958:3958:3958) (4211:4211:4211))
        (PORT d[4] (7831:7831:7831) (7799:7799:7799))
        (PORT d[5] (8680:8680:8680) (8751:8751:8751))
        (PORT d[6] (4988:4988:4988) (5122:5122:5122))
        (PORT d[7] (3774:3774:3774) (3896:3896:3896))
        (PORT d[8] (3164:3164:3164) (3331:3331:3331))
        (PORT d[9] (5002:5002:5002) (5081:5081:5081))
        (PORT d[10] (4289:4289:4289) (4500:4500:4500))
        (PORT d[11] (8192:8192:8192) (8097:8097:8097))
        (PORT d[12] (6099:6099:6099) (6254:6254:6254))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT stall (4020:4020:4020) (3865:3865:3865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (5448:5448:5448))
        (PORT clk (2532:2532:2532) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11410:11410:11410) (11050:11050:11050))
        (PORT d[1] (4429:4429:4429) (4757:4757:4757))
        (PORT d[2] (4876:4876:4876) (5065:5065:5065))
        (PORT d[3] (6502:6502:6502) (6711:6711:6711))
        (PORT d[4] (4504:4504:4504) (4756:4756:4756))
        (PORT d[5] (7774:7774:7774) (7918:7918:7918))
        (PORT d[6] (8531:8531:8531) (8511:8511:8511))
        (PORT d[7] (6511:6511:6511) (6784:6784:6784))
        (PORT d[8] (10172:10172:10172) (10336:10336:10336))
        (PORT d[9] (9826:9826:9826) (9549:9549:9549))
        (PORT d[10] (6973:6973:6973) (7033:7033:7033))
        (PORT d[11] (4789:4789:4789) (4962:4962:4962))
        (PORT d[12] (7958:7958:7958) (8067:8067:8067))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3052:3052:3052))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4727:4727:4727))
        (PORT d[1] (6849:6849:6849) (7007:7007:7007))
        (PORT d[2] (8517:8517:8517) (8520:8520:8520))
        (PORT d[3] (3484:3484:3484) (3693:3693:3693))
        (PORT d[4] (7093:7093:7093) (7057:7057:7057))
        (PORT d[5] (7975:7975:7975) (8052:8052:8052))
        (PORT d[6] (4192:4192:4192) (4330:4330:4330))
        (PORT d[7] (3077:3077:3077) (3208:3208:3208))
        (PORT d[8] (3092:3092:3092) (3258:3258:3258))
        (PORT d[9] (4574:4574:4574) (4654:4654:4654))
        (PORT d[10] (3610:3610:3610) (3826:3826:3826))
        (PORT d[11] (7450:7450:7450) (7357:7357:7357))
        (PORT d[12] (5416:5416:5416) (5578:5578:5578))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
        (PORT stall (4114:4114:4114) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1833:1833:1833))
        (PORT datab (1482:1482:1482) (1555:1555:1555))
        (PORT datac (2016:2016:2016) (2061:2061:2061))
        (PORT datad (2423:2423:2423) (2510:2510:2510))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1421:1421:1421) (1483:1483:1483))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1558:1558:1558) (1592:1592:1592))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7500:7500:7500) (8121:8121:8121))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7575:7575:7575) (7525:7525:7525))
        (PORT d[1] (3173:3173:3173) (3352:3352:3352))
        (PORT d[2] (4125:4125:4125) (4286:4286:4286))
        (PORT d[3] (2826:2826:2826) (2863:2863:2863))
        (PORT d[4] (3476:3476:3476) (3622:3622:3622))
        (PORT d[5] (3025:3025:3025) (3031:3031:3031))
        (PORT d[6] (7202:7202:7202) (7145:7145:7145))
        (PORT d[7] (2749:2749:2749) (2873:2873:2873))
        (PORT d[8] (1862:1862:1862) (1885:1885:1885))
        (PORT d[9] (6911:6911:6911) (7187:7187:7187))
        (PORT d[10] (7220:7220:7220) (7202:7202:7202))
        (PORT d[11] (2636:2636:2636) (2711:2711:2711))
        (PORT d[12] (2131:2131:2131) (2170:2170:2170))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1906:1906:1906))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3802:3802:3802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5173:5173:5173))
        (PORT d[1] (4289:4289:4289) (4291:4291:4291))
        (PORT d[2] (5074:5074:5074) (5002:5002:5002))
        (PORT d[3] (2770:2770:2770) (2809:2809:2809))
        (PORT d[4] (2318:2318:2318) (2296:2296:2296))
        (PORT d[5] (1910:1910:1910) (1881:1881:1881))
        (PORT d[6] (3212:3212:3212) (3424:3424:3424))
        (PORT d[7] (1975:1975:1975) (2006:2006:2006))
        (PORT d[8] (3397:3397:3397) (3521:3521:3521))
        (PORT d[9] (2916:2916:2916) (2863:2863:2863))
        (PORT d[10] (3229:3229:3229) (3471:3471:3471))
        (PORT d[11] (4705:4705:4705) (4645:4645:4645))
        (PORT d[12] (3893:3893:3893) (4056:4056:4056))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT stall (2577:2577:2577) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5520:5520:5520))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11775:11775:11775) (11411:11411:11411))
        (PORT d[1] (4808:4808:4808) (5138:5138:5138))
        (PORT d[2] (5258:5258:5258) (5448:5448:5448))
        (PORT d[3] (6821:6821:6821) (7029:7029:7029))
        (PORT d[4] (4885:4885:4885) (5120:5120:5120))
        (PORT d[5] (7499:7499:7499) (7656:7656:7656))
        (PORT d[6] (8917:8917:8917) (8902:8902:8902))
        (PORT d[7] (7199:7199:7199) (7460:7460:7460))
        (PORT d[8] (10514:10514:10514) (10678:10678:10678))
        (PORT d[9] (10750:10750:10750) (10438:10438:10438))
        (PORT d[10] (7626:7626:7626) (7674:7674:7674))
        (PORT d[11] (5138:5138:5138) (5311:5311:5311))
        (PORT d[12] (8334:8334:8334) (8442:8442:8442))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3192:3192:3192))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (5092:5092:5092))
        (PORT d[1] (7195:7195:7195) (7361:7361:7361))
        (PORT d[2] (8903:8903:8903) (8910:8910:8910))
        (PORT d[3] (3942:3942:3942) (4195:4195:4195))
        (PORT d[4] (7438:7438:7438) (7402:7402:7402))
        (PORT d[5] (8627:8627:8627) (8692:8692:8692))
        (PORT d[6] (4615:4615:4615) (4753:4753:4753))
        (PORT d[7] (3403:3403:3403) (3528:3528:3528))
        (PORT d[8] (4114:4114:4114) (4237:4237:4237))
        (PORT d[9] (4651:4651:4651) (4735:4735:4735))
        (PORT d[10] (3934:3934:3934) (4149:4149:4149))
        (PORT d[11] (7505:7505:7505) (7412:7412:7412))
        (PORT d[12] (5800:5800:5800) (5965:5965:5965))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT stall (4368:4368:4368) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1265:1265:1265))
        (PORT datab (1184:1184:1184) (1252:1252:1252))
        (PORT datac (1117:1117:1117) (1192:1192:1192))
        (PORT datad (2485:2485:2485) (2537:2537:2537))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (701:701:701) (685:685:685))
        (PORT datac (1045:1045:1045) (1043:1043:1043))
        (PORT datad (369:369:369) (371:371:371))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (418:418:418))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1054:1054:1054) (1098:1098:1098))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6374:6374:6374) (6944:6944:6944))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6587:6587:6587) (6523:6523:6523))
        (PORT d[1] (4815:4815:4815) (5109:5109:5109))
        (PORT d[2] (4092:4092:4092) (4251:4251:4251))
        (PORT d[3] (4421:4421:4421) (4600:4600:4600))
        (PORT d[4] (4838:4838:4838) (5063:5063:5063))
        (PORT d[5] (6484:6484:6484) (6431:6431:6431))
        (PORT d[6] (6993:6993:6993) (7092:7092:7092))
        (PORT d[7] (3923:3923:3923) (4118:4118:4118))
        (PORT d[8] (9020:9020:9020) (9174:9174:9174))
        (PORT d[9] (9471:9471:9471) (9289:9289:9289))
        (PORT d[10] (6234:6234:6234) (6355:6355:6355))
        (PORT d[11] (4821:4821:4821) (4947:4947:4947))
        (PORT d[12] (6605:6605:6605) (6706:6706:6706))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3171:3171:3171))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3454:3454:3454))
        (PORT d[1] (4739:4739:4739) (4835:4835:4835))
        (PORT d[2] (6144:6144:6144) (6066:6066:6066))
        (PORT d[3] (3546:3546:3546) (3750:3750:3750))
        (PORT d[4] (4193:4193:4193) (4327:4327:4327))
        (PORT d[5] (3907:3907:3907) (4075:4075:4075))
        (PORT d[6] (5403:5403:5403) (5387:5387:5387))
        (PORT d[7] (2689:2689:2689) (2822:2822:2822))
        (PORT d[8] (2778:2778:2778) (2919:2919:2919))
        (PORT d[9] (4788:4788:4788) (4786:4786:4786))
        (PORT d[10] (3512:3512:3512) (3726:3726:3726))
        (PORT d[11] (3582:3582:3582) (3670:3670:3670))
        (PORT d[12] (4028:4028:4028) (4205:4205:4205))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
        (PORT stall (3394:3394:3394) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (6817:6817:6817))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5393:5393:5393) (5339:5339:5339))
        (PORT d[1] (3782:3782:3782) (4061:4061:4061))
        (PORT d[2] (4754:4754:4754) (4964:4964:4964))
        (PORT d[3] (3957:3957:3957) (4127:4127:4127))
        (PORT d[4] (3493:3493:3493) (3692:3692:3692))
        (PORT d[5] (4636:4636:4636) (4617:4617:4617))
        (PORT d[6] (6379:6379:6379) (6490:6490:6490))
        (PORT d[7] (3257:3257:3257) (3469:3469:3469))
        (PORT d[8] (5939:5939:5939) (5875:5875:5875))
        (PORT d[9] (8370:8370:8370) (8201:8201:8201))
        (PORT d[10] (4745:4745:4745) (4752:4752:4752))
        (PORT d[11] (3425:3425:3425) (3561:3561:3561))
        (PORT d[12] (5567:5567:5567) (5673:5673:5673))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3385:3385:3385))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2708:2708:2708))
        (PORT d[1] (4568:4568:4568) (4605:4605:4605))
        (PORT d[2] (4935:4935:4935) (4862:4862:4862))
        (PORT d[3] (4176:4176:4176) (4439:4439:4439))
        (PORT d[4] (4216:4216:4216) (4376:4376:4376))
        (PORT d[5] (6135:6135:6135) (6125:6125:6125))
        (PORT d[6] (4516:4516:4516) (4447:4447:4447))
        (PORT d[7] (2751:2751:2751) (2799:2799:2799))
        (PORT d[8] (3771:3771:3771) (3940:3940:3940))
        (PORT d[9] (4772:4772:4772) (4719:4719:4719))
        (PORT d[10] (3560:3560:3560) (3813:3813:3813))
        (PORT d[11] (4626:4626:4626) (4560:4560:4560))
        (PORT d[12] (3521:3521:3521) (3614:3614:3614))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT stall (3855:3855:3855) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2765:2765:2765) (2852:2852:2852))
        (PORT datab (1185:1185:1185) (1253:1253:1253))
        (PORT datac (1116:1116:1116) (1191:1191:1191))
        (PORT datad (3421:3421:3421) (3333:3333:3333))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1250:1250:1250) (1228:1228:1228))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6433:6433:6433) (7007:7007:7007))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7372:7372:7372) (7238:7238:7238))
        (PORT d[1] (4826:4826:4826) (5166:5166:5166))
        (PORT d[2] (3720:3720:3720) (3902:3902:3902))
        (PORT d[3] (4109:4109:4109) (4315:4315:4315))
        (PORT d[4] (4480:4480:4480) (4738:4738:4738))
        (PORT d[5] (7170:7170:7170) (7298:7298:7298))
        (PORT d[6] (7140:7140:7140) (7281:7281:7281))
        (PORT d[7] (3296:3296:3296) (3508:3508:3508))
        (PORT d[8] (8456:8456:8456) (8607:8607:8607))
        (PORT d[9] (9970:9970:9970) (9742:9742:9742))
        (PORT d[10] (6949:6949:6949) (7127:7127:7127))
        (PORT d[11] (3879:3879:3879) (4065:4065:4065))
        (PORT d[12] (5968:5968:5968) (6104:6104:6104))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3438:3438:3438))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3802:3802:3802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2902:2902:2902))
        (PORT d[1] (4773:4773:4773) (4887:4887:4887))
        (PORT d[2] (6877:6877:6877) (6724:6724:6724))
        (PORT d[3] (3094:3094:3094) (3261:3261:3261))
        (PORT d[4] (3871:3871:3871) (3994:3994:3994))
        (PORT d[5] (5743:5743:5743) (5730:5730:5730))
        (PORT d[6] (5303:5303:5303) (5313:5313:5313))
        (PORT d[7] (3508:3508:3508) (3718:3718:3718))
        (PORT d[8] (3156:3156:3156) (3323:3323:3323))
        (PORT d[9] (5186:5186:5186) (5222:5222:5222))
        (PORT d[10] (3701:3701:3701) (3978:3978:3978))
        (PORT d[11] (3951:3951:3951) (4073:4073:4073))
        (PORT d[12] (3871:3871:3871) (4059:4059:4059))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT stall (3653:3653:3653) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1231:1231:1231))
        (PORT datab (1083:1083:1083) (1083:1083:1083))
        (PORT datac (1144:1144:1144) (1221:1221:1221))
        (PORT datad (3244:3244:3244) (3379:3379:3379))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6324:6324:6324) (6878:6878:6878))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6112:6112:6112) (6038:6038:6038))
        (PORT d[1] (4481:4481:4481) (4752:4752:4752))
        (PORT d[2] (4973:4973:4973) (5211:5211:5211))
        (PORT d[3] (3722:3722:3722) (3902:3902:3902))
        (PORT d[4] (4539:4539:4539) (4735:4735:4735))
        (PORT d[5] (5376:5376:5376) (5362:5362:5362))
        (PORT d[6] (5445:5445:5445) (5400:5400:5400))
        (PORT d[7] (4013:4013:4013) (4225:4225:4225))
        (PORT d[8] (8497:8497:8497) (8671:8671:8671))
        (PORT d[9] (8438:8438:8438) (8276:8276:8276))
        (PORT d[10] (5497:5497:5497) (5499:5499:5499))
        (PORT d[11] (3545:3545:3545) (3702:3702:3702))
        (PORT d[12] (6310:6310:6310) (6414:6414:6414))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2442:2442:2442))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3798:3798:3798))
        (PORT d[1] (4339:4339:4339) (4388:4388:4388))
        (PORT d[2] (5322:5322:5322) (5247:5247:5247))
        (PORT d[3] (2521:2521:2521) (2622:2622:2622))
        (PORT d[4] (4522:4522:4522) (4683:4683:4683))
        (PORT d[5] (3634:3634:3634) (3777:3777:3777))
        (PORT d[6] (3493:3493:3493) (3441:3441:3441))
        (PORT d[7] (2978:2978:2978) (3101:3101:3101))
        (PORT d[8] (2669:2669:2669) (2765:2765:2765))
        (PORT d[9] (4663:4663:4663) (4594:4594:4594))
        (PORT d[10] (4261:4261:4261) (4509:4509:4509))
        (PORT d[11] (3613:3613:3613) (3558:3558:3558))
        (PORT d[12] (3236:3236:3236) (3316:3316:3316))
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (PORT stall (2775:2775:2775) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5350:5350:5350) (5762:5762:5762))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11418:11418:11418) (11059:11059:11059))
        (PORT d[1] (4449:4449:4449) (4764:4764:4764))
        (PORT d[2] (4882:4882:4882) (5072:5072:5072))
        (PORT d[3] (6809:6809:6809) (7012:7012:7012))
        (PORT d[4] (4903:4903:4903) (5156:5156:5156))
        (PORT d[5] (7740:7740:7740) (7893:7893:7893))
        (PORT d[6] (8551:8551:8551) (8534:8534:8534))
        (PORT d[7] (6823:6823:6823) (7086:7086:7086))
        (PORT d[8] (10809:10809:10809) (10966:10966:10966))
        (PORT d[9] (10386:10386:10386) (10077:10077:10077))
        (PORT d[10] (4450:4450:4450) (4738:4738:4738))
        (PORT d[11] (5131:5131:5131) (5297:5297:5297))
        (PORT d[12] (7956:7956:7956) (8067:8067:8067))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2905:2905:2905))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4705:4705:4705))
        (PORT d[1] (7185:7185:7185) (7346:7346:7346))
        (PORT d[2] (8526:8526:8526) (8530:8530:8530))
        (PORT d[3] (3797:3797:3797) (3986:3986:3986))
        (PORT d[4] (7412:7412:7412) (7373:7373:7373))
        (PORT d[5] (8287:8287:8287) (8359:8359:8359))
        (PORT d[6] (4227:4227:4227) (4367:4367:4367))
        (PORT d[7] (3085:3085:3085) (3217:3217:3217))
        (PORT d[8] (3780:3780:3780) (3911:3911:3911))
        (PORT d[9] (4660:4660:4660) (4744:4744:4744))
        (PORT d[10] (3561:3561:3561) (3773:3773:3773))
        (PORT d[11] (8418:8418:8418) (8268:8268:8268))
        (PORT d[12] (5455:5455:5455) (5621:5621:5621))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT stall (4381:4381:4381) (4241:4241:4241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (2039:2039:2039))
        (PORT datab (1502:1502:1502) (1571:1571:1571))
        (PORT datac (1865:1865:1865) (1923:1923:1923))
        (PORT datad (1811:1811:1811) (1861:1861:1861))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7185:7185:7185) (7824:7824:7824))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9119:9119:9119) (8984:8984:8984))
        (PORT d[1] (6657:6657:6657) (6990:6990:6990))
        (PORT d[2] (4359:4359:4359) (4464:4464:4464))
        (PORT d[3] (5518:5518:5518) (5743:5743:5743))
        (PORT d[4] (3848:3848:3848) (4062:4062:4062))
        (PORT d[5] (7788:7788:7788) (7898:7898:7898))
        (PORT d[6] (7653:7653:7653) (7792:7792:7792))
        (PORT d[7] (3672:3672:3672) (3846:3846:3846))
        (PORT d[8] (8769:8769:8769) (8932:8932:8932))
        (PORT d[9] (12948:12948:12948) (12658:12658:12658))
        (PORT d[10] (7265:7265:7265) (7470:7470:7470))
        (PORT d[11] (6039:6039:6039) (6212:6212:6212))
        (PORT d[12] (7677:7677:7677) (7805:7805:7805))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3203:3203:3203))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4718:4718:4718))
        (PORT d[1] (6196:6196:6196) (6329:6329:6329))
        (PORT d[2] (9208:9208:9208) (9031:9031:9031))
        (PORT d[3] (2347:2347:2347) (2482:2482:2482))
        (PORT d[4] (3421:3421:3421) (3512:3512:3512))
        (PORT d[5] (4041:4041:4041) (4153:4153:4153))
        (PORT d[6] (6156:6156:6156) (6212:6212:6212))
        (PORT d[7] (3866:3866:3866) (4048:4048:4048))
        (PORT d[8] (3203:3203:3203) (3390:3390:3390))
        (PORT d[9] (3413:3413:3413) (3560:3560:3560))
        (PORT d[10] (5291:5291:5291) (5542:5542:5542))
        (PORT d[11] (3612:3612:3612) (3703:3703:3703))
        (PORT d[12] (3758:3758:3758) (3894:3894:3894))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (PORT stall (3112:3112:3112) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5799:5799:5799))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8417:8417:8417) (8283:8283:8283))
        (PORT d[1] (3512:3512:3512) (3694:3694:3694))
        (PORT d[2] (3754:3754:3754) (3892:3892:3892))
        (PORT d[3] (4790:4790:4790) (4948:4948:4948))
        (PORT d[4] (2286:2286:2286) (2379:2379:2379))
        (PORT d[5] (8035:8035:8035) (8049:8049:8049))
        (PORT d[6] (6399:6399:6399) (6438:6438:6438))
        (PORT d[7] (5847:5847:5847) (6080:6080:6080))
        (PORT d[8] (3701:3701:3701) (3622:3622:3622))
        (PORT d[9] (3341:3341:3341) (3311:3311:3311))
        (PORT d[10] (6835:6835:6835) (6885:6885:6885))
        (PORT d[11] (3835:3835:3835) (4008:4008:4008))
        (PORT d[12] (7384:7384:7384) (7477:7477:7477))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2285:2285:2285))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3943:3943:3943))
        (PORT d[1] (4968:4968:4968) (5040:5040:5040))
        (PORT d[2] (7130:7130:7130) (7095:7095:7095))
        (PORT d[3] (2820:2820:2820) (2999:2999:2999))
        (PORT d[4] (3220:3220:3220) (3128:3128:3128))
        (PORT d[5] (3560:3560:3560) (3695:3695:3695))
        (PORT d[6] (3558:3558:3558) (3739:3739:3739))
        (PORT d[7] (2286:2286:2286) (2379:2379:2379))
        (PORT d[8] (2726:2726:2726) (2833:2833:2833))
        (PORT d[9] (3176:3176:3176) (3202:3202:3202))
        (PORT d[10] (2850:2850:2850) (2921:2921:2921))
        (PORT d[11] (7042:7042:7042) (6884:6884:6884))
        (PORT d[12] (5070:5070:5070) (5176:5176:5176))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (PORT stall (4215:4215:4215) (4036:4036:4036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2366:2366:2366))
        (PORT datab (1502:1502:1502) (1570:1570:1570))
        (PORT datac (1766:1766:1766) (1799:1799:1799))
        (PORT datad (1813:1813:1813) (1863:1863:1863))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (5369:5369:5369))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5195:5195:5195) (5167:5167:5167))
        (PORT d[1] (4108:4108:4108) (4300:4300:4300))
        (PORT d[2] (4564:4564:4564) (4809:4809:4809))
        (PORT d[3] (4729:4729:4729) (4888:4888:4888))
        (PORT d[4] (3928:3928:3928) (4144:4144:4144))
        (PORT d[5] (7895:7895:7895) (8089:8089:8089))
        (PORT d[6] (8872:8872:8872) (9195:9195:9195))
        (PORT d[7] (3630:3630:3630) (3877:3877:3877))
        (PORT d[8] (7594:7594:7594) (7643:7643:7643))
        (PORT d[9] (6451:6451:6451) (6639:6639:6639))
        (PORT d[10] (2777:2777:2777) (2939:2939:2939))
        (PORT d[11] (3568:3568:3568) (3824:3824:3824))
        (PORT d[12] (6549:6549:6549) (6747:6747:6747))
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2584:2584:2584))
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5500:5500:5500) (5499:5499:5499))
        (PORT d[1] (5120:5120:5120) (5245:5245:5245))
        (PORT d[2] (3239:3239:3239) (3325:3325:3325))
        (PORT d[3] (4499:4499:4499) (4662:4662:4662))
        (PORT d[4] (4530:4530:4530) (4689:4689:4689))
        (PORT d[5] (4823:4823:4823) (4911:4911:4911))
        (PORT d[6] (3895:3895:3895) (4097:4097:4097))
        (PORT d[7] (5209:5209:5209) (5590:5590:5590))
        (PORT d[8] (4495:4495:4495) (4509:4509:4509))
        (PORT d[9] (3956:3956:3956) (4079:4079:4079))
        (PORT d[10] (5579:5579:5579) (5563:5563:5563))
        (PORT d[11] (6714:6714:6714) (6709:6709:6709))
        (PORT d[12] (4273:4273:4273) (4368:4368:4368))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
        (PORT stall (3715:3715:3715) (3552:3552:3552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6765:6765:6765) (7356:7356:7356))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7937:7937:7937) (7888:7888:7888))
        (PORT d[1] (3107:3107:3107) (3257:3257:3257))
        (PORT d[2] (4481:4481:4481) (4637:4637:4637))
        (PORT d[3] (2502:2502:2502) (2544:2544:2544))
        (PORT d[4] (3829:3829:3829) (3976:3976:3976))
        (PORT d[5] (2986:2986:2986) (2985:2985:2985))
        (PORT d[6] (1453:1453:1453) (1483:1483:1483))
        (PORT d[7] (3102:3102:3102) (3224:3224:3224))
        (PORT d[8] (1726:1726:1726) (1746:1746:1746))
        (PORT d[9] (3467:3467:3467) (3487:3487:3487))
        (PORT d[10] (1756:1756:1756) (1789:1789:1789))
        (PORT d[11] (3019:3019:3019) (3101:3101:3101))
        (PORT d[12] (1721:1721:1721) (1757:1757:1757))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1835:1835:1835))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (5015:5015:5015))
        (PORT d[1] (1938:1938:1938) (1904:1904:1904))
        (PORT d[2] (2610:2610:2610) (2559:2559:2559))
        (PORT d[3] (1505:1505:1505) (1545:1545:1545))
        (PORT d[4] (1952:1952:1952) (1929:1929:1929))
        (PORT d[5] (1579:1579:1579) (1554:1554:1554))
        (PORT d[6] (4004:4004:4004) (4213:4213:4213))
        (PORT d[7] (1959:1959:1959) (1942:1942:1942))
        (PORT d[8] (3713:3713:3713) (3828:3828:3828))
        (PORT d[9] (3269:3269:3269) (3213:3213:3213))
        (PORT d[10] (3274:3274:3274) (3520:3520:3520))
        (PORT d[11] (1763:1763:1763) (1746:1746:1746))
        (PORT d[12] (4249:4249:4249) (4408:4408:4408))
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (PORT stall (2630:2630:2630) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2658:2658:2658) (2692:2692:2692))
        (PORT datab (1222:1222:1222) (1190:1190:1190))
        (PORT datac (1459:1459:1459) (1524:1524:1524))
        (PORT datad (1821:1821:1821) (1873:1873:1873))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (428:428:428))
        (PORT datab (1491:1491:1491) (1524:1524:1524))
        (PORT datac (1416:1416:1416) (1470:1470:1470))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (5483:5483:5483))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6137:6137:6137) (6110:6110:6110))
        (PORT d[1] (5764:5764:5764) (6032:6032:6032))
        (PORT d[2] (7399:7399:7399) (7547:7547:7547))
        (PORT d[3] (3068:3068:3068) (3126:3126:3126))
        (PORT d[4] (5371:5371:5371) (5595:5595:5595))
        (PORT d[5] (3088:3088:3088) (3088:3088:3088))
        (PORT d[6] (10018:10018:10018) (10392:10392:10392))
        (PORT d[7] (3989:3989:3989) (4231:4231:4231))
        (PORT d[8] (6452:6452:6452) (6431:6431:6431))
        (PORT d[9] (2369:2369:2369) (2379:2379:2379))
        (PORT d[10] (3480:3480:3480) (3628:3628:3628))
        (PORT d[11] (3577:3577:3577) (3795:3795:3795))
        (PORT d[12] (3415:3415:3415) (3412:3412:3412))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2538:2538:2538))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3784:3784:3784))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3553:3553:3553))
        (PORT d[1] (4483:4483:4483) (4446:4446:4446))
        (PORT d[2] (4332:4332:4332) (4428:4428:4428))
        (PORT d[3] (3656:3656:3656) (3788:3788:3788))
        (PORT d[4] (3869:3869:3869) (4015:4015:4015))
        (PORT d[5] (2526:2526:2526) (2476:2476:2476))
        (PORT d[6] (2851:2851:2851) (3031:3031:3031))
        (PORT d[7] (3537:3537:3537) (3755:3755:3755))
        (PORT d[8] (3912:3912:3912) (3943:3943:3943))
        (PORT d[9] (2788:2788:2788) (2805:2805:2805))
        (PORT d[10] (3234:3234:3234) (3448:3448:3448))
        (PORT d[11] (2621:2621:2621) (2586:2586:2586))
        (PORT d[12] (3749:3749:3749) (3878:3878:3878))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (PORT stall (2910:2910:2910) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7531:7531:7531) (8184:8184:8184))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3430:3430:3430))
        (PORT d[1] (3883:3883:3883) (4069:4069:4069))
        (PORT d[2] (4188:4188:4188) (4254:4254:4254))
        (PORT d[3] (3224:3224:3224) (3294:3294:3294))
        (PORT d[4] (3453:3453:3453) (3597:3597:3597))
        (PORT d[5] (1556:1556:1556) (1586:1586:1586))
        (PORT d[6] (2160:2160:2160) (2169:2169:2169))
        (PORT d[7] (1824:1824:1824) (1843:1843:1843))
        (PORT d[8] (2250:2250:2250) (2258:2258:2258))
        (PORT d[9] (2102:2102:2102) (2099:2099:2099))
        (PORT d[10] (2580:2580:2580) (2590:2590:2590))
        (PORT d[11] (1870:1870:1870) (1882:1882:1882))
        (PORT d[12] (1940:1940:1940) (1958:1958:1958))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1614:1614:1614))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3812:3812:3812))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1793:1793:1793))
        (PORT d[1] (1533:1533:1533) (1538:1538:1538))
        (PORT d[2] (2995:2995:2995) (2931:2931:2931))
        (PORT d[3] (2717:2717:2717) (2854:2854:2854))
        (PORT d[4] (1475:1475:1475) (1474:1474:1474))
        (PORT d[5] (3889:3889:3889) (4034:4034:4034))
        (PORT d[6] (2807:2807:2807) (2941:2941:2941))
        (PORT d[7] (3285:3285:3285) (3377:3377:3377))
        (PORT d[8] (2609:2609:2609) (2647:2647:2647))
        (PORT d[9] (1778:1778:1778) (1761:1761:1761))
        (PORT d[10] (2983:2983:2983) (3105:3105:3105))
        (PORT d[11] (2984:2984:2984) (2923:2923:2923))
        (PORT d[12] (2130:2130:2130) (2106:2106:2106))
        (PORT clk (2560:2560:2560) (2592:2592:2592))
        (PORT stall (3857:3857:3857) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1939:1939:1939))
        (PORT datab (1501:1501:1501) (1568:1568:1568))
        (PORT datac (1297:1297:1297) (1269:1269:1269))
        (PORT datad (1816:1816:1816) (1866:1866:1866))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1446:1446:1446) (1451:1451:1451))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4453:4453:4453))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4201:4201:4201))
        (PORT d[1] (4320:4320:4320) (4574:4574:4574))
        (PORT d[2] (5059:5059:5059) (5376:5376:5376))
        (PORT d[3] (3742:3742:3742) (3927:3927:3927))
        (PORT d[4] (3203:3203:3203) (3388:3388:3388))
        (PORT d[5] (4024:4024:4024) (3995:3995:3995))
        (PORT d[6] (9943:9943:9943) (10363:10363:10363))
        (PORT d[7] (5003:5003:5003) (5288:5288:5288))
        (PORT d[8] (4933:4933:4933) (4853:4853:4853))
        (PORT d[9] (4753:4753:4753) (4785:4785:4785))
        (PORT d[10] (2384:2384:2384) (2490:2490:2490))
        (PORT d[11] (4459:4459:4459) (4786:4786:4786))
        (PORT d[12] (4932:4932:4932) (4977:4977:4977))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2538:2538:2538))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3805:3805:3805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4854:4854:4854))
        (PORT d[1] (5151:5151:5151) (5280:5280:5280))
        (PORT d[2] (2398:2398:2398) (2420:2420:2420))
        (PORT d[3] (3576:3576:3576) (3827:3827:3827))
        (PORT d[4] (4653:4653:4653) (4832:4832:4832))
        (PORT d[5] (3907:3907:3907) (3830:3830:3830))
        (PORT d[6] (2772:2772:2772) (2933:2933:2933))
        (PORT d[7] (3705:3705:3705) (3906:3906:3906))
        (PORT d[8] (4017:4017:4017) (3956:3956:3956))
        (PORT d[9] (3905:3905:3905) (4011:4011:4011))
        (PORT d[10] (4563:4563:4563) (4556:4556:4556))
        (PORT d[11] (3722:3722:3722) (3668:3668:3668))
        (PORT d[12] (4750:4750:4750) (4932:4932:4932))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT stall (3209:3209:3209) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (5522:5522:5522))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8099:8099:8099) (7967:7967:7967))
        (PORT d[1] (2835:2835:2835) (3034:3034:3034))
        (PORT d[2] (3091:3091:3091) (3252:3252:3252))
        (PORT d[3] (4411:4411:4411) (4575:4575:4575))
        (PORT d[4] (5345:5345:5345) (5505:5505:5505))
        (PORT d[5] (8006:8006:8006) (8015:8015:8015))
        (PORT d[6] (6023:6023:6023) (6067:6067:6067))
        (PORT d[7] (5474:5474:5474) (5712:5712:5712))
        (PORT d[8] (4097:4097:4097) (4018:4018:4018))
        (PORT d[9] (3723:3723:3723) (3689:3689:3689))
        (PORT d[10] (6441:6441:6441) (6491:6491:6491))
        (PORT d[11] (4423:4423:4423) (4545:4545:4545))
        (PORT d[12] (7034:7034:7034) (7127:7127:7127))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2754:2754:2754))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3405:3405:3405) (3534:3534:3534))
        (PORT d[1] (6161:6161:6161) (6289:6289:6289))
        (PORT d[2] (6800:6800:6800) (6766:6766:6766))
        (PORT d[3] (2755:2755:2755) (2923:2923:2923))
        (PORT d[4] (6762:6762:6762) (6656:6656:6656))
        (PORT d[5] (5394:5394:5394) (5553:5553:5553))
        (PORT d[6] (3547:3547:3547) (3726:3726:3726))
        (PORT d[7] (2295:2295:2295) (2389:2389:2389))
        (PORT d[8] (2371:2371:2371) (2476:2476:2476))
        (PORT d[9] (3500:3500:3500) (3550:3550:3550))
        (PORT d[10] (2191:2191:2191) (2267:2267:2267))
        (PORT d[11] (6718:6718:6718) (6561:6561:6561))
        (PORT d[12] (4731:4731:4731) (4846:4846:4846))
        (PORT clk (2508:2508:2508) (2538:2538:2538))
        (PORT stall (3840:3840:3840) (3657:3657:3657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2596:2596:2596))
        (PORT datab (1551:1551:1551) (1621:1621:1621))
        (PORT datac (2602:2602:2602) (2557:2557:2557))
        (PORT datad (1563:1563:1563) (1621:1621:1621))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7526:7526:7526) (8140:8140:8140))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7816:7816:7816) (7775:7775:7775))
        (PORT d[1] (3613:3613:3613) (3699:3699:3699))
        (PORT d[2] (3420:3420:3420) (3575:3575:3575))
        (PORT d[3] (4867:4867:4867) (5081:5081:5081))
        (PORT d[4] (4190:4190:4190) (4397:4397:4397))
        (PORT d[5] (8532:8532:8532) (8631:8631:8631))
        (PORT d[6] (10129:10129:10129) (10361:10361:10361))
        (PORT d[7] (2815:2815:2815) (2984:2984:2984))
        (PORT d[8] (3690:3690:3690) (3791:3791:3791))
        (PORT d[9] (6874:6874:6874) (7068:7068:7068))
        (PORT d[10] (5484:5484:5484) (5621:5621:5621))
        (PORT d[11] (2674:2674:2674) (2805:2805:2805))
        (PORT d[12] (5839:5839:5839) (6005:6005:6005))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2018:2018:2018))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1872:1872:1872))
        (PORT d[1] (2744:2744:2744) (2659:2659:2659))
        (PORT d[2] (5405:5405:5405) (5488:5488:5488))
        (PORT d[3] (1765:1765:1765) (1796:1796:1796))
        (PORT d[4] (2899:2899:2899) (2890:2890:2890))
        (PORT d[5] (3402:3402:3402) (3374:3374:3374))
        (PORT d[6] (4827:4827:4827) (5110:5110:5110))
        (PORT d[7] (3814:3814:3814) (3985:3985:3985))
        (PORT d[8] (3565:3565:3565) (3743:3743:3743))
        (PORT d[9] (2172:2172:2172) (2204:2204:2204))
        (PORT d[10] (3802:3802:3802) (3996:3996:3996))
        (PORT d[11] (3084:3084:3084) (3096:3096:3096))
        (PORT d[12] (2840:2840:2840) (2885:2885:2885))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT stall (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5482:5482:5482) (5965:5965:5965))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4323:4323:4323))
        (PORT d[1] (3709:3709:3709) (3982:3982:3982))
        (PORT d[2] (4441:4441:4441) (4638:4638:4638))
        (PORT d[3] (4708:4708:4708) (4930:4930:4930))
        (PORT d[4] (3749:3749:3749) (3926:3926:3926))
        (PORT d[5] (4112:4112:4112) (4090:4090:4090))
        (PORT d[6] (4738:4738:4738) (4712:4712:4712))
        (PORT d[7] (3341:3341:3341) (3562:3562:3562))
        (PORT d[8] (6311:6311:6311) (6236:6236:6236))
        (PORT d[9] (7935:7935:7935) (7769:7769:7769))
        (PORT d[10] (3905:3905:3905) (3930:3930:3930))
        (PORT d[11] (2739:2739:2739) (2843:2843:2843))
        (PORT d[12] (4583:4583:4583) (4623:4623:4623))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3004:3004:3004))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3812:3812:3812))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1978:1978:1978))
        (PORT d[1] (4654:4654:4654) (4742:4742:4742))
        (PORT d[2] (4304:4304:4304) (4206:4206:4206))
        (PORT d[3] (2771:2771:2771) (2951:2951:2951))
        (PORT d[4] (3974:3974:3974) (3962:3962:3962))
        (PORT d[5] (5019:5019:5019) (5254:5254:5254))
        (PORT d[6] (3601:3601:3601) (3804:3804:3804))
        (PORT d[7] (3435:3435:3435) (3446:3446:3446))
        (PORT d[8] (2998:2998:2998) (3066:3066:3066))
        (PORT d[9] (4568:4568:4568) (4479:4479:4479))
        (PORT d[10] (3440:3440:3440) (3629:3629:3629))
        (PORT d[11] (4606:4606:4606) (4518:4518:4518))
        (PORT d[12] (4225:4225:4225) (4333:4333:4333))
        (PORT clk (2560:2560:2560) (2592:2592:2592))
        (PORT stall (4177:4177:4177) (4070:4070:4070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2675:2675:2675) (2535:2535:2535))
        (PORT datab (1500:1500:1500) (1568:1568:1568))
        (PORT datac (3210:3210:3210) (3176:3176:3176))
        (PORT datad (1818:1818:1818) (1869:1869:1869))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (968:968:968) (952:952:952))
        (PORT datac (1416:1416:1416) (1470:1470:1470))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6972:6972:6972) (7527:7527:7527))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8074:8074:8074) (8019:8019:8019))
        (PORT d[1] (6540:6540:6540) (6801:6801:6801))
        (PORT d[2] (3485:3485:3485) (3650:3650:3650))
        (PORT d[3] (5797:5797:5797) (5975:5975:5975))
        (PORT d[4] (3464:3464:3464) (3644:3644:3644))
        (PORT d[5] (7469:7469:7469) (7567:7567:7567))
        (PORT d[6] (7750:7750:7750) (7815:7815:7815))
        (PORT d[7] (3155:3155:3155) (3276:3276:3276))
        (PORT d[8] (10823:10823:10823) (10961:10961:10961))
        (PORT d[9] (10866:10866:10866) (10662:10662:10662))
        (PORT d[10] (7243:7243:7243) (7363:7363:7363))
        (PORT d[11] (6218:6218:6218) (6340:6340:6340))
        (PORT d[12] (8112:8112:8112) (8205:8205:8205))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2784:2784:2784))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4705:4705:4705) (4813:4813:4813))
        (PORT d[1] (3967:3967:3967) (4021:4021:4021))
        (PORT d[2] (7605:7605:7605) (7520:7520:7520))
        (PORT d[3] (2554:2554:2554) (2659:2659:2659))
        (PORT d[4] (4571:4571:4571) (4706:4706:4706))
        (PORT d[5] (4614:4614:4614) (4773:4773:4773))
        (PORT d[6] (6781:6781:6781) (6751:6751:6751))
        (PORT d[7] (3065:3065:3065) (3239:3239:3239))
        (PORT d[8] (3103:3103:3103) (3207:3207:3207))
        (PORT d[9] (3652:3652:3652) (3764:3764:3764))
        (PORT d[10] (5767:5767:5767) (5981:5981:5981))
        (PORT d[11] (3514:3514:3514) (3566:3566:3566))
        (PORT d[12] (3523:3523:3523) (3687:3687:3687))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (PORT stall (2636:2636:2636) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4939:4939:4939) (5322:5322:5322))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2755:2755:2755))
        (PORT d[1] (3920:3920:3920) (4112:4112:4112))
        (PORT d[2] (4129:4129:4129) (4288:4288:4288))
        (PORT d[3] (5451:5451:5451) (5613:5613:5613))
        (PORT d[4] (2641:2641:2641) (2730:2730:2730))
        (PORT d[5] (9084:9084:9084) (9094:9094:9094))
        (PORT d[6] (6829:6829:6829) (6905:6905:6905))
        (PORT d[7] (4457:4457:4457) (4749:4749:4749))
        (PORT d[8] (3976:3976:3976) (3885:3885:3885))
        (PORT d[9] (2605:2605:2605) (2574:2574:2574))
        (PORT d[10] (7892:7892:7892) (7931:7931:7931))
        (PORT d[11] (4574:4574:4574) (4751:4751:4751))
        (PORT d[12] (8145:8145:8145) (8234:8234:8234))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2947:2947:2947))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (4949:4949:4949))
        (PORT d[1] (4657:4657:4657) (4735:4735:4735))
        (PORT d[2] (7918:7918:7918) (7888:7888:7888))
        (PORT d[3] (3541:3541:3541) (3709:3709:3709))
        (PORT d[4] (3587:3587:3587) (3493:3493:3493))
        (PORT d[5] (4860:4860:4860) (4973:4973:4973))
        (PORT d[6] (2666:2666:2666) (2789:2789:2789))
        (PORT d[7] (3372:3372:3372) (3452:3452:3452))
        (PORT d[8] (3747:3747:3747) (3848:3848:3848))
        (PORT d[9] (3472:3472:3472) (3481:3481:3481))
        (PORT d[10] (2167:2167:2167) (2242:2242:2242))
        (PORT d[11] (3697:3697:3697) (3558:3558:3558))
        (PORT d[12] (2627:2627:2627) (2547:2547:2547))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT stall (3733:3733:3733) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2536:2536:2536))
        (PORT datab (1485:1485:1485) (1559:1559:1559))
        (PORT datac (1716:1716:1716) (1783:1783:1783))
        (PORT datad (2069:2069:2069) (1999:1999:1999))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7476:7476:7476) (8117:8117:8117))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7205:7205:7205) (7154:7154:7154))
        (PORT d[1] (3185:3185:3185) (3370:3370:3370))
        (PORT d[2] (3694:3694:3694) (3852:3852:3852))
        (PORT d[3] (2960:2960:2960) (3092:3092:3092))
        (PORT d[4] (3118:3118:3118) (3264:3264:3264))
        (PORT d[5] (6437:6437:6437) (6423:6423:6423))
        (PORT d[6] (6864:6864:6864) (6807:6807:6807))
        (PORT d[7] (5481:5481:5481) (5672:5672:5672))
        (PORT d[8] (8269:8269:8269) (8390:8390:8390))
        (PORT d[9] (10382:10382:10382) (10183:10183:10183))
        (PORT d[10] (2728:2728:2728) (2749:2749:2749))
        (PORT d[11] (4897:4897:4897) (5036:5036:5036))
        (PORT d[12] (7684:7684:7684) (7775:7775:7775))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2651:2651:2651))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3787:3787:3787))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4861:4861:4861))
        (PORT d[1] (3907:3907:3907) (3908:3908:3908))
        (PORT d[2] (4696:4696:4696) (4628:4628:4628))
        (PORT d[3] (1813:1813:1813) (1884:1884:1884))
        (PORT d[4] (3037:3037:3037) (3010:3010:3010))
        (PORT d[5] (3130:3130:3130) (3061:3061:3061))
        (PORT d[6] (3216:3216:3216) (3437:3437:3437))
        (PORT d[7] (2705:2705:2705) (2721:2721:2721))
        (PORT d[8] (3089:3089:3089) (3223:3223:3223))
        (PORT d[9] (2602:2602:2602) (2557:2557:2557))
        (PORT d[10] (3673:3673:3673) (3913:3913:3913))
        (PORT d[11] (3999:3999:3999) (3945:3945:3945))
        (PORT d[12] (3493:3493:3493) (3650:3650:3650))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
        (PORT stall (2311:2311:2311) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7897:7897:7897) (8489:8489:8489))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7432:7432:7432) (7395:7395:7395))
        (PORT d[1] (3289:3289:3289) (3381:3381:3381))
        (PORT d[2] (3101:3101:3101) (3260:3260:3260))
        (PORT d[3] (4485:4485:4485) (4699:4699:4699))
        (PORT d[4] (5815:5815:5815) (6035:6035:6035))
        (PORT d[5] (9344:9344:9344) (9539:9539:9539))
        (PORT d[6] (9739:9739:9739) (9975:9975:9975))
        (PORT d[7] (2836:2836:2836) (3007:3007:3007))
        (PORT d[8] (3018:3018:3018) (3135:3135:3135))
        (PORT d[9] (6536:6536:6536) (6740:6740:6740))
        (PORT d[10] (5131:5131:5131) (5269:5269:5269))
        (PORT d[11] (2416:2416:2416) (2550:2550:2550))
        (PORT d[12] (8246:8246:8246) (8429:8429:8429))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2492:2492:2492))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3765:3765:3765) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2188:2188:2188))
        (PORT d[1] (4644:4644:4644) (4698:4698:4698))
        (PORT d[2] (5381:5381:5381) (5461:5461:5461))
        (PORT d[3] (3083:3083:3083) (3234:3234:3234))
        (PORT d[4] (2946:2946:2946) (2955:2955:2955))
        (PORT d[5] (3425:3425:3425) (3399:3399:3399))
        (PORT d[6] (3180:3180:3180) (3351:3351:3351))
        (PORT d[7] (3465:3465:3465) (3678:3678:3678))
        (PORT d[8] (3176:3176:3176) (3363:3363:3363))
        (PORT d[9] (2158:2158:2158) (2196:2196:2196))
        (PORT d[10] (3462:3462:3462) (3659:3659:3659))
        (PORT d[11] (3258:3258:3258) (3358:3358:3358))
        (PORT d[12] (4197:4197:4197) (4253:4253:4253))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT stall (2097:2097:2097) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1834:1834:1834))
        (PORT datab (1645:1645:1645) (1636:1636:1636))
        (PORT datac (2953:2953:2953) (2952:2952:2952))
        (PORT datad (1447:1447:1447) (1510:1510:1510))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1633:1633:1633))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1378:1378:1378) (1443:1443:1443))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (734:734:734))
        (PORT datab (753:753:753) (825:825:825))
        (PORT datac (1211:1211:1211) (1235:1235:1235))
        (PORT datad (1337:1337:1337) (1359:1359:1359))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7435:7435:7435) (8066:8066:8066))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7226:7226:7226) (7178:7178:7178))
        (PORT d[1] (2832:2832:2832) (3017:3017:3017))
        (PORT d[2] (3742:3742:3742) (3904:3904:3904))
        (PORT d[3] (2913:2913:2913) (3043:3043:3043))
        (PORT d[4] (3126:3126:3126) (3272:3272:3272))
        (PORT d[5] (6738:6738:6738) (6715:6715:6715))
        (PORT d[6] (7581:7581:7581) (7520:7520:7520))
        (PORT d[7] (2731:2731:2731) (2850:2850:2850))
        (PORT d[8] (8427:8427:8427) (8565:8565:8565))
        (PORT d[9] (10378:10378:10378) (10171:10171:10171))
        (PORT d[10] (3076:3076:3076) (3089:3089:3089))
        (PORT d[11] (2529:2529:2529) (2600:2600:2600))
        (PORT d[12] (2515:2515:2515) (2553:2553:2553))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2181:2181:2181))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5164:5164:5164))
        (PORT d[1] (3904:3904:3904) (3905:3905:3905))
        (PORT d[2] (4692:4692:4692) (4625:4625:4625))
        (PORT d[3] (1835:1835:1835) (1909:1909:1909))
        (PORT d[4] (2711:2711:2711) (2691:2691:2691))
        (PORT d[5] (2553:2553:2553) (2517:2517:2517))
        (PORT d[6] (3306:3306:3306) (3527:3527:3527))
        (PORT d[7] (3051:3051:3051) (3065:3065:3065))
        (PORT d[8] (3056:3056:3056) (3188:3188:3188))
        (PORT d[9] (2894:2894:2894) (2838:2838:2838))
        (PORT d[10] (3292:3292:3292) (3538:3538:3538))
        (PORT d[11] (4383:4383:4383) (4331:4331:4331))
        (PORT d[12] (3869:3869:3869) (4028:4028:4028))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT stall (2621:2621:2621) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6161:6161:6161) (6665:6665:6665))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (4971:4971:4971))
        (PORT d[1] (3740:3740:3740) (4002:4002:4002))
        (PORT d[2] (5194:5194:5194) (5389:5389:5389))
        (PORT d[3] (4444:4444:4444) (4683:4683:4683))
        (PORT d[4] (4153:4153:4153) (4350:4350:4350))
        (PORT d[5] (3152:3152:3152) (3168:3168:3168))
        (PORT d[6] (5665:5665:5665) (5678:5678:5678))
        (PORT d[7] (4043:4043:4043) (4254:4254:4254))
        (PORT d[8] (7027:7027:7027) (6947:6947:6947))
        (PORT d[9] (8670:8670:8670) (8504:8504:8504))
        (PORT d[10] (4873:4873:4873) (4869:4869:4869))
        (PORT d[11] (2687:2687:2687) (2785:2785:2785))
        (PORT d[12] (3818:3818:3818) (3856:3856:3856))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2315:2315:2315))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2315:2315:2315))
        (PORT d[1] (4682:4682:4682) (4783:4783:4783))
        (PORT d[2] (3918:3918:3918) (3830:3830:3830))
        (PORT d[3] (3126:3126:3126) (3302:3302:3302))
        (PORT d[4] (3613:3613:3613) (3601:3601:3601))
        (PORT d[5] (4362:4362:4362) (4585:4585:4585))
        (PORT d[6] (4370:4370:4370) (4578:4578:4578))
        (PORT d[7] (3287:3287:3287) (3377:3377:3377))
        (PORT d[8] (2992:2992:2992) (3062:3062:3062))
        (PORT d[9] (4571:4571:4571) (4478:4478:4478))
        (PORT d[10] (3080:3080:3080) (3267:3267:3267))
        (PORT d[11] (3639:3639:3639) (3567:3567:3567))
        (PORT d[12] (3692:3692:3692) (3812:3812:3812))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT stall (3878:3878:3878) (3785:3785:3785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1228:1228:1228))
        (PORT datab (1862:1862:1862) (1776:1776:1776))
        (PORT datac (1145:1145:1145) (1222:1222:1222))
        (PORT datad (2083:2083:2083) (2096:2096:2096))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6816:6816:6816) (7425:7425:7425))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8074:8074:8074) (7943:7943:7943))
        (PORT d[1] (5522:5522:5522) (5858:5858:5858))
        (PORT d[2] (4461:4461:4461) (4646:4646:4646))
        (PORT d[3] (4438:4438:4438) (4655:4655:4655))
        (PORT d[4] (5526:5526:5526) (5785:5785:5785))
        (PORT d[5] (6681:6681:6681) (6803:6803:6803))
        (PORT d[6] (6460:6460:6460) (6592:6592:6592))
        (PORT d[7] (4304:4304:4304) (4515:4515:4515))
        (PORT d[8] (8787:8787:8787) (8948:8948:8948))
        (PORT d[9] (11349:11349:11349) (11105:11105:11105))
        (PORT d[10] (6517:6517:6517) (6674:6674:6674))
        (PORT d[11] (4610:4610:4610) (4796:4796:4796))
        (PORT d[12] (6628:6628:6628) (6760:6760:6760))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3895:3895:3895))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3343:3343:3343))
        (PORT d[1] (5155:5155:5155) (5291:5291:5291))
        (PORT d[2] (8212:8212:8212) (8045:8045:8045))
        (PORT d[3] (3007:3007:3007) (3170:3170:3170))
        (PORT d[4] (4192:4192:4192) (4324:4324:4324))
        (PORT d[5] (5814:5814:5814) (5819:5819:5819))
        (PORT d[6] (5467:5467:5467) (5541:5541:5541))
        (PORT d[7] (3717:3717:3717) (3870:3870:3870))
        (PORT d[8] (2834:2834:2834) (2983:2983:2983))
        (PORT d[9] (5536:5536:5536) (5571:5571:5571))
        (PORT d[10] (3667:3667:3667) (3945:3945:3945))
        (PORT d[11] (4375:4375:4375) (4503:4503:4503))
        (PORT d[12] (3796:3796:3796) (3980:3980:3980))
        (PORT clk (2521:2521:2521) (2553:2553:2553))
        (PORT stall (4346:4346:4346) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4465:4465:4465))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5493:5493:5493))
        (PORT d[1] (5041:5041:5041) (5390:5390:5390))
        (PORT d[2] (5297:5297:5297) (5589:5589:5589))
        (PORT d[3] (4214:4214:4214) (4480:4480:4480))
        (PORT d[4] (3389:3389:3389) (3546:3546:3546))
        (PORT d[5] (9136:9136:9136) (9329:9329:9329))
        (PORT d[6] (10779:10779:10779) (11244:11244:11244))
        (PORT d[7] (5109:5109:5109) (5477:5477:5477))
        (PORT d[8] (6577:6577:6577) (6536:6536:6536))
        (PORT d[9] (6178:6178:6178) (6222:6222:6222))
        (PORT d[10] (3282:3282:3282) (3491:3491:3491))
        (PORT d[11] (4456:4456:4456) (4787:4787:4787))
        (PORT d[12] (5067:5067:5067) (5159:5159:5159))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3380:3380:3380))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4494:4494:4494))
        (PORT d[1] (6212:6212:6212) (6364:6364:6364))
        (PORT d[2] (3686:3686:3686) (3806:3806:3806))
        (PORT d[3] (4642:4642:4642) (4959:4959:4959))
        (PORT d[4] (5085:5085:5085) (5350:5350:5350))
        (PORT d[5] (6220:6220:6220) (6353:6353:6353))
        (PORT d[6] (3738:3738:3738) (3863:3863:3863))
        (PORT d[7] (3897:3897:3897) (4139:4139:4139))
        (PORT d[8] (3904:3904:3904) (4143:4143:4143))
        (PORT d[9] (5399:5399:5399) (5582:5582:5582))
        (PORT d[10] (3049:3049:3049) (3225:3225:3225))
        (PORT d[11] (6638:6638:6638) (6607:6607:6607))
        (PORT d[12] (5595:5595:5595) (5804:5804:5804))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT stall (3655:3655:3655) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2787:2787:2787) (2846:2846:2846))
        (PORT datab (1726:1726:1726) (1778:1778:1778))
        (PORT datac (1448:1448:1448) (1529:1529:1529))
        (PORT datad (2962:2962:2962) (3116:3116:3116))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (754:754:754) (826:826:826))
        (PORT datac (1177:1177:1177) (1125:1125:1125))
        (PORT datad (1252:1252:1252) (1230:1230:1230))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (5027:5027:5027))
        (PORT clk (2565:2565:2565) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4043:4043:4043))
        (PORT d[1] (4725:4725:4725) (4915:4915:4915))
        (PORT d[2] (4849:4849:4849) (4998:4998:4998))
        (PORT d[3] (5859:5859:5859) (6072:6072:6072))
        (PORT d[4] (3302:3302:3302) (3375:3375:3375))
        (PORT d[5] (9432:9432:9432) (9442:9442:9442))
        (PORT d[6] (5629:5629:5629) (5685:5685:5685))
        (PORT d[7] (4113:4113:4113) (4417:4417:4417))
        (PORT d[8] (3921:3921:3921) (3832:3832:3832))
        (PORT d[9] (2560:2560:2560) (2529:2529:2529))
        (PORT d[10] (5676:5676:5676) (5816:5816:5816))
        (PORT d[11] (4672:4672:4672) (4860:4860:4860))
        (PORT d[12] (2894:2894:2894) (2819:2819:2819))
        (PORT clk (2561:2561:2561) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1651:1651:1651))
        (PORT clk (2561:2561:2561) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3809:3809:3809))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4705:4705:4705))
        (PORT d[1] (5039:5039:5039) (5114:5114:5114))
        (PORT d[2] (6060:6060:6060) (6129:6129:6129))
        (PORT d[3] (4355:4355:4355) (4640:4640:4640))
        (PORT d[4] (4277:4277:4277) (4171:4171:4171))
        (PORT d[5] (5232:5232:5232) (5346:5346:5346))
        (PORT d[6] (1827:1827:1827) (1851:1851:1851))
        (PORT d[7] (4093:4093:4093) (4168:4168:4168))
        (PORT d[8] (3087:3087:3087) (3218:3218:3218))
        (PORT d[9] (3255:3255:3255) (3164:3164:3164))
        (PORT d[10] (2176:2176:2176) (2213:2213:2213))
        (PORT d[11] (4345:4345:4345) (4194:4194:4194))
        (PORT d[12] (1872:1872:1872) (1793:1793:1793))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT stall (3670:3670:3670) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (4190:4190:4190))
        (PORT clk (2527:2527:2527) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6091:6091:6091) (6152:6152:6152))
        (PORT d[1] (5532:5532:5532) (5873:5873:5873))
        (PORT d[2] (5680:5680:5680) (5971:5971:5971))
        (PORT d[3] (4572:4572:4572) (4838:4838:4838))
        (PORT d[4] (3490:3490:3490) (3662:3662:3662))
        (PORT d[5] (9481:9481:9481) (9670:9670:9670))
        (PORT d[6] (11299:11299:11299) (11729:11729:11729))
        (PORT d[7] (5451:5451:5451) (5773:5773:5773))
        (PORT d[8] (6415:6415:6415) (6412:6412:6412))
        (PORT d[9] (6533:6533:6533) (6577:6577:6577))
        (PORT d[10] (3558:3558:3558) (3752:3752:3752))
        (PORT d[11] (4627:4627:4627) (4927:4927:4927))
        (PORT d[12] (5460:5460:5460) (5551:5551:5551))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2984:2984:2984))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4033:4033:4033))
        (PORT d[1] (6549:6549:6549) (6700:6700:6700))
        (PORT d[2] (4065:4065:4065) (4182:4182:4182))
        (PORT d[3] (5349:5349:5349) (5661:5661:5661))
        (PORT d[4] (5093:5093:5093) (5364:5364:5364))
        (PORT d[5] (6215:6215:6215) (6309:6309:6309))
        (PORT d[6] (3131:3131:3131) (3255:3255:3255))
        (PORT d[7] (3913:3913:3913) (4155:4155:4155))
        (PORT d[8] (4275:4275:4275) (4511:4511:4511))
        (PORT d[9] (5736:5736:5736) (5921:5921:5921))
        (PORT d[10] (2716:2716:2716) (2890:2890:2890))
        (PORT d[11] (6976:6976:6976) (6944:6944:6944))
        (PORT d[12] (5974:5974:5974) (6181:6181:6181))
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (PORT stall (3644:3644:3644) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1583:1583:1583))
        (PORT datab (1844:1844:1844) (1823:1823:1823))
        (PORT datac (1592:1592:1592) (1658:1658:1658))
        (PORT datad (2492:2492:2492) (2582:2582:2582))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4923:4923:4923))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2209:2209:2209))
        (PORT d[1] (4730:4730:4730) (5028:5028:5028))
        (PORT d[2] (5812:5812:5812) (6138:6138:6138))
        (PORT d[3] (4850:4850:4850) (5022:5022:5022))
        (PORT d[4] (4443:4443:4443) (4613:4613:4613))
        (PORT d[5] (5180:5180:5180) (5144:5144:5144))
        (PORT d[6] (3468:3468:3468) (3471:3471:3471))
        (PORT d[7] (6104:6104:6104) (6415:6415:6415))
        (PORT d[8] (4684:4684:4684) (4612:4612:4612))
        (PORT d[9] (2595:2595:2595) (2640:2640:2640))
        (PORT d[10] (3527:3527:3527) (3636:3636:3636))
        (PORT d[11] (3998:3998:3998) (4220:4220:4220))
        (PORT d[12] (2860:2860:2860) (2860:2860:2860))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1928:1928:1928))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2634:2634:2634))
        (PORT d[1] (5006:5006:5006) (5081:5081:5081))
        (PORT d[2] (2054:2054:2054) (2060:2060:2060))
        (PORT d[3] (4421:4421:4421) (4755:4755:4755))
        (PORT d[4] (4208:4208:4208) (4339:4339:4339))
        (PORT d[5] (3612:3612:3612) (3537:3537:3537))
        (PORT d[6] (3118:3118:3118) (3261:3261:3261))
        (PORT d[7] (4754:4754:4754) (4944:4944:4944))
        (PORT d[8] (3701:3701:3701) (3639:3639:3639))
        (PORT d[9] (3495:3495:3495) (3560:3560:3560))
        (PORT d[10] (2978:2978:2978) (2905:2905:2905))
        (PORT d[11] (2807:2807:2807) (2790:2790:2790))
        (PORT d[12] (4096:4096:4096) (4264:4264:4264))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT stall (2510:2510:2510) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (6409:6409:6409))
        (PORT clk (2521:2521:2521) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (5712:5712:5712))
        (PORT d[1] (4298:4298:4298) (4547:4547:4547))
        (PORT d[2] (2779:2779:2779) (2859:2859:2859))
        (PORT d[3] (5529:5529:5529) (5767:5767:5767))
        (PORT d[4] (2714:2714:2714) (2853:2853:2853))
        (PORT d[5] (4458:4458:4458) (4436:4436:4436))
        (PORT d[6] (4299:4299:4299) (4262:4262:4262))
        (PORT d[7] (2539:2539:2539) (2589:2589:2589))
        (PORT d[8] (7711:7711:7711) (7635:7635:7635))
        (PORT d[9] (9735:9735:9735) (9571:9571:9571))
        (PORT d[10] (2621:2621:2621) (2660:2660:2660))
        (PORT d[11] (2276:2276:2276) (2328:2328:2328))
        (PORT d[12] (3039:3039:3039) (3069:3069:3069))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2230:2230:2230))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1514:1514:1514))
        (PORT d[1] (5800:5800:5800) (5899:5899:5899))
        (PORT d[2] (2970:2970:2970) (2885:2885:2885))
        (PORT d[3] (2353:2353:2353) (2488:2488:2488))
        (PORT d[4] (2517:2517:2517) (2511:2511:2511))
        (PORT d[5] (4807:4807:4807) (5030:5030:5030))
        (PORT d[6] (4380:4380:4380) (4628:4628:4628))
        (PORT d[7] (2197:2197:2197) (2279:2279:2279))
        (PORT d[8] (2556:2556:2556) (2588:2588:2588))
        (PORT d[9] (3007:3007:3007) (2943:2943:2943))
        (PORT d[10] (3152:3152:3152) (3335:3335:3335))
        (PORT d[11] (3289:3289:3289) (3214:3214:3214))
        (PORT d[12] (4345:4345:4345) (4483:4483:4483))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (PORT stall (3967:3967:3967) (3851:3851:3851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1718:1718:1718))
        (PORT datab (1729:1729:1729) (1720:1720:1720))
        (PORT datac (2658:2658:2658) (2620:2620:2620))
        (PORT datad (1486:1486:1486) (1527:1527:1527))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5542:5542:5542))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6230:6230:6230) (6234:6234:6234))
        (PORT d[1] (3851:3851:3851) (4037:4037:4037))
        (PORT d[2] (4228:4228:4228) (4457:4457:4457))
        (PORT d[3] (4443:4443:4443) (4636:4636:4636))
        (PORT d[4] (4362:4362:4362) (4632:4632:4632))
        (PORT d[5] (8352:8352:8352) (8592:8592:8592))
        (PORT d[6] (8869:8869:8869) (9144:9144:9144))
        (PORT d[7] (3738:3738:3738) (4001:4001:4001))
        (PORT d[8] (7690:7690:7690) (7795:7795:7795))
        (PORT d[9] (7663:7663:7663) (7845:7845:7845))
        (PORT d[10] (3669:3669:3669) (3883:3883:3883))
        (PORT d[11] (4265:4265:4265) (4504:4504:4504))
        (PORT d[12] (5829:5829:5829) (6020:6020:6020))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3412:3412:3412))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3778:3778:3778))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (6198:6198:6198))
        (PORT d[1] (5665:5665:5665) (5728:5728:5728))
        (PORT d[2] (4095:4095:4095) (4240:4240:4240))
        (PORT d[3] (3667:3667:3667) (3807:3807:3807))
        (PORT d[4] (3744:3744:3744) (3834:3834:3834))
        (PORT d[5] (3808:3808:3808) (3885:3885:3885))
        (PORT d[6] (5003:5003:5003) (5226:5226:5226))
        (PORT d[7] (4738:4738:4738) (5031:5031:5031))
        (PORT d[8] (4003:4003:4003) (4269:4269:4269))
        (PORT d[9] (4495:4495:4495) (4573:4573:4573))
        (PORT d[10] (5973:5973:5973) (5983:5983:5983))
        (PORT d[11] (7155:7155:7155) (7207:7207:7207))
        (PORT d[12] (4070:4070:4070) (4226:4226:4226))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT stall (3248:3248:3248) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7145:7145:7145) (7789:7789:7789))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6683:6683:6683) (6643:6643:6643))
        (PORT d[1] (2955:2955:2955) (3082:3082:3082))
        (PORT d[2] (5316:5316:5316) (5528:5528:5528))
        (PORT d[3] (4112:4112:4112) (4323:4323:4323))
        (PORT d[4] (5142:5142:5142) (5373:5373:5373))
        (PORT d[5] (8659:8659:8659) (8856:8856:8856))
        (PORT d[6] (8671:8671:8671) (8919:8919:8919))
        (PORT d[7] (3282:3282:3282) (3505:3505:3505))
        (PORT d[8] (2951:2951:2951) (3071:3071:3071))
        (PORT d[9] (8164:8164:8164) (8332:8332:8332))
        (PORT d[10] (4433:4433:4433) (4575:4575:4575))
        (PORT d[11] (3496:3496:3496) (3715:3715:3715))
        (PORT d[12] (7563:7563:7563) (7755:7755:7755))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3133:3133:3133))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6985:6985:6985) (6976:6976:6976))
        (PORT d[1] (3970:3970:3970) (4031:4031:4031))
        (PORT d[2] (4658:4658:4658) (4740:4740:4740))
        (PORT d[3] (5588:5588:5588) (5751:5751:5751))
        (PORT d[4] (2997:2997:2997) (3041:3041:3041))
        (PORT d[5] (4551:4551:4551) (4671:4671:4671))
        (PORT d[6] (2905:2905:2905) (3084:3084:3084))
        (PORT d[7] (5121:5121:5121) (5463:5463:5463))
        (PORT d[8] (3507:3507:3507) (3541:3541:3541))
        (PORT d[9] (4448:4448:4448) (4579:4579:4579))
        (PORT d[10] (6656:6656:6656) (6630:6630:6630))
        (PORT d[11] (4056:4056:4056) (3977:3977:3977))
        (PORT d[12] (3525:3525:3525) (3591:3591:3591))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT stall (2799:2799:2799) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1708:1708:1708))
        (PORT datab (2561:2561:2561) (2675:2675:2675))
        (PORT datac (2397:2397:2397) (2395:2395:2395))
        (PORT datad (1489:1489:1489) (1531:1531:1531))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5877:5877:5877))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6348:6348:6348) (6220:6220:6220))
        (PORT d[1] (4471:4471:4471) (4711:4711:4711))
        (PORT d[2] (3435:3435:3435) (3624:3624:3624))
        (PORT d[3] (4686:4686:4686) (4914:4914:4914))
        (PORT d[4] (3649:3649:3649) (3825:3825:3825))
        (PORT d[5] (5958:5958:5958) (6002:6002:6002))
        (PORT d[6] (5308:5308:5308) (5325:5325:5325))
        (PORT d[7] (4263:4263:4263) (4482:4482:4482))
        (PORT d[8] (5791:5791:5791) (5650:5650:5650))
        (PORT d[9] (5583:5583:5583) (5489:5489:5489))
        (PORT d[10] (4909:4909:4909) (4950:4950:4950))
        (PORT d[11] (3908:3908:3908) (4027:4027:4027))
        (PORT d[12] (5590:5590:5590) (5679:5679:5679))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3122:3122:3122))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2490:2490:2490))
        (PORT d[1] (5433:5433:5433) (5567:5567:5567))
        (PORT d[2] (6640:6640:6640) (6586:6586:6586))
        (PORT d[3] (4691:4691:4691) (5008:5008:5008))
        (PORT d[4] (5032:5032:5032) (4941:4941:4941))
        (PORT d[5] (5845:5845:5845) (5895:5895:5895))
        (PORT d[6] (3582:3582:3582) (3781:3781:3781))
        (PORT d[7] (3940:3940:3940) (4038:4038:4038))
        (PORT d[8] (2736:2736:2736) (2868:2868:2868))
        (PORT d[9] (3793:3793:3793) (3866:3866:3866))
        (PORT d[10] (2671:2671:2671) (2794:2794:2794))
        (PORT d[11] (5602:5602:5602) (5430:5430:5430))
        (PORT d[12] (3679:3679:3679) (3831:3831:3831))
        (PORT clk (2543:2543:2543) (2575:2575:2575))
        (PORT stall (4108:4108:4108) (3919:3919:3919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5377:5377:5377) (5783:5783:5783))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4823:4823:4823) (4824:4824:4824))
        (PORT d[1] (5100:5100:5100) (5377:5377:5377))
        (PORT d[2] (6123:6123:6123) (6290:6290:6290))
        (PORT d[3] (3154:3154:3154) (3257:3257:3257))
        (PORT d[4] (4194:4194:4194) (4410:4410:4410))
        (PORT d[5] (5920:5920:5920) (5882:5882:5882))
        (PORT d[6] (8982:8982:8982) (9362:9362:9362))
        (PORT d[7] (5388:5388:5388) (5649:5649:5649))
        (PORT d[8] (6089:6089:6089) (6067:6067:6067))
        (PORT d[9] (5631:5631:5631) (5734:5734:5734))
        (PORT d[10] (2783:2783:2783) (2931:2931:2931))
        (PORT d[11] (3247:3247:3247) (3471:3471:3471))
        (PORT d[12] (3057:3057:3057) (3068:3068:3068))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3686:3686:3686))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3617:3617:3617))
        (PORT d[1] (5466:5466:5466) (5599:5599:5599))
        (PORT d[2] (3653:3653:3653) (3753:3753:3753))
        (PORT d[3] (4420:4420:4420) (4587:4587:4587))
        (PORT d[4] (4584:4584:4584) (4756:4756:4756))
        (PORT d[5] (4537:4537:4537) (4478:4478:4478))
        (PORT d[6] (2457:2457:2457) (2595:2595:2595))
        (PORT d[7] (4226:4226:4226) (4471:4471:4471))
        (PORT d[8] (4820:4820:4820) (4829:4829:4829))
        (PORT d[9] (3556:3556:3556) (3570:3570:3570))
        (PORT d[10] (3232:3232:3232) (3183:3183:3183))
        (PORT d[11] (2966:2966:2966) (2921:2921:2921))
        (PORT d[12] (4941:4941:4941) (5110:5110:5110))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT stall (2704:2704:2704) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1711:1711:1711))
        (PORT datab (1498:1498:1498) (1556:1556:1556))
        (PORT datac (2604:2604:2604) (2737:2737:2737))
        (PORT datad (2439:2439:2439) (2338:2338:2338))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (5126:5126:5126))
        (PORT clk (2504:2504:2504) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6269:6269:6269) (6237:6237:6237))
        (PORT d[1] (5132:5132:5132) (5309:5309:5309))
        (PORT d[2] (5308:5308:5308) (5519:5519:5519))
        (PORT d[3] (5754:5754:5754) (5905:5905:5905))
        (PORT d[4] (4785:4785:4785) (5017:5017:5017))
        (PORT d[5] (8298:8298:8298) (8500:8500:8500))
        (PORT d[6] (8695:8695:8695) (8945:8945:8945))
        (PORT d[7] (3297:3297:3297) (3520:3520:3520))
        (PORT d[8] (2981:2981:2981) (3098:3098:3098))
        (PORT d[9] (7835:7835:7835) (8010:8010:8010))
        (PORT d[10] (4074:4074:4074) (4217:4217:4217))
        (PORT d[11] (3201:3201:3201) (3427:3427:3427))
        (PORT d[12] (6065:6065:6065) (6200:6200:6200))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2848:2848:2848))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6962:6962:6962) (6954:6954:6954))
        (PORT d[1] (3935:3935:3935) (3994:3994:3994))
        (PORT d[2] (4319:4319:4319) (4404:4404:4404))
        (PORT d[3] (3408:3408:3408) (3567:3567:3567))
        (PORT d[4] (2984:2984:2984) (3031:3031:3031))
        (PORT d[5] (4548:4548:4548) (4660:4660:4660))
        (PORT d[6] (4986:4986:4986) (5185:5185:5185))
        (PORT d[7] (4804:4804:4804) (5152:5152:5152))
        (PORT d[8] (3456:3456:3456) (3486:3486:3486))
        (PORT d[9] (4080:4080:4080) (4214:4214:4214))
        (PORT d[10] (6714:6714:6714) (6690:6690:6690))
        (PORT d[11] (3776:3776:3776) (3707:3707:3707))
        (PORT d[12] (3517:3517:3517) (3582:3582:3582))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (PORT stall (2812:2812:2812) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (4178:4178:4178))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6118:6118:6118) (6180:6180:6180))
        (PORT d[1] (5384:5384:5384) (5723:5723:5723))
        (PORT d[2] (5373:5373:5373) (5662:5662:5662))
        (PORT d[3] (4590:4590:4590) (4856:4856:4856))
        (PORT d[4] (3493:3493:3493) (3663:3663:3663))
        (PORT d[5] (9467:9467:9467) (9655:9655:9655))
        (PORT d[6] (11324:11324:11324) (11756:11756:11756))
        (PORT d[7] (5145:5145:5145) (5473:5473:5473))
        (PORT d[8] (6349:6349:6349) (6342:6342:6342))
        (PORT d[9] (6463:6463:6463) (6500:6500:6500))
        (PORT d[10] (3572:3572:3572) (3766:3766:3766))
        (PORT d[11] (4753:4753:4753) (5076:5076:5076))
        (PORT d[12] (5103:5103:5103) (5202:5202:5202))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3303:3303:3303))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4528:4528:4528))
        (PORT d[1] (6533:6533:6533) (6682:6682:6682))
        (PORT d[2] (4058:4058:4058) (4174:4174:4174))
        (PORT d[3] (5049:5049:5049) (5367:5367:5367))
        (PORT d[4] (5386:5386:5386) (5643:5643:5643))
        (PORT d[5] (6230:6230:6230) (6363:6363:6363))
        (PORT d[6] (3113:3113:3113) (3237:3237:3237))
        (PORT d[7] (4163:4163:4163) (4397:4397:4397))
        (PORT d[8] (4319:4319:4319) (4551:4551:4551))
        (PORT d[9] (5690:5690:5690) (5867:5867:5867))
        (PORT d[10] (3057:3057:3057) (3233:3233:3233))
        (PORT d[11] (6679:6679:6679) (6656:6656:6656))
        (PORT d[12] (5942:5942:5942) (6145:6145:6145))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (PORT stall (3572:3572:3572) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1719:1719:1719))
        (PORT datab (2060:2060:2060) (2099:2099:2099))
        (PORT datac (2542:2542:2542) (2634:2634:2634))
        (PORT datad (1486:1486:1486) (1527:1527:1527))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (4144:4144:4144))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (5040:5040:5040))
        (PORT d[1] (4798:4798:4798) (5102:5102:5102))
        (PORT d[2] (4636:4636:4636) (4906:4906:4906))
        (PORT d[3] (3823:3823:3823) (4051:4051:4051))
        (PORT d[4] (3706:3706:3706) (3854:3854:3854))
        (PORT d[5] (5760:5760:5760) (5645:5645:5645))
        (PORT d[6] (10046:10046:10046) (10513:10513:10513))
        (PORT d[7] (4754:4754:4754) (5072:5072:5072))
        (PORT d[8] (5592:5592:5592) (5466:5466:5466))
        (PORT d[9] (4505:4505:4505) (4549:4549:4549))
        (PORT d[10] (2395:2395:2395) (2559:2559:2559))
        (PORT d[11] (5167:5167:5167) (5486:5486:5486))
        (PORT d[12] (4336:4336:4336) (4401:4401:4401))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2934:2934:2934))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4032:4032:4032))
        (PORT d[1] (5107:5107:5107) (5234:5234:5234))
        (PORT d[2] (2850:2850:2850) (2917:2917:2917))
        (PORT d[3] (4717:4717:4717) (5083:5083:5083))
        (PORT d[4] (5340:5340:5340) (5555:5555:5555))
        (PORT d[5] (5327:5327:5327) (5189:5189:5189))
        (PORT d[6] (2937:2937:2937) (3017:3017:3017))
        (PORT d[7] (4503:4503:4503) (4767:4767:4767))
        (PORT d[8] (5202:5202:5202) (5138:5138:5138))
        (PORT d[9] (4608:4608:4608) (4754:4754:4754))
        (PORT d[10] (4622:4622:4622) (4616:4616:4616))
        (PORT d[11] (5338:5338:5338) (5178:5178:5178))
        (PORT d[12] (4236:4236:4236) (4449:4449:4449))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT stall (3544:3544:3544) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (5011:5011:5011))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5722:5722:5722) (5766:5766:5766))
        (PORT d[1] (5217:5217:5217) (5559:5559:5559))
        (PORT d[2] (4970:4970:4970) (5250:5250:5250))
        (PORT d[3] (4848:4848:4848) (5068:5068:5068))
        (PORT d[4] (4850:4850:4850) (4999:4999:4999))
        (PORT d[5] (6590:6590:6590) (6467:6467:6467))
        (PORT d[6] (10733:10733:10733) (11195:11195:11195))
        (PORT d[7] (5122:5122:5122) (5429:5429:5429))
        (PORT d[8] (6042:6042:6042) (5985:5985:5985))
        (PORT d[9] (4043:4043:4043) (4010:4010:4010))
        (PORT d[10] (3406:3406:3406) (3548:3548:3548))
        (PORT d[11] (6165:6165:6165) (6470:6470:6470))
        (PORT d[12] (5033:5033:5033) (5097:5097:5097))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3001:3001:3001))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5089:5089:5089))
        (PORT d[1] (5777:5777:5777) (5895:5895:5895))
        (PORT d[2] (3930:3930:3930) (4008:4008:4008))
        (PORT d[3] (5403:5403:5403) (5749:5749:5749))
        (PORT d[4] (5356:5356:5356) (5574:5574:5574))
        (PORT d[5] (6375:6375:6375) (6232:6232:6232))
        (PORT d[6] (3648:3648:3648) (3721:3721:3721))
        (PORT d[7] (4620:4620:4620) (4861:4861:4861))
        (PORT d[8] (4303:4303:4303) (4575:4575:4575))
        (PORT d[9] (5746:5746:5746) (5886:5886:5886))
        (PORT d[10] (2569:2569:2569) (2653:2653:2653))
        (PORT d[11] (4805:4805:4805) (4825:4825:4825))
        (PORT d[12] (4195:4195:4195) (4381:4381:4381))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT stall (2814:2814:2814) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1707:1707:1707))
        (PORT datab (1499:1499:1499) (1557:1557:1557))
        (PORT datac (2201:2201:2201) (2309:2309:2309))
        (PORT datad (1843:1843:1843) (1918:1918:1918))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1468:1468:1468))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1479:1479:1479) (1505:1505:1505))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1673:1673:1673) (1638:1638:1638))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1392:1392:1392) (1427:1427:1427))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1324:1324:1324) (1313:1313:1313))
        (PORT datad (1340:1340:1340) (1363:1363:1363))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (684:684:684))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (720:720:720) (783:783:783))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (850:850:850))
        (PORT datab (1186:1186:1186) (1252:1252:1252))
        (PORT datad (1293:1293:1293) (1267:1267:1267))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4618:4618:4618) (5027:5027:5027))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1165:1165:1165) (1215:1215:1215))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (371:371:371))
        (PORT datab (1026:1026:1026) (1024:1024:1024))
        (PORT datad (962:962:962) (981:981:981))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1316:1316:1316) (1331:1331:1331))
        (PORT datad (1021:1021:1021) (1052:1052:1052))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (775:775:775))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT asdata (7840:7840:7840) (8486:8486:8486))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4757:4757:4757))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7122:7122:7122) (7154:7154:7154))
        (PORT d[1] (6361:6361:6361) (6715:6715:6715))
        (PORT d[2] (4198:4198:4198) (4432:4432:4432))
        (PORT d[3] (5153:5153:5153) (5382:5382:5382))
        (PORT d[4] (3210:3210:3210) (3282:3282:3282))
        (PORT d[5] (7578:7578:7578) (7453:7453:7453))
        (PORT d[6] (4824:4824:4824) (4868:4868:4868))
        (PORT d[7] (4033:4033:4033) (4296:4296:4296))
        (PORT d[8] (2962:2962:2962) (3065:3065:3065))
        (PORT d[9] (2649:2649:2649) (2623:2623:2623))
        (PORT d[10] (4635:4635:4635) (4794:4794:4794))
        (PORT d[11] (3922:3922:3922) (4142:4142:4142))
        (PORT d[12] (6437:6437:6437) (6484:6484:6484))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2223:2223:2223))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4286:4286:4286))
        (PORT d[1] (5800:5800:5800) (5900:5900:5900))
        (PORT d[2] (5354:5354:5354) (5439:5439:5439))
        (PORT d[3] (4802:4802:4802) (5096:5096:5096))
        (PORT d[4] (5296:5296:5296) (5463:5463:5463))
        (PORT d[5] (6468:6468:6468) (6544:6544:6544))
        (PORT d[6] (2658:2658:2658) (2745:2745:2745))
        (PORT d[7] (4146:4146:4146) (4344:4344:4344))
        (PORT d[8] (4922:4922:4922) (5147:5147:5147))
        (PORT d[9] (2890:2890:2890) (2798:2798:2798))
        (PORT d[10] (3302:3302:3302) (3379:3379:3379))
        (PORT d[11] (5854:5854:5854) (5862:5862:5862))
        (PORT d[12] (2623:2623:2623) (2535:2535:2535))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT stall (3555:3555:3555) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (5098:5098:5098))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11066:11066:11066) (10708:10708:10708))
        (PORT d[1] (4417:4417:4417) (4734:4734:4734))
        (PORT d[2] (4458:4458:4458) (4651:4651:4651))
        (PORT d[3] (6467:6467:6467) (6674:6674:6674))
        (PORT d[4] (4170:4170:4170) (4408:4408:4408))
        (PORT d[5] (7359:7359:7359) (7448:7448:7448))
        (PORT d[6] (8198:8198:8198) (8184:8184:8184))
        (PORT d[7] (6471:6471:6471) (6734:6734:6734))
        (PORT d[8] (3363:3363:3363) (3537:3537:3537))
        (PORT d[9] (9488:9488:9488) (9216:9216:9216))
        (PORT d[10] (4791:4791:4791) (5076:5076:5076))
        (PORT d[11] (5168:5168:5168) (5335:5335:5335))
        (PORT d[12] (7600:7600:7600) (7710:7710:7710))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2967:2967:2967))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3770:3770:3770))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4387:4387:4387))
        (PORT d[1] (6829:6829:6829) (6985:6985:6985))
        (PORT d[2] (8172:8172:8172) (8175:8175:8175))
        (PORT d[3] (3478:3478:3478) (3676:3676:3676))
        (PORT d[4] (7094:7094:7094) (7056:7056:7056))
        (PORT d[5] (7922:7922:7922) (7992:7992:7992))
        (PORT d[6] (3867:3867:3867) (4009:4009:4009))
        (PORT d[7] (2671:2671:2671) (2802:2802:2802))
        (PORT d[8] (3425:3425:3425) (3557:3557:3557))
        (PORT d[9] (3898:3898:3898) (3987:3987:3987))
        (PORT d[10] (3214:3214:3214) (3435:3435:3435))
        (PORT d[11] (8069:8069:8069) (7921:7921:7921))
        (PORT d[12] (5109:5109:5109) (5276:5276:5276))
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (PORT stall (4585:4585:4585) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1474:1474:1474))
        (PORT datab (2130:2130:2130) (2069:2069:2069))
        (PORT datac (936:936:936) (1029:1029:1029))
        (PORT datad (2484:2484:2484) (2547:2547:2547))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4695:4695:4695))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (5825:5825:5825))
        (PORT d[1] (5055:5055:5055) (5399:5399:5399))
        (PORT d[2] (4939:4939:4939) (5238:5238:5238))
        (PORT d[3] (4232:4232:4232) (4498:4498:4498))
        (PORT d[4] (3108:3108:3108) (3277:3277:3277))
        (PORT d[5] (9113:9113:9113) (9304:9304:9304))
        (PORT d[6] (10895:10895:10895) (11318:11318:11318))
        (PORT d[7] (5129:5129:5129) (5498:5498:5498))
        (PORT d[8] (6605:6605:6605) (6570:6570:6570))
        (PORT d[9] (6170:6170:6170) (6213:6213:6213))
        (PORT d[10] (3212:3212:3212) (3412:3412:3412))
        (PORT d[11] (4433:4433:4433) (4762:4762:4762))
        (PORT d[12] (5049:5049:5049) (5152:5152:5152))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3084:3084:3084))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4165:4165:4165))
        (PORT d[1] (6161:6161:6161) (6308:6308:6308))
        (PORT d[2] (3639:3639:3639) (3755:3755:3755))
        (PORT d[3] (4697:4697:4697) (5012:5012:5012))
        (PORT d[4] (5091:5091:5091) (5363:5363:5363))
        (PORT d[5] (6236:6236:6236) (6371:6371:6371))
        (PORT d[6] (3481:3481:3481) (3608:3608:3608))
        (PORT d[7] (4226:4226:4226) (4462:4462:4462))
        (PORT d[8] (3950:3950:3950) (4189:4189:4189))
        (PORT d[9] (5318:5318:5318) (5491:5491:5491))
        (PORT d[10] (2701:2701:2701) (2887:2887:2887))
        (PORT d[11] (6598:6598:6598) (6568:6568:6568))
        (PORT d[12] (5586:5586:5586) (5794:5794:5794))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT stall (3672:3672:3672) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5122:5122:5122) (5553:5553:5553))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5572:5572:5572) (5540:5540:5540))
        (PORT d[1] (4839:4839:4839) (5020:5020:5020))
        (PORT d[2] (4267:4267:4267) (4489:4489:4489))
        (PORT d[3] (4707:4707:4707) (4869:4869:4869))
        (PORT d[4] (3622:3622:3622) (3850:3850:3850))
        (PORT d[5] (7589:7589:7589) (7792:7792:7792))
        (PORT d[6] (3656:3656:3656) (3760:3760:3760))
        (PORT d[7] (3264:3264:3264) (3481:3481:3481))
        (PORT d[8] (7561:7561:7561) (7615:7615:7615))
        (PORT d[9] (6827:6827:6827) (7015:7015:7015))
        (PORT d[10] (3401:3401:3401) (3551:3551:3551))
        (PORT d[11] (3545:3545:3545) (3791:3791:3791))
        (PORT d[12] (5438:5438:5438) (5588:5588:5588))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3296:3296:3296))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6190:6190:6190) (6165:6165:6165))
        (PORT d[1] (5114:5114:5114) (5239:5239:5239))
        (PORT d[2] (3590:3590:3590) (3674:3674:3674))
        (PORT d[3] (4508:4508:4508) (4671:4671:4671))
        (PORT d[4] (4912:4912:4912) (5066:5066:5066))
        (PORT d[5] (4154:4154:4154) (4271:4271:4271))
        (PORT d[6] (4232:4232:4232) (4430:4430:4430))
        (PORT d[7] (5158:5158:5158) (5537:5537:5537))
        (PORT d[8] (4468:4468:4468) (4488:4488:4488))
        (PORT d[9] (3413:3413:3413) (3561:3561:3561))
        (PORT d[10] (5631:5631:5631) (5617:5617:5617))
        (PORT d[11] (6724:6724:6724) (6718:6718:6718))
        (PORT d[12] (4627:4627:4627) (4723:4723:4723))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT stall (3692:3692:3692) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (2926:2926:2926))
        (PORT datab (1442:1442:1442) (1523:1523:1523))
        (PORT datac (3208:3208:3208) (3184:3184:3184))
        (PORT datad (1417:1417:1417) (1462:1462:1462))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (966:966:966))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1521:1521:1521) (1497:1497:1497))
        (PORT datad (1457:1457:1457) (1504:1504:1504))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (6263:6263:6263))
        (PORT clk (2490:2490:2490) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (6261:6261:6261))
        (PORT d[1] (5178:5178:5178) (5354:5354:5354))
        (PORT d[2] (5601:5601:5601) (5826:5826:5826))
        (PORT d[3] (5394:5394:5394) (5551:5551:5551))
        (PORT d[4] (4389:4389:4389) (4618:4618:4618))
        (PORT d[5] (8333:8333:8333) (8533:8533:8533))
        (PORT d[6] (8075:8075:8075) (8356:8356:8356))
        (PORT d[7] (3230:3230:3230) (3444:3444:3444))
        (PORT d[8] (3000:3000:3000) (3119:3119:3119))
        (PORT d[9] (7772:7772:7772) (7948:7948:7948))
        (PORT d[10] (4084:4084:4084) (4227:4227:4227))
        (PORT d[11] (4705:4705:4705) (4988:4988:4988))
        (PORT d[12] (7541:7541:7541) (7729:7729:7729))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2847:2847:2847))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6640:6640:6640) (6634:6634:6634))
        (PORT d[1] (3888:3888:3888) (3943:3943:3943))
        (PORT d[2] (4297:4297:4297) (4379:4379:4379))
        (PORT d[3] (5248:5248:5248) (5415:5415:5415))
        (PORT d[4] (2954:2954:2954) (3001:3001:3001))
        (PORT d[5] (4202:4202:4202) (4324:4324:4324))
        (PORT d[6] (4971:4971:4971) (5166:5166:5166))
        (PORT d[7] (4794:4794:4794) (5142:5142:5142))
        (PORT d[8] (3136:3136:3136) (3169:3169:3169))
        (PORT d[9] (3757:3757:3757) (3896:3896:3896))
        (PORT d[10] (6330:6330:6330) (6313:6313:6313))
        (PORT d[11] (4037:4037:4037) (3959:3959:3959))
        (PORT d[12] (3176:3176:3176) (3240:3240:3240))
        (PORT clk (2488:2488:2488) (2514:2514:2514))
        (PORT stall (2781:2781:2781) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5552:5552:5552) (6028:6028:6028))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (5850:5850:5850))
        (PORT d[1] (3473:3473:3473) (3661:3661:3661))
        (PORT d[2] (3796:3796:3796) (3984:3984:3984))
        (PORT d[3] (4085:4085:4085) (4280:4280:4280))
        (PORT d[4] (4296:4296:4296) (4550:4550:4550))
        (PORT d[5] (8610:8610:8610) (8832:8832:8832))
        (PORT d[6] (8845:8845:8845) (9116:9116:9116))
        (PORT d[7] (4088:4088:4088) (4382:4382:4382))
        (PORT d[8] (7673:7673:7673) (7776:7776:7776))
        (PORT d[9] (6752:6752:6752) (6966:6966:6966))
        (PORT d[10] (3223:3223:3223) (3431:3431:3431))
        (PORT d[11] (3954:3954:3954) (4193:4193:4193))
        (PORT d[12] (6206:6206:6206) (6406:6406:6406))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3403:3403:3403))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (5870:5870:5870))
        (PORT d[1] (5301:5301:5301) (5370:5370:5370))
        (PORT d[2] (3709:3709:3709) (3857:3857:3857))
        (PORT d[3] (3329:3329:3329) (3475:3475:3475))
        (PORT d[4] (4087:4087:4087) (4170:4170:4170))
        (PORT d[5] (3870:3870:3870) (3919:3919:3919))
        (PORT d[6] (4618:4618:4618) (4823:4823:4823))
        (PORT d[7] (5040:5040:5040) (5354:5354:5354))
        (PORT d[8] (5776:5776:5776) (5864:5864:5864))
        (PORT d[9] (3935:3935:3935) (4049:4049:4049))
        (PORT d[10] (5620:5620:5620) (5633:5633:5633))
        (PORT d[11] (7103:7103:7103) (7151:7151:7151))
        (PORT d[12] (4050:4050:4050) (4203:4203:4203))
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (PORT stall (3240:3240:3240) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2715:2715:2715) (2592:2592:2592))
        (PORT datab (1974:1974:1974) (2075:2075:2075))
        (PORT datac (1720:1720:1720) (1784:1784:1784))
        (PORT datad (2567:2567:2567) (2674:2674:2674))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6327:6327:6327) (6880:6880:6880))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6954:6954:6954) (6890:6890:6890))
        (PORT d[1] (5518:5518:5518) (5824:5824:5824))
        (PORT d[2] (3761:3761:3761) (3936:3936:3936))
        (PORT d[3] (4403:4403:4403) (4581:4581:4581))
        (PORT d[4] (4831:4831:4831) (5057:5057:5057))
        (PORT d[5] (6284:6284:6284) (6374:6374:6374))
        (PORT d[6] (6098:6098:6098) (6206:6206:6206))
        (PORT d[7] (3932:3932:3932) (4127:4127:4127))
        (PORT d[8] (9330:9330:9330) (9477:9477:9477))
        (PORT d[9] (9789:9789:9789) (9601:9601:9601))
        (PORT d[10] (6226:6226:6226) (6342:6342:6342))
        (PORT d[11] (5105:5105:5105) (5223:5223:5223))
        (PORT d[12] (6654:6654:6654) (6745:6745:6745))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2962:2962:2962))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3774:3774:3774))
        (PORT d[1] (4759:4759:4759) (4858:4858:4858))
        (PORT d[2] (6090:6090:6090) (6008:6008:6008))
        (PORT d[3] (3200:3200:3200) (3414:3414:3414))
        (PORT d[4] (3860:3860:3860) (4001:4001:4001))
        (PORT d[5] (3868:3868:3868) (4033:4033:4033))
        (PORT d[6] (5738:5738:5738) (5715:5715:5715))
        (PORT d[7] (3323:3323:3323) (3447:3447:3447))
        (PORT d[8] (2380:2380:2380) (2486:2486:2486))
        (PORT d[9] (4795:4795:4795) (4794:4794:4794))
        (PORT d[10] (4415:4415:4415) (4638:4638:4638))
        (PORT d[11] (3908:3908:3908) (3989:3989:3989))
        (PORT d[12] (4035:4035:4035) (4213:4213:4213))
        (PORT clk (2506:2506:2506) (2537:2537:2537))
        (PORT stall (2794:2794:2794) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4704:4704:4704))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3203:3203:3203))
        (PORT d[1] (4065:4065:4065) (4366:4366:4366))
        (PORT d[2] (4724:4724:4724) (5049:5049:5049))
        (PORT d[3] (3744:3744:3744) (3911:3911:3911))
        (PORT d[4] (3125:3125:3125) (3295:3295:3295))
        (PORT d[5] (5278:5278:5278) (5183:5183:5183))
        (PORT d[6] (10313:10313:10313) (10732:10732:10732))
        (PORT d[7] (5090:5090:5090) (5406:5406:5406))
        (PORT d[8] (4984:4984:4984) (4909:4909:4909))
        (PORT d[9] (2977:2977:2977) (3017:3017:3017))
        (PORT d[10] (2354:2354:2354) (2463:2463:2463))
        (PORT d[11] (3589:3589:3589) (3837:3837:3837))
        (PORT d[12] (4941:4941:4941) (4996:4996:4996))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2779:2779:2779))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4867:4867:4867))
        (PORT d[1] (4323:4323:4323) (4405:4405:4405))
        (PORT d[2] (3232:3232:3232) (3323:3323:3323))
        (PORT d[3] (3960:3960:3960) (4211:4211:4211))
        (PORT d[4] (4452:4452:4452) (4611:4611:4611))
        (PORT d[5] (4217:4217:4217) (4133:4133:4133))
        (PORT d[6] (2988:2988:2988) (3119:3119:3119))
        (PORT d[7] (3398:3398:3398) (3608:3608:3608))
        (PORT d[8] (3123:3123:3123) (3088:3088:3088))
        (PORT d[9] (4296:4296:4296) (4398:4398:4398))
        (PORT d[10] (4668:4668:4668) (4678:4678:4678))
        (PORT d[11] (3417:3417:3417) (3384:3384:3384))
        (PORT d[12] (4973:4973:4973) (5180:5180:5180))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (PORT stall (2609:2609:2609) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2654:2654:2654) (2787:2787:2787))
        (PORT datab (1971:1971:1971) (2071:2071:2071))
        (PORT datac (1724:1724:1724) (1789:1789:1789))
        (PORT datad (2240:2240:2240) (2223:2223:2223))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4833:4833:4833))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4458:4458:4458))
        (PORT d[1] (4325:4325:4325) (4603:4603:4603))
        (PORT d[2] (5438:5438:5438) (5611:5611:5611))
        (PORT d[3] (3732:3732:3732) (3922:3922:3922))
        (PORT d[4] (4442:4442:4442) (4639:4639:4639))
        (PORT d[5] (5140:5140:5140) (5105:5105:5105))
        (PORT d[6] (9916:9916:9916) (10282:10282:10282))
        (PORT d[7] (4278:4278:4278) (4552:4552:4552))
        (PORT d[8] (2914:2914:2914) (3013:3013:3013))
        (PORT d[9] (5087:5087:5087) (5063:5063:5063))
        (PORT d[10] (2840:2840:2840) (3000:3000:3000))
        (PORT d[11] (4459:4459:4459) (4801:4801:4801))
        (PORT d[12] (4810:4810:4810) (4799:4799:4799))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3190:3190:3190))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4317:4317:4317))
        (PORT d[1] (5073:5073:5073) (5202:5202:5202))
        (PORT d[2] (3264:3264:3264) (3352:3352:3352))
        (PORT d[3] (4078:4078:4078) (4256:4256:4256))
        (PORT d[4] (4270:4270:4270) (4446:4446:4446))
        (PORT d[5] (3470:3470:3470) (3419:3419:3419))
        (PORT d[6] (3174:3174:3174) (3336:3336:3336))
        (PORT d[7] (3950:3950:3950) (4219:4219:4219))
        (PORT d[8] (4448:4448:4448) (4457:4457:4457))
        (PORT d[9] (4712:4712:4712) (4857:4857:4857))
        (PORT d[10] (4761:4761:4761) (4694:4694:4694))
        (PORT d[11] (3646:3646:3646) (3593:3593:3593))
        (PORT d[12] (4240:4240:4240) (4416:4416:4416))
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (PORT stall (3444:3444:3444) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4836:4836:4836))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3229:3229:3229))
        (PORT d[1] (4426:4426:4426) (4726:4726:4726))
        (PORT d[2] (4743:4743:4743) (5069:5069:5069))
        (PORT d[3] (3799:3799:3799) (3987:3987:3987))
        (PORT d[4] (3396:3396:3396) (3568:3568:3568))
        (PORT d[5] (4213:4213:4213) (4187:4187:4187))
        (PORT d[6] (9153:9153:9153) (9497:9497:9497))
        (PORT d[7] (5103:5103:5103) (5420:5420:5420))
        (PORT d[8] (5360:5360:5360) (5278:5278:5278))
        (PORT d[9] (5232:5232:5232) (5286:5286:5286))
        (PORT d[10] (2386:2386:2386) (2495:2495:2495))
        (PORT d[11] (4497:4497:4497) (4840:4840:4840))
        (PORT d[12] (4988:4988:4988) (5083:5083:5083))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2173:2173:2173))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3771:3771:3771) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4893:4893:4893))
        (PORT d[1] (4689:4689:4689) (4770:4770:4770))
        (PORT d[2] (3600:3600:3600) (3685:3685:3685))
        (PORT d[3] (4294:4294:4294) (4544:4544:4544))
        (PORT d[4] (4579:4579:4579) (4759:4759:4759))
        (PORT d[5] (3931:3931:3931) (3858:3858:3858))
        (PORT d[6] (3008:3008:3008) (3140:3140:3140))
        (PORT d[7] (4047:4047:4047) (4248:4248:4248))
        (PORT d[8] (3345:3345:3345) (3279:3279:3279))
        (PORT d[9] (3902:3902:3902) (4010:4010:4010))
        (PORT d[10] (5027:5027:5027) (5035:5035:5035))
        (PORT d[11] (3801:3801:3801) (3760:3760:3760))
        (PORT d[12] (4920:4920:4920) (5129:5129:5129))
        (PORT clk (2551:2551:2551) (2581:2581:2581))
        (PORT stall (2585:2585:2585) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1840:1840:1840))
        (PORT datab (2072:2072:2072) (2070:2070:2070))
        (PORT datac (1924:1924:1924) (2031:2031:2031))
        (PORT datad (2019:2019:2019) (2032:2032:2032))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1644:1644:1644))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2041:2041:2041) (2099:2099:2099))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (5224:5224:5224))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5064:5064:5064))
        (PORT d[1] (5094:5094:5094) (5371:5371:5371))
        (PORT d[2] (6415:6415:6415) (6568:6568:6568))
        (PORT d[3] (2844:2844:2844) (2955:2955:2955))
        (PORT d[4] (4192:4192:4192) (4407:4407:4407))
        (PORT d[5] (5887:5887:5887) (5847:5847:5847))
        (PORT d[6] (9232:9232:9232) (9590:9590:9590))
        (PORT d[7] (5356:5356:5356) (5614:5614:5614))
        (PORT d[8] (3156:3156:3156) (3247:3247:3247))
        (PORT d[9] (5302:5302:5302) (5426:5426:5426))
        (PORT d[10] (2459:2459:2459) (2606:2606:2606))
        (PORT d[11] (4845:4845:4845) (5181:5181:5181))
        (PORT d[12] (5144:5144:5144) (5306:5306:5306))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3651:3651:3651))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3591:3591:3591))
        (PORT d[1] (5444:5444:5444) (5575:5575:5575))
        (PORT d[2] (3613:3613:3613) (3709:3709:3709))
        (PORT d[3] (4402:4402:4402) (4579:4579:4579))
        (PORT d[4] (4928:4928:4928) (5090:5090:5090))
        (PORT d[5] (4164:4164:4164) (4104:4104:4104))
        (PORT d[6] (2778:2778:2778) (2911:2911:2911))
        (PORT d[7] (4156:4156:4156) (4400:4400:4400))
        (PORT d[8] (4845:4845:4845) (4855:4855:4855))
        (PORT d[9] (4297:4297:4297) (4445:4445:4445))
        (PORT d[10] (3953:3953:3953) (3894:3894:3894))
        (PORT d[11] (4573:4573:4573) (4506:4506:4506))
        (PORT d[12] (4555:4555:4555) (4727:4727:4727))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (PORT stall (3077:3077:3077) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4693:4693:4693))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5735:5735:5735) (5796:5796:5796))
        (PORT d[1] (5172:5172:5172) (5528:5528:5528))
        (PORT d[2] (5262:5262:5262) (5551:5551:5551))
        (PORT d[3] (4214:4214:4214) (4480:4480:4480))
        (PORT d[4] (3143:3143:3143) (3315:3315:3315))
        (PORT d[5] (9411:9411:9411) (9603:9603:9603))
        (PORT d[6] (10745:10745:10745) (11207:11207:11207))
        (PORT d[7] (4847:4847:4847) (5223:5223:5223))
        (PORT d[8] (6305:6305:6305) (6283:6283:6283))
        (PORT d[9] (6183:6183:6183) (6229:6229:6229))
        (PORT d[10] (3235:3235:3235) (3437:3437:3437))
        (PORT d[11] (4712:4712:4712) (5026:5026:5026))
        (PORT d[12] (4774:4774:4774) (4880:4880:4880))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3435:3435:3435))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4166:4166:4166))
        (PORT d[1] (6176:6176:6176) (6326:6326:6326))
        (PORT d[2] (3679:3679:3679) (3798:3798:3798))
        (PORT d[3] (4414:4414:4414) (4642:4642:4642))
        (PORT d[4] (5356:5356:5356) (5610:5610:5610))
        (PORT d[5] (6230:6230:6230) (6364:6364:6364))
        (PORT d[6] (3499:3499:3499) (3626:3626:3626))
        (PORT d[7] (4181:4181:4181) (4415:4415:4415))
        (PORT d[8] (4293:4293:4293) (4523:4523:4523))
        (PORT d[9] (5360:5360:5360) (5537:5537:5537))
        (PORT d[10] (3034:3034:3034) (3209:3209:3209))
        (PORT d[11] (6280:6280:6280) (6258:6258:6258))
        (PORT d[12] (5568:5568:5568) (5776:5776:5776))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT stall (3695:3695:3695) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1833:1833:1833))
        (PORT datab (1973:1973:1973) (2073:2073:2073))
        (PORT datac (2186:2186:2186) (2108:2108:2108))
        (PORT datad (2553:2553:2553) (2645:2645:2645))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1138:1138:1138) (1146:1146:1146))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6870:6870:6870))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6615:6615:6615) (6553:6553:6553))
        (PORT d[1] (4818:4818:4818) (5116:5116:5116))
        (PORT d[2] (3754:3754:3754) (3928:3928:3928))
        (PORT d[3] (4402:4402:4402) (4580:4580:4580))
        (PORT d[4] (4877:4877:4877) (5106:5106:5106))
        (PORT d[5] (6779:6779:6779) (6718:6718:6718))
        (PORT d[6] (6370:6370:6370) (6462:6462:6462))
        (PORT d[7] (3931:3931:3931) (4127:4127:4127))
        (PORT d[8] (8995:8995:8995) (9147:9147:9147))
        (PORT d[9] (9470:9470:9470) (9288:9288:9288))
        (PORT d[10] (6252:6252:6252) (6375:6375:6375))
        (PORT d[11] (4796:4796:4796) (4921:4921:4921))
        (PORT d[12] (6679:6679:6679) (6772:6772:6772))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2920:2920:2920))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3769:3769:3769))
        (PORT d[1] (4780:4780:4780) (4880:4880:4880))
        (PORT d[2] (6145:6145:6145) (6067:6067:6067))
        (PORT d[3] (3834:3834:3834) (4023:4023:4023))
        (PORT d[4] (4224:4224:4224) (4357:4357:4357))
        (PORT d[5] (3875:3875:3875) (4040:4040:4040))
        (PORT d[6] (5725:5725:5725) (5703:5703:5703))
        (PORT d[7] (2657:2657:2657) (2788:2788:2788))
        (PORT d[8] (2381:2381:2381) (2486:2486:2486))
        (PORT d[9] (4820:4820:4820) (4821:4821:4821))
        (PORT d[10] (4357:4357:4357) (4574:4574:4574))
        (PORT d[11] (3541:3541:3541) (3626:3626:3626))
        (PORT d[12] (4003:4003:4003) (4178:4178:4178))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT stall (2745:2745:2745) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4863:4863:4863) (5172:5172:5172))
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7487:7487:7487) (7544:7544:7544))
        (PORT d[1] (6626:6626:6626) (6957:6957:6957))
        (PORT d[2] (6620:6620:6620) (6893:6893:6893))
        (PORT d[3] (5271:5271:5271) (5553:5553:5553))
        (PORT d[4] (5084:5084:5084) (5244:5244:5244))
        (PORT d[5] (7821:7821:7821) (8009:8009:8009))
        (PORT d[6] (7190:7190:7190) (7338:7338:7338))
        (PORT d[7] (4532:4532:4532) (4884:4884:4884))
        (PORT d[8] (7739:7739:7739) (7724:7724:7724))
        (PORT d[9] (6247:6247:6247) (6323:6323:6323))
        (PORT d[10] (4045:4045:4045) (4300:4300:4300))
        (PORT d[11] (6056:6056:6056) (6358:6358:6358))
        (PORT d[12] (7013:7013:7013) (7061:7061:7061))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3360:3360:3360))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5522:5522:5522))
        (PORT d[1] (5105:5105:5105) (5221:5221:5221))
        (PORT d[2] (5163:5163:5163) (5272:5272:5272))
        (PORT d[3] (4326:4326:4326) (4563:4563:4563))
        (PORT d[4] (6243:6243:6243) (6497:6497:6497))
        (PORT d[5] (6887:6887:6887) (6967:6967:6967))
        (PORT d[6] (3028:3028:3028) (3131:3131:3131))
        (PORT d[7] (3776:3776:3776) (3973:3973:3973))
        (PORT d[8] (3911:3911:3911) (4111:4111:4111))
        (PORT d[9] (6880:6880:6880) (7063:7063:7063))
        (PORT d[10] (2704:2704:2704) (2843:2843:2843))
        (PORT d[11] (6629:6629:6629) (6582:6582:6582))
        (PORT d[12] (5726:5726:5726) (5994:5994:5994))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (PORT stall (3588:3588:3588) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3215:3215:3215) (3337:3337:3337))
        (PORT datab (1450:1450:1450) (1506:1506:1506))
        (PORT datac (1398:1398:1398) (1487:1487:1487))
        (PORT datad (3362:3362:3362) (3378:3378:3378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6817:6817:6817) (7438:7438:7438))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9235:9235:9235) (9186:9186:9186))
        (PORT d[1] (3226:3226:3226) (3408:3408:3408))
        (PORT d[2] (4836:4836:4836) (4991:4991:4991))
        (PORT d[3] (5532:5532:5532) (5731:5731:5731))
        (PORT d[4] (3901:3901:3901) (4115:4115:4115))
        (PORT d[5] (8222:8222:8222) (8330:8330:8330))
        (PORT d[6] (10485:10485:10485) (10712:10712:10712))
        (PORT d[7] (2820:2820:2820) (2990:2990:2990))
        (PORT d[8] (3085:3085:3085) (3242:3242:3242))
        (PORT d[9] (7208:7208:7208) (7445:7445:7445))
        (PORT d[10] (8295:8295:8295) (8406:8406:8406))
        (PORT d[11] (3035:3035:3035) (3157:3157:3157))
        (PORT d[12] (5839:5839:5839) (6012:6012:6012))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2155:2155:2155))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1838:1838:1838))
        (PORT d[1] (2749:2749:2749) (2679:2679:2679))
        (PORT d[2] (5766:5766:5766) (5847:5847:5847))
        (PORT d[3] (1811:1811:1811) (1846:1846:1846))
        (PORT d[4] (2599:2599:2599) (2621:2621:2621))
        (PORT d[5] (2771:2771:2771) (2751:2751:2751))
        (PORT d[6] (4446:4446:4446) (4734:4734:4734))
        (PORT d[7] (3827:3827:3827) (4000:4000:4000))
        (PORT d[8] (3504:3504:3504) (3646:3646:3646))
        (PORT d[9] (2525:2525:2525) (2556:2556:2556))
        (PORT d[10] (4151:4151:4151) (4343:4343:4343))
        (PORT d[11] (2776:2776:2776) (2800:2800:2800))
        (PORT d[12] (2848:2848:2848) (2892:2892:2892))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT stall (2122:2122:2122) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7243:7243:7243) (7870:7870:7870))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9847:9847:9847) (9705:9705:9705))
        (PORT d[1] (6991:6991:6991) (7323:7323:7323))
        (PORT d[2] (3666:3666:3666) (3797:3797:3797))
        (PORT d[3] (5850:5850:5850) (6075:6075:6075))
        (PORT d[4] (4509:4509:4509) (4718:4718:4718))
        (PORT d[5] (8484:8484:8484) (8589:8589:8589))
        (PORT d[6] (7982:7982:7982) (8115:8115:8115))
        (PORT d[7] (3970:3970:3970) (4139:4139:4139))
        (PORT d[8] (9499:9499:9499) (9660:9660:9660))
        (PORT d[9] (13296:13296:13296) (13008:13008:13008))
        (PORT d[10] (6939:6939:6939) (7148:7148:7148))
        (PORT d[11] (6324:6324:6324) (6493:6493:6493))
        (PORT d[12] (8392:8392:8392) (8520:8520:8520))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2564:2564:2564))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (5052:5052:5052))
        (PORT d[1] (6870:6870:6870) (6992:6992:6992))
        (PORT d[2] (9537:9537:9537) (9359:9359:9359))
        (PORT d[3] (3123:3123:3123) (3263:3263:3263))
        (PORT d[4] (3773:3773:3773) (3865:3865:3865))
        (PORT d[5] (4755:4755:4755) (4855:4855:4855))
        (PORT d[6] (6096:6096:6096) (6382:6382:6382))
        (PORT d[7] (3893:3893:3893) (4106:4106:4106))
        (PORT d[8] (3195:3195:3195) (3384:3384:3384))
        (PORT d[9] (3633:3633:3633) (3758:3758:3758))
        (PORT d[10] (4026:4026:4026) (4297:4297:4297))
        (PORT d[11] (3496:3496:3496) (3539:3539:3539))
        (PORT d[12] (3772:3772:3772) (3913:3913:3913))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT stall (3383:3383:3383) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (1972:1972:1972))
        (PORT datab (1442:1442:1442) (1523:1523:1523))
        (PORT datac (3245:3245:3245) (3255:3255:3255))
        (PORT datad (1417:1417:1417) (1461:1461:1461))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (726:726:726))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1602:1602:1602) (1621:1621:1621))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4491:4491:4491))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4593:4593:4593))
        (PORT d[1] (4821:4821:4821) (5140:5140:5140))
        (PORT d[2] (4709:4709:4709) (4952:4952:4952))
        (PORT d[3] (3856:3856:3856) (4087:4087:4087))
        (PORT d[4] (3404:3404:3404) (3554:3554:3554))
        (PORT d[5] (5396:5396:5396) (5260:5260:5260))
        (PORT d[6] (10032:10032:10032) (10498:10498:10498))
        (PORT d[7] (4710:4710:4710) (5004:5004:5004))
        (PORT d[8] (5443:5443:5443) (5296:5296:5296))
        (PORT d[9] (4830:4830:4830) (4876:4876:4876))
        (PORT d[10] (2782:2782:2782) (2930:2930:2930))
        (PORT d[11] (4829:4829:4829) (5151:5151:5151))
        (PORT d[12] (4369:4369:4369) (4437:4437:4437))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3121:3121:3121))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3981:3981:3981))
        (PORT d[1] (5094:5094:5094) (5221:5221:5221))
        (PORT d[2] (3218:3218:3218) (3274:3274:3274))
        (PORT d[3] (4702:4702:4702) (5044:5044:5044))
        (PORT d[4] (4984:4984:4984) (5202:5202:5202))
        (PORT d[5] (5277:5277:5277) (5118:5118:5118))
        (PORT d[6] (2993:2993:2993) (3074:3074:3074))
        (PORT d[7] (4181:4181:4181) (4450:4450:4450))
        (PORT d[8] (4913:4913:4913) (4844:4844:4844))
        (PORT d[9] (4548:4548:4548) (4660:4660:4660))
        (PORT d[10] (4876:4876:4876) (4852:4852:4852))
        (PORT d[11] (5068:5068:5068) (4928:4928:4928))
        (PORT d[12] (4107:4107:4107) (4301:4301:4301))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT stall (3594:3594:3594) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6035:6035:6035) (6576:6576:6576))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6863:6863:6863) (6815:6815:6815))
        (PORT d[1] (3553:3553:3553) (3730:3730:3730))
        (PORT d[2] (3344:3344:3344) (3506:3506:3506))
        (PORT d[3] (3234:3234:3234) (3343:3343:3343))
        (PORT d[4] (2823:2823:2823) (2973:2973:2973))
        (PORT d[5] (3030:3030:3030) (3042:3042:3042))
        (PORT d[6] (6476:6476:6476) (6416:6416:6416))
        (PORT d[7] (5118:5118:5118) (5315:5315:5315))
        (PORT d[8] (8115:8115:8115) (8253:8253:8253))
        (PORT d[9] (10049:10049:10049) (9850:9850:9850))
        (PORT d[10] (6241:6241:6241) (6243:6243:6243))
        (PORT d[11] (4903:4903:4903) (5043:5043:5043))
        (PORT d[12] (7322:7322:7322) (7418:7418:7418))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2535:2535:2535))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4501:4501:4501))
        (PORT d[1] (3905:3905:3905) (3903:3903:3903))
        (PORT d[2] (4341:4341:4341) (4275:4275:4275))
        (PORT d[3] (1821:1821:1821) (1900:1900:1900))
        (PORT d[4] (4529:4529:4529) (4649:4649:4649))
        (PORT d[5] (3175:3175:3175) (3108:3108:3108))
        (PORT d[6] (3254:3254:3254) (3467:3467:3467))
        (PORT d[7] (2654:2654:2654) (2665:2665:2665))
        (PORT d[8] (3658:3658:3658) (3722:3722:3722))
        (PORT d[9] (2620:2620:2620) (2578:2578:2578))
        (PORT d[10] (3544:3544:3544) (3766:3766:3766))
        (PORT d[11] (4004:4004:4004) (3952:3952:3952))
        (PORT d[12] (3450:3450:3450) (3615:3615:3615))
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (PORT stall (2683:2683:2683) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2621:2621:2621) (2690:2690:2690))
        (PORT datab (1446:1446:1446) (1528:1528:1528))
        (PORT datac (1958:1958:1958) (1935:1935:1935))
        (PORT datad (1413:1413:1413) (1457:1457:1457))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7646:7646:7646) (8313:8313:8313))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6130:6130:6130) (6091:6091:6091))
        (PORT d[1] (6124:6124:6124) (6386:6386:6386))
        (PORT d[2] (7409:7409:7409) (7559:7559:7559))
        (PORT d[3] (2771:2771:2771) (2836:2836:2836))
        (PORT d[4] (5743:5743:5743) (5962:5962:5962))
        (PORT d[5] (3096:3096:3096) (3096:3096:3096))
        (PORT d[6] (10321:10321:10321) (10684:10684:10684))
        (PORT d[7] (3963:3963:3963) (4202:4202:4202))
        (PORT d[8] (6459:6459:6459) (6439:6439:6439))
        (PORT d[9] (6301:6301:6301) (6406:6406:6406))
        (PORT d[10] (3884:3884:3884) (4022:4022:4022))
        (PORT d[11] (3582:3582:3582) (3801:3801:3801))
        (PORT d[12] (3440:3440:3440) (3439:3439:3439))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3040:3040:3040))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3581:3581:3581))
        (PORT d[1] (4436:4436:4436) (4397:4397:4397))
        (PORT d[2] (4621:4621:4621) (4707:4707:4707))
        (PORT d[3] (3643:3643:3643) (3774:3774:3774))
        (PORT d[4] (3870:3870:3870) (4015:4015:4015))
        (PORT d[5] (2858:2858:2858) (2805:2805:2805))
        (PORT d[6] (3191:3191:3191) (3364:3364:3364))
        (PORT d[7] (3512:3512:3512) (3729:3729:3729))
        (PORT d[8] (3863:3863:3863) (3889:3889:3889))
        (PORT d[9] (2846:2846:2846) (2859:2859:2859))
        (PORT d[10] (3237:3237:3237) (3446:3446:3446))
        (PORT d[11] (2637:2637:2637) (2603:2603:2603))
        (PORT d[12] (3794:3794:3794) (3930:3930:3930))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT stall (2956:2956:2956) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6626:6626:6626) (7199:7199:7199))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4957:4957:4957) (4917:4917:4917))
        (PORT d[1] (4346:4346:4346) (4591:4591:4591))
        (PORT d[2] (4071:4071:4071) (4273:4273:4273))
        (PORT d[3] (4375:4375:4375) (4604:4604:4604))
        (PORT d[4] (3296:3296:3296) (3466:3466:3466))
        (PORT d[5] (5585:5585:5585) (5597:5597:5597))
        (PORT d[6] (4354:4354:4354) (4332:4332:4332))
        (PORT d[7] (3277:3277:3277) (3480:3480:3480))
        (PORT d[8] (6647:6647:6647) (6566:6566:6566))
        (PORT d[9] (7001:7001:7001) (6857:6857:6857))
        (PORT d[10] (4231:4231:4231) (4249:4249:4249))
        (PORT d[11] (2749:2749:2749) (2849:2849:2849))
        (PORT d[12] (4832:4832:4832) (4883:4883:4883))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2412:2412:2412))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2242:2242:2242))
        (PORT d[1] (4630:4630:4630) (4719:4719:4719))
        (PORT d[2] (4644:4644:4644) (4551:4551:4551))
        (PORT d[3] (3925:3925:3925) (4193:4193:4193))
        (PORT d[4] (4297:4297:4297) (4278:4278:4278))
        (PORT d[5] (4974:4974:4974) (5190:5190:5190))
        (PORT d[6] (3776:3776:3776) (3950:3950:3950))
        (PORT d[7] (3113:3113:3113) (3129:3129:3129))
        (PORT d[8] (2669:2669:2669) (2737:2737:2737))
        (PORT d[9] (5197:5197:5197) (5094:5094:5094))
        (PORT d[10] (3008:3008:3008) (3179:3179:3179))
        (PORT d[11] (4962:4962:4962) (4870:4870:4870))
        (PORT d[12] (3885:3885:3885) (4003:4003:4003))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
        (PORT stall (3783:3783:3783) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1577:1577:1577))
        (PORT datab (1448:1448:1448) (1503:1503:1503))
        (PORT datac (1401:1401:1401) (1491:1491:1491))
        (PORT datad (3636:3636:3636) (3707:3707:3707))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4371:4371:4371))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6053:6053:6053) (6099:6099:6099))
        (PORT d[1] (5880:5880:5880) (6230:6230:6230))
        (PORT d[2] (5638:5638:5638) (5921:5921:5921))
        (PORT d[3] (4900:4900:4900) (5158:5158:5158))
        (PORT d[4] (3827:3827:3827) (3993:3993:3993))
        (PORT d[5] (9488:9488:9488) (9678:9678:9678))
        (PORT d[6] (11087:11087:11087) (11546:11546:11546))
        (PORT d[7] (4837:4837:4837) (5170:5170:5170))
        (PORT d[8] (6710:6710:6710) (6702:6702:6702))
        (PORT d[9] (7160:7160:7160) (7186:7186:7186))
        (PORT d[10] (4008:4008:4008) (4250:4250:4250))
        (PORT d[11] (5015:5015:5015) (5321:5321:5321))
        (PORT d[12] (5735:5735:5735) (5815:5815:5815))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2959:2959:2959))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4368:4368:4368))
        (PORT d[1] (6558:6558:6558) (6710:6710:6710))
        (PORT d[2] (4390:4390:4390) (4488:4488:4488))
        (PORT d[3] (5386:5386:5386) (5700:5700:5700))
        (PORT d[4] (5088:5088:5088) (5358:5358:5358))
        (PORT d[5] (6229:6229:6229) (6323:6323:6323))
        (PORT d[6] (2772:2772:2772) (2895:2895:2895))
        (PORT d[7] (4172:4172:4172) (4410:4410:4410))
        (PORT d[8] (4585:4585:4585) (4815:4815:4815))
        (PORT d[9] (5745:5745:5745) (5930:5930:5930))
        (PORT d[10] (2643:2643:2643) (2823:2823:2823))
        (PORT d[11] (7028:7028:7028) (7002:7002:7002))
        (PORT d[12] (5904:5904:5904) (6111:6111:6111))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT stall (3662:3662:3662) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (4063:4063:4063))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (6546:6546:6546))
        (PORT d[1] (5912:5912:5912) (6260:6260:6260))
        (PORT d[2] (5727:5727:5727) (6014:6014:6014))
        (PORT d[3] (4939:4939:4939) (5200:5200:5200))
        (PORT d[4] (3826:3826:3826) (3989:3989:3989))
        (PORT d[5] (9859:9859:9859) (10043:10043:10043))
        (PORT d[6] (4420:4420:4420) (4614:4614:4614))
        (PORT d[7] (4773:4773:4773) (5107:5107:5107))
        (PORT d[8] (6685:6685:6685) (6675:6675:6675))
        (PORT d[9] (6867:6867:6867) (6905:6905:6905))
        (PORT d[10] (3892:3892:3892) (4079:4079:4079))
        (PORT d[11] (4997:4997:4997) (5302:5302:5302))
        (PORT d[12] (5749:5749:5749) (5830:5830:5830))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2941:2941:2941))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4403:4403:4403))
        (PORT d[1] (6896:6896:6896) (7043:7043:7043))
        (PORT d[2] (4419:4419:4419) (4534:4534:4534))
        (PORT d[3] (5392:5392:5392) (5703:5703:5703))
        (PORT d[4] (5476:5476:5476) (5745:5745:5745))
        (PORT d[5] (5853:5853:5853) (5954:5954:5954))
        (PORT d[6] (2746:2746:2746) (2867:2867:2867))
        (PORT d[7] (4212:4212:4212) (4456:4456:4456))
        (PORT d[8] (4624:4624:4624) (4859:4859:4859))
        (PORT d[9] (6030:6030:6030) (6205:6205:6205))
        (PORT d[10] (2982:2982:2982) (3146:3146:3146))
        (PORT d[11] (7343:7343:7343) (7307:7307:7307))
        (PORT d[12] (4985:4985:4985) (5260:5260:5260))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT stall (3271:3271:3271) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2593:2593:2593))
        (PORT datab (1449:1449:1449) (1504:1504:1504))
        (PORT datac (1399:1399:1399) (1488:1488:1488))
        (PORT datad (2476:2476:2476) (2572:2572:2572))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6700:6700:6700) (7285:7285:7285))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7730:7730:7730) (7594:7594:7594))
        (PORT d[1] (5182:5182:5182) (5523:5523:5523))
        (PORT d[2] (4119:4119:4119) (4306:4306:4306))
        (PORT d[3] (4420:4420:4420) (4637:4637:4637))
        (PORT d[4] (5495:5495:5495) (5746:5746:5746))
        (PORT d[5] (6997:6997:6997) (7108:7108:7108))
        (PORT d[6] (7171:7171:7171) (7314:7314:7314))
        (PORT d[7] (3614:3614:3614) (3828:3828:3828))
        (PORT d[8] (8454:8454:8454) (8621:8621:8621))
        (PORT d[9] (10567:10567:10567) (10316:10316:10316))
        (PORT d[10] (6628:6628:6628) (6790:6790:6790))
        (PORT d[11] (4230:4230:4230) (4413:4413:4413))
        (PORT d[12] (6276:6276:6276) (6410:6410:6410))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3217:3217:3217))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2973:2973:2973))
        (PORT d[1] (4803:4803:4803) (4939:4939:4939))
        (PORT d[2] (7560:7560:7560) (7395:7395:7395))
        (PORT d[3] (2768:2768:2768) (2946:2946:2946))
        (PORT d[4] (3841:3841:3841) (3974:3974:3974))
        (PORT d[5] (5460:5460:5460) (5470:5470:5470))
        (PORT d[6] (5443:5443:5443) (5466:5466:5466))
        (PORT d[7] (3855:3855:3855) (4061:4061:4061))
        (PORT d[8] (3505:3505:3505) (3668:3668:3668))
        (PORT d[9] (5147:5147:5147) (5181:5181:5181))
        (PORT d[10] (3570:3570:3570) (3841:3841:3841))
        (PORT d[11] (4016:4016:4016) (4147:4147:4147))
        (PORT d[12] (3787:3787:3787) (3971:3971:3971))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT stall (4029:4029:4029) (3901:3901:3901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4530:4530:4530))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7790:7790:7790) (7845:7845:7845))
        (PORT d[1] (7353:7353:7353) (7694:7694:7694))
        (PORT d[2] (6998:6998:6998) (7168:7168:7168))
        (PORT d[3] (6023:6023:6023) (6297:6297:6297))
        (PORT d[4] (5167:5167:5167) (5328:5328:5328))
        (PORT d[5] (7755:7755:7755) (7945:7945:7945))
        (PORT d[6] (7148:7148:7148) (7297:7297:7297))
        (PORT d[7] (4088:4088:4088) (4389:4389:4389))
        (PORT d[8] (6798:6798:6798) (6835:6835:6835))
        (PORT d[9] (6975:6975:6975) (7055:7055:7055))
        (PORT d[10] (4050:4050:4050) (4301:4301:4301))
        (PORT d[11] (6371:6371:6371) (6669:6669:6669))
        (PORT d[12] (7666:7666:7666) (7706:7706:7706))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3004:3004:3004))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5868:5868:5868))
        (PORT d[1] (5887:5887:5887) (6008:6008:6008))
        (PORT d[2] (5844:5844:5844) (5949:5949:5949))
        (PORT d[3] (3934:3934:3934) (4183:4183:4183))
        (PORT d[4] (6566:6566:6566) (6829:6829:6829))
        (PORT d[5] (7248:7248:7248) (7327:7327:7327))
        (PORT d[6] (3341:3341:3341) (3439:3439:3439))
        (PORT d[7] (4152:4152:4152) (4347:4347:4347))
        (PORT d[8] (3856:3856:3856) (4049:4049:4049))
        (PORT d[9] (4590:4590:4590) (4724:4724:4724))
        (PORT d[10] (2611:2611:2611) (2745:2745:2745))
        (PORT d[11] (7389:7389:7389) (7338:7338:7338))
        (PORT d[12] (3849:3849:3849) (3923:3923:3923))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT stall (3969:3969:3969) (3881:3881:3881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3113:3113:3113) (3275:3275:3275))
        (PORT datab (1445:1445:1445) (1527:1527:1527))
        (PORT datac (2019:2019:2019) (2092:2092:2092))
        (PORT datad (1414:1414:1414) (1458:1458:1458))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4775:4775:4775))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4224:4224:4224))
        (PORT d[1] (4965:4965:4965) (5195:5195:5195))
        (PORT d[2] (5020:5020:5020) (5332:5332:5332))
        (PORT d[3] (3431:3431:3431) (3621:3621:3621))
        (PORT d[4] (3451:3451:3451) (3620:3620:3620))
        (PORT d[5] (3819:3819:3819) (3794:3794:3794))
        (PORT d[6] (9965:9965:9965) (10387:10387:10387))
        (PORT d[7] (4759:4759:4759) (5079:5079:5079))
        (PORT d[8] (4599:4599:4599) (4527:4527:4527))
        (PORT d[9] (5137:5137:5137) (5164:5164:5164))
        (PORT d[10] (2063:2063:2063) (2182:2182:2182))
        (PORT d[11] (4441:4441:4441) (4781:4781:4781))
        (PORT d[12] (4933:4933:4933) (4988:4988:4988))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2790:2790:2790))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3814:3814:3814))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4506:4506:4506))
        (PORT d[1] (4812:4812:4812) (4942:4942:4942))
        (PORT d[2] (3259:3259:3259) (3351:3351:3351))
        (PORT d[3] (3924:3924:3924) (4172:4172:4172))
        (PORT d[4] (4272:4272:4272) (4459:4459:4459))
        (PORT d[5] (3555:3555:3555) (3485:3485:3485))
        (PORT d[6] (2768:2768:2768) (2921:2921:2921))
        (PORT d[7] (3400:3400:3400) (3609:3609:3609))
        (PORT d[8] (4036:4036:4036) (3975:3975:3975))
        (PORT d[9] (3883:3883:3883) (3987:3987:3987))
        (PORT d[10] (4667:4667:4667) (4677:4677:4677))
        (PORT d[11] (4095:4095:4095) (4044:4044:4044))
        (PORT d[12] (4575:4575:4575) (4787:4787:4787))
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (PORT stall (3013:3013:3013) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4812:4812:4812))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3229:3229:3229))
        (PORT d[1] (4057:4057:4057) (4359:4359:4359))
        (PORT d[2] (4674:4674:4674) (5000:5000:5000))
        (PORT d[3] (3427:3427:3427) (3618:3618:3618))
        (PORT d[4] (3780:3780:3780) (3938:3938:3938))
        (PORT d[5] (4203:4203:4203) (4176:4176:4176))
        (PORT d[6] (10618:10618:10618) (11038:11038:11038))
        (PORT d[7] (5096:5096:5096) (5412:5412:5412))
        (PORT d[8] (4288:4288:4288) (4221:4221:4221))
        (PORT d[9] (4829:4829:4829) (4885:4885:4885))
        (PORT d[10] (2412:2412:2412) (2523:2523:2523))
        (PORT d[11] (3932:3932:3932) (4165:4165:4165))
        (PORT d[12] (4910:4910:4910) (4962:4962:4962))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2656:2656:2656))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4856:4856:4856))
        (PORT d[1] (4645:4645:4645) (4723:4723:4723))
        (PORT d[2] (3605:3605:3605) (3695:3695:3695))
        (PORT d[3] (3994:3994:3994) (4247:4247:4247))
        (PORT d[4] (4623:4623:4623) (4804:4804:4804))
        (PORT d[5] (3917:3917:3917) (3841:3841:3841))
        (PORT d[6] (3032:3032:3032) (3167:3167:3167))
        (PORT d[7] (3666:3666:3666) (3865:3865:3865))
        (PORT d[8] (3364:3364:3364) (3297:3297:3297))
        (PORT d[9] (3924:3924:3924) (4031:4031:4031))
        (PORT d[10] (3132:3132:3132) (3304:3304:3304))
        (PORT d[11] (3350:3350:3350) (3312:3312:3312))
        (PORT d[12] (4924:4924:4924) (5126:5126:5126))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT stall (2608:2608:2608) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (2075:2075:2075))
        (PORT datab (1553:1553:1553) (1614:1614:1614))
        (PORT datac (2302:2302:2302) (2323:2323:2323))
        (PORT datad (2051:2051:2051) (2053:2053:2053))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5498:5498:5498))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5101:5101:5101))
        (PORT d[1] (3810:3810:3810) (4019:4019:4019))
        (PORT d[2] (4114:4114:4114) (4338:4338:4338))
        (PORT d[3] (3644:3644:3644) (3800:3800:3800))
        (PORT d[4] (3965:3965:3965) (4182:4182:4182))
        (PORT d[5] (7734:7734:7734) (7911:7911:7911))
        (PORT d[6] (9080:9080:9080) (9385:9385:9385))
        (PORT d[7] (3585:3585:3585) (3829:3829:3829))
        (PORT d[8] (7445:7445:7445) (7482:7482:7482))
        (PORT d[9] (6693:6693:6693) (6865:6865:6865))
        (PORT d[10] (2777:2777:2777) (2925:2925:2925))
        (PORT d[11] (4285:4285:4285) (4556:4556:4556))
        (PORT d[12] (6105:6105:6105) (6245:6245:6245))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3102:3102:3102))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5202:5202:5202))
        (PORT d[1] (4752:4752:4752) (4877:4877:4877))
        (PORT d[2] (3248:3248:3248) (3332:3332:3332))
        (PORT d[3] (3354:3354:3354) (3521:3521:3521))
        (PORT d[4] (4099:4099:4099) (4232:4232:4232))
        (PORT d[5] (3848:3848:3848) (3958:3958:3958))
        (PORT d[6] (3420:3420:3420) (3606:3606:3606))
        (PORT d[7] (5184:5184:5184) (5561:5561:5561))
        (PORT d[8] (5692:5692:5692) (5839:5839:5839))
        (PORT d[9] (4448:4448:4448) (4589:4589:4589))
        (PORT d[10] (4597:4597:4597) (4592:4592:4592))
        (PORT d[11] (7060:7060:7060) (7064:7064:7064))
        (PORT d[12] (3817:3817:3817) (3886:3886:3886))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT stall (3641:3641:3641) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7572:7572:7572) (8217:8217:8217))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1604:1604:1604))
        (PORT d[1] (4013:4013:4013) (4276:4276:4276))
        (PORT d[2] (1479:1479:1479) (1508:1508:1508))
        (PORT d[3] (1813:1813:1813) (1809:1809:1809))
        (PORT d[4] (1656:1656:1656) (1694:1694:1694))
        (PORT d[5] (3142:3142:3142) (3124:3124:3124))
        (PORT d[6] (2834:2834:2834) (2845:2845:2845))
        (PORT d[7] (2211:2211:2211) (2229:2229:2229))
        (PORT d[8] (2678:2678:2678) (2641:2641:2641))
        (PORT d[9] (1884:1884:1884) (1899:1899:1899))
        (PORT d[10] (4244:4244:4244) (4355:4355:4355))
        (PORT d[11] (5060:5060:5060) (5266:5266:5266))
        (PORT d[12] (3850:3850:3850) (3838:3838:3838))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1685:1685:1685))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3814:3814:3814))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3916:3916:3916))
        (PORT d[1] (4934:4934:4934) (4970:4970:4970))
        (PORT d[2] (3437:3437:3437) (3408:3408:3408))
        (PORT d[3] (2150:2150:2150) (2130:2130:2130))
        (PORT d[4] (4960:4960:4960) (5094:5094:5094))
        (PORT d[5] (2660:2660:2660) (2607:2607:2607))
        (PORT d[6] (1534:1534:1534) (1534:1534:1534))
        (PORT d[7] (1565:1565:1565) (1564:1564:1564))
        (PORT d[8] (2544:2544:2544) (2522:2522:2522))
        (PORT d[9] (3493:3493:3493) (3555:3555:3555))
        (PORT d[10] (2438:2438:2438) (2612:2612:2612))
        (PORT d[11] (2138:2138:2138) (2120:2120:2120))
        (PORT d[12] (1463:1463:1463) (1455:1455:1455))
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (PORT stall (1782:1782:1782) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (2076:2076:2076))
        (PORT datab (1549:1549:1549) (1609:1609:1609))
        (PORT datac (2524:2524:2524) (2627:2627:2627))
        (PORT datad (959:959:959) (938:938:938))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1671:1671:1671))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1537:1537:1537) (1604:1604:1604))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1126:1126:1126) (1140:1140:1140))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (935:935:935) (962:962:962))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1622:1622:1622) (1629:1629:1629))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (5235:5235:5235))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (5168:5168:5168))
        (PORT d[1] (5468:5468:5468) (5741:5741:5741))
        (PORT d[2] (7062:7062:7062) (7215:7215:7215))
        (PORT d[3] (2787:2787:2787) (2858:2858:2858))
        (PORT d[4] (4966:4966:4966) (5183:5183:5183))
        (PORT d[5] (2777:2777:2777) (2785:2785:2785))
        (PORT d[6] (9631:9631:9631) (10004:10004:10004))
        (PORT d[7] (3996:3996:3996) (4246:4246:4246))
        (PORT d[8] (2889:2889:2889) (2946:2946:2946))
        (PORT d[9] (5806:5806:5806) (5780:5780:5780))
        (PORT d[10] (3161:3161:3161) (3316:3316:3316))
        (PORT d[11] (3167:3167:3167) (3394:3394:3394))
        (PORT d[12] (3423:3423:3423) (3422:3422:3422))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2475:2475:2475))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3261:3261:3261))
        (PORT d[1] (3775:3775:3775) (3748:3748:3748))
        (PORT d[2] (3953:3953:3953) (4048:4048:4048))
        (PORT d[3] (3977:3977:3977) (4102:4102:4102))
        (PORT d[4] (4162:4162:4162) (4292:4292:4292))
        (PORT d[5] (4870:4870:4870) (4803:4803:4803))
        (PORT d[6] (2402:2402:2402) (2546:2546:2546))
        (PORT d[7] (4657:4657:4657) (4944:4944:4944))
        (PORT d[8] (3113:3113:3113) (3143:3143:3143))
        (PORT d[9] (3225:3225:3225) (3242:3242:3242))
        (PORT d[10] (3562:3562:3562) (3509:3509:3509))
        (PORT d[11] (2628:2628:2628) (2587:2587:2587))
        (PORT d[12] (3342:3342:3342) (3483:3483:3483))
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (PORT stall (2962:2962:2962) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7313:7313:7313) (7987:7987:7987))
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (6792:6792:6792))
        (PORT d[1] (2565:2565:2565) (2656:2656:2656))
        (PORT d[2] (3050:3050:3050) (3124:3124:3124))
        (PORT d[3] (3074:3074:3074) (3131:3131:3131))
        (PORT d[4] (4896:4896:4896) (5041:5041:5041))
        (PORT d[5] (3430:3430:3430) (3421:3421:3421))
        (PORT d[6] (1791:1791:1791) (1820:1820:1820))
        (PORT d[7] (4275:4275:4275) (4509:4509:4509))
        (PORT d[8] (2565:2565:2565) (2633:2633:2633))
        (PORT d[9] (2387:2387:2387) (2406:2406:2406))
        (PORT d[10] (3875:3875:3875) (4023:4023:4023))
        (PORT d[11] (3909:3909:3909) (4121:4121:4121))
        (PORT d[12] (4429:4429:4429) (4420:4420:4420))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2706:2706:2706))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3777:3777:3777) (3805:3805:3805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3961:3961:3961))
        (PORT d[1] (2288:2288:2288) (2237:2237:2237))
        (PORT d[2] (2239:2239:2239) (2197:2197:2197))
        (PORT d[3] (3322:3322:3322) (3459:3459:3459))
        (PORT d[4] (2290:2290:2290) (2256:2256:2256))
        (PORT d[5] (3049:3049:3049) (3136:3136:3136))
        (PORT d[6] (2835:2835:2835) (3011:3011:3011))
        (PORT d[7] (3905:3905:3905) (4122:4122:4122))
        (PORT d[8] (2278:2278:2278) (2232:2232:2232))
        (PORT d[9] (3198:3198:3198) (3207:3207:3207))
        (PORT d[10] (2867:2867:2867) (3083:3083:3083))
        (PORT d[11] (3020:3020:3020) (2981:2981:2981))
        (PORT d[12] (4151:4151:4151) (4282:4282:4282))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (PORT stall (2599:2599:2599) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (2079:2079:2079))
        (PORT datab (1938:1938:1938) (1864:1864:1864))
        (PORT datac (930:930:930) (892:892:892))
        (PORT datad (1495:1495:1495) (1557:1557:1557))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6721:6721:6721) (7307:7307:7307))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8117:8117:8117) (7988:7988:7988))
        (PORT d[1] (5557:5557:5557) (5895:5895:5895))
        (PORT d[2] (4444:4444:4444) (4622:4622:4622))
        (PORT d[3] (4103:4103:4103) (4308:4308:4308))
        (PORT d[4] (5220:5220:5220) (5485:5485:5485))
        (PORT d[5] (6779:6779:6779) (6907:6907:6907))
        (PORT d[6] (6549:6549:6549) (6692:6692:6692))
        (PORT d[7] (3954:3954:3954) (4167:4167:4167))
        (PORT d[8] (8435:8435:8435) (8601:8601:8601))
        (PORT d[9] (10944:10944:10944) (10698:10698:10698))
        (PORT d[10] (6653:6653:6653) (6817:6817:6817))
        (PORT d[11] (4607:4607:4607) (4795:4795:4795))
        (PORT d[12] (6676:6676:6676) (6813:6813:6813))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3334:3334:3334))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3330:3330:3330))
        (PORT d[1] (4811:4811:4811) (4948:4948:4948))
        (PORT d[2] (7836:7836:7836) (7666:7666:7666))
        (PORT d[3] (3060:3060:3060) (3224:3224:3224))
        (PORT d[4] (3850:3850:3850) (3984:3984:3984))
        (PORT d[5] (5794:5794:5794) (5799:5799:5799))
        (PORT d[6] (6057:6057:6057) (6069:6069:6069))
        (PORT d[7] (3870:3870:3870) (4077:4077:4077))
        (PORT d[8] (3556:3556:3556) (3723:3723:3723))
        (PORT d[9] (4084:4084:4084) (4239:4239:4239))
        (PORT d[10] (3913:3913:3913) (4180:4180:4180))
        (PORT d[11] (4355:4355:4355) (4480:4480:4480))
        (PORT d[12] (3803:3803:3803) (3987:3987:3987))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (PORT stall (4321:4321:4321) (4205:4205:4205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (4307:4307:4307))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (5402:5402:5402))
        (PORT d[1] (4491:4491:4491) (4830:4830:4830))
        (PORT d[2] (4262:4262:4262) (4548:4548:4548))
        (PORT d[3] (4146:4146:4146) (4371:4371:4371))
        (PORT d[4] (4126:4126:4126) (4276:4276:4276))
        (PORT d[5] (5868:5868:5868) (5750:5750:5750))
        (PORT d[6] (10420:10420:10420) (10893:10893:10893))
        (PORT d[7] (5159:5159:5159) (5468:5468:5468))
        (PORT d[8] (3250:3250:3250) (3361:3361:3361))
        (PORT d[9] (4852:4852:4852) (4892:4892:4892))
        (PORT d[10] (2845:2845:2845) (3016:3016:3016))
        (PORT d[11] (4452:4452:4452) (4738:4738:4738))
        (PORT d[12] (4336:4336:4336) (4403:4403:4403))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3202:3202:3202))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4741:4741:4741))
        (PORT d[1] (5087:5087:5087) (5208:5208:5208))
        (PORT d[2] (3581:3581:3581) (3661:3661:3661))
        (PORT d[3] (4768:4768:4768) (5128:5128:5128))
        (PORT d[4] (5712:5712:5712) (5920:5920:5920))
        (PORT d[5] (5673:5673:5673) (5534:5534:5534))
        (PORT d[6] (2952:2952:2952) (3038:3038:3038))
        (PORT d[7] (4141:4141:4141) (4411:4411:4411))
        (PORT d[8] (5574:5574:5574) (5513:5513:5513))
        (PORT d[9] (5007:5007:5007) (5157:5157:5157))
        (PORT d[10] (5598:5598:5598) (5567:5567:5567))
        (PORT d[11] (5987:5987:5987) (5817:5817:5817))
        (PORT d[12] (4896:4896:4896) (5092:5092:5092))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT stall (3213:3213:3213) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3057:3057:3057) (3216:3216:3216))
        (PORT datab (1546:1546:1546) (1605:1605:1605))
        (PORT datac (2920:2920:2920) (2965:2965:2965))
        (PORT datad (1928:1928:1928) (2024:2024:2024))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1668:1668:1668))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1541:1541:1541) (1611:1611:1611))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1502:1502:1502) (1546:1546:1546))
        (PORT datac (1591:1591:1591) (1634:1634:1634))
        (PORT datad (909:909:909) (935:935:935))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1592:1592:1592) (1636:1636:1636))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6771:6771:6771) (7357:7357:7357))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7654:7654:7654) (7511:7511:7511))
        (PORT d[1] (4508:4508:4508) (4858:4858:4858))
        (PORT d[2] (4041:4041:4041) (4220:4220:4220))
        (PORT d[3] (4426:4426:4426) (4642:4642:4642))
        (PORT d[4] (4830:4830:4830) (5093:5093:5093))
        (PORT d[5] (7138:7138:7138) (7262:7262:7262))
        (PORT d[6] (7178:7178:7178) (7322:7322:7322))
        (PORT d[7] (3615:3615:3615) (3826:3826:3826))
        (PORT d[8] (8396:8396:8396) (8558:8558:8558))
        (PORT d[9] (10938:10938:10938) (10691:10691:10691))
        (PORT d[10] (6973:6973:6973) (7149:7149:7149))
        (PORT d[11] (3566:3566:3566) (3763:3763:3763))
        (PORT d[12] (5963:5963:5963) (6104:6104:6104))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3406:3406:3406))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2944:2944:2944))
        (PORT d[1] (4776:4776:4776) (4902:4902:4902))
        (PORT d[2] (7212:7212:7212) (7058:7058:7058))
        (PORT d[3] (3071:3071:3071) (3224:3224:3224))
        (PORT d[4] (3814:3814:3814) (3924:3924:3924))
        (PORT d[5] (5699:5699:5699) (5684:5684:5684))
        (PORT d[6] (5603:5603:5603) (5599:5599:5599))
        (PORT d[7] (3476:3476:3476) (3684:3684:3684))
        (PORT d[8] (3202:3202:3202) (3374:3374:3374))
        (PORT d[9] (5216:5216:5216) (5257:5257:5257))
        (PORT d[10] (3675:3675:3675) (3950:3950:3950))
        (PORT d[11] (3693:3693:3693) (3828:3828:3828))
        (PORT d[12] (3839:3839:3839) (4023:4023:4023))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT stall (3642:3642:3642) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3431:3431:3431) (3542:3542:3542))
        (PORT datab (1425:1425:1425) (1425:1425:1425))
        (PORT datac (1450:1450:1450) (1531:1531:1531))
        (PORT datad (1685:1685:1685) (1725:1725:1725))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5419:5419:5419) (5886:5886:5886))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6684:6684:6684) (6645:6645:6645))
        (PORT d[1] (2950:2950:2950) (3077:3077:3077))
        (PORT d[2] (3121:3121:3121) (3281:3281:3281))
        (PORT d[3] (5760:5760:5760) (5912:5912:5912))
        (PORT d[4] (4784:4784:4784) (5015:5015:5015))
        (PORT d[5] (8657:8657:8657) (8848:8848:8848))
        (PORT d[6] (8670:8670:8670) (8918:8918:8918))
        (PORT d[7] (3251:3251:3251) (3468:3468:3468))
        (PORT d[8] (3390:3390:3390) (3542:3542:3542))
        (PORT d[9] (7841:7841:7841) (8017:8017:8017))
        (PORT d[10] (4425:4425:4425) (4567:4567:4567))
        (PORT d[11] (3188:3188:3188) (3405:3405:3405))
        (PORT d[12] (5095:5095:5095) (5247:5247:5247))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2919:2919:2919))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6976:6976:6976) (6970:6970:6970))
        (PORT d[1] (4244:4244:4244) (4295:4295:4295))
        (PORT d[2] (4295:4295:4295) (4378:4378:4378))
        (PORT d[3] (3408:3408:3408) (3566:3566:3566))
        (PORT d[4] (2979:2979:2979) (3025:3025:3025))
        (PORT d[5] (4580:4580:4580) (4696:4696:4696))
        (PORT d[6] (5346:5346:5346) (5536:5536:5536))
        (PORT d[7] (5161:5161:5161) (5505:5505:5505))
        (PORT d[8] (4428:4428:4428) (4471:4471:4471))
        (PORT d[9] (4112:4112:4112) (4251:4251:4251))
        (PORT d[10] (6677:6677:6677) (6653:6653:6653))
        (PORT d[11] (4040:4040:4040) (3960:3960:3960))
        (PORT d[12] (3815:3815:3815) (3881:3881:3881))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT stall (2792:2792:2792) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7585:7585:7585) (8236:8236:8236))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6824:6824:6824) (6770:6770:6770))
        (PORT d[1] (2613:2613:2613) (2708:2708:2708))
        (PORT d[2] (3067:3067:3067) (3142:3142:3142))
        (PORT d[3] (3409:3409:3409) (3459:3459:3459))
        (PORT d[4] (4559:4559:4559) (4711:4711:4711))
        (PORT d[5] (3795:3795:3795) (3791:3791:3791))
        (PORT d[6] (1783:1783:1783) (1811:1811:1811))
        (PORT d[7] (4285:4285:4285) (4404:4404:4404))
        (PORT d[8] (6788:6788:6788) (6769:6769:6769))
        (PORT d[9] (2397:2397:2397) (2418:2418:2418))
        (PORT d[10] (4186:4186:4186) (4330:4330:4330))
        (PORT d[11] (4263:4263:4263) (4469:4469:4469))
        (PORT d[12] (4762:4762:4762) (4748:4748:4748))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1956:1956:1956))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4361:4361:4361))
        (PORT d[1] (1951:1951:1951) (1917:1917:1917))
        (PORT d[2] (1925:1925:1925) (1886:1886:1886))
        (PORT d[3] (1822:1822:1822) (1853:1853:1853))
        (PORT d[4] (1940:1940:1940) (1912:1912:1912))
        (PORT d[5] (2202:2202:2202) (2163:2163:2163))
        (PORT d[6] (2869:2869:2869) (3046:3046:3046))
        (PORT d[7] (1568:1568:1568) (1535:1535:1535))
        (PORT d[8] (2268:2268:2268) (2220:2220:2220))
        (PORT d[9] (2135:2135:2135) (2159:2159:2159))
        (PORT d[10] (2899:2899:2899) (3113:3113:3113))
        (PORT d[11] (1673:1673:1673) (1653:1653:1653))
        (PORT d[12] (4127:4127:4127) (4255:4255:4255))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT stall (2657:2657:2657) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2712:2712:2712) (2588:2588:2588))
        (PORT datab (1445:1445:1445) (1526:1526:1526))
        (PORT datac (1291:1291:1291) (1241:1241:1241))
        (PORT datad (1415:1415:1415) (1459:1459:1459))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6910:6910:6910) (7545:7545:7545))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9158:9158:9158) (9020:9020:9020))
        (PORT d[1] (6631:6631:6631) (6951:6951:6951))
        (PORT d[2] (5519:5519:5519) (5691:5691:5691))
        (PORT d[3] (5467:5467:5467) (5685:5685:5685))
        (PORT d[4] (3500:3500:3500) (3720:3720:3720))
        (PORT d[5] (7790:7790:7790) (7898:7898:7898))
        (PORT d[6] (7271:7271:7271) (7409:7409:7409))
        (PORT d[7] (3299:3299:3299) (3475:3475:3475))
        (PORT d[8] (8815:8815:8815) (8980:8980:8980))
        (PORT d[9] (12587:12587:12587) (12300:12300:12300))
        (PORT d[10] (7305:7305:7305) (7466:7466:7466))
        (PORT d[11] (5679:5679:5679) (5859:5859:5859))
        (PORT d[12] (6718:6718:6718) (6884:6884:6884))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3202:3202:3202))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4374:4374:4374))
        (PORT d[1] (5852:5852:5852) (5986:5986:5986))
        (PORT d[2] (8869:8869:8869) (8698:8698:8698))
        (PORT d[3] (2707:2707:2707) (2827:2827:2827))
        (PORT d[4] (3407:3407:3407) (3477:3477:3477))
        (PORT d[5] (3778:3778:3778) (3895:3895:3895))
        (PORT d[6] (5824:5824:5824) (5888:5888:5888))
        (PORT d[7] (3493:3493:3493) (3680:3680:3680))
        (PORT d[8] (3204:3204:3204) (3390:3390:3390))
        (PORT d[9] (6197:6197:6197) (6231:6231:6231))
        (PORT d[10] (4931:4931:4931) (5190:5190:5190))
        (PORT d[11] (3265:3265:3265) (3362:3362:3362))
        (PORT d[12] (3453:3453:3453) (3598:3598:3598))
        (PORT clk (2515:2515:2515) (2545:2545:2545))
        (PORT stall (3099:3099:3099) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5372:5372:5372))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6812:6812:6812) (6845:6845:6845))
        (PORT d[1] (5982:5982:5982) (6332:6332:6332))
        (PORT d[2] (3865:3865:3865) (4101:4101:4101))
        (PORT d[3] (4487:4487:4487) (4733:4733:4733))
        (PORT d[4] (2894:2894:2894) (2961:2961:2961))
        (PORT d[5] (7275:7275:7275) (7145:7145:7145))
        (PORT d[6] (3922:3922:3922) (4005:4005:4005))
        (PORT d[7] (4798:4798:4798) (5089:5089:5089))
        (PORT d[8] (7179:7179:7179) (7117:7117:7117))
        (PORT d[9] (3573:3573:3573) (3505:3505:3505))
        (PORT d[10] (4799:4799:4799) (4931:4931:4931))
        (PORT d[11] (5769:5769:5769) (6030:6030:6030))
        (PORT d[12] (5714:5714:5714) (5771:5771:5771))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2533:2533:2533))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3784:3784:3784))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3598:3598:3598))
        (PORT d[1] (5438:5438:5438) (5534:5534:5534))
        (PORT d[2] (5016:5016:5016) (5086:5086:5086))
        (PORT d[3] (4039:4039:4039) (4342:4342:4342))
        (PORT d[4] (4627:4627:4627) (4787:4787:4787))
        (PORT d[5] (5787:5787:5787) (5871:5871:5871))
        (PORT d[6] (2289:2289:2289) (2370:2370:2370))
        (PORT d[7] (3767:3767:3767) (3966:3966:3966))
        (PORT d[8] (4587:4587:4587) (4819:4819:4819))
        (PORT d[9] (4572:4572:4572) (4654:4654:4654))
        (PORT d[10] (2868:2868:2868) (2954:2954:2954))
        (PORT d[11] (5495:5495:5495) (5511:5511:5511))
        (PORT d[12] (3601:3601:3601) (3659:3659:3659))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT stall (3141:3141:3141) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (2078:2078:2078))
        (PORT datab (1547:1547:1547) (1607:1607:1607))
        (PORT datac (3596:3596:3596) (3700:3700:3700))
        (PORT datad (1638:1638:1638) (1686:1686:1686))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4834:4834:4834))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4070:4070:4070))
        (PORT d[1] (4300:4300:4300) (4575:4575:4575))
        (PORT d[2] (5415:5415:5415) (5585:5585:5585))
        (PORT d[3] (2838:2838:2838) (2954:2954:2954))
        (PORT d[4] (4241:4241:4241) (4453:4453:4453))
        (PORT d[5] (4740:4740:4740) (4706:4706:4706))
        (PORT d[6] (9596:9596:9596) (9972:9972:9972))
        (PORT d[7] (4638:4638:4638) (4906:4906:4906))
        (PORT d[8] (8231:8231:8231) (8315:8315:8315))
        (PORT d[9] (4747:4747:4747) (4727:4727:4727))
        (PORT d[10] (2822:2822:2822) (2980:2980:2980))
        (PORT d[11] (4260:4260:4260) (4531:4531:4531))
        (PORT d[12] (4424:4424:4424) (4414:4414:4414))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3227:3227:3227))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4339:4339:4339))
        (PORT d[1] (4812:4812:4812) (4956:4956:4956))
        (PORT d[2] (2919:2919:2919) (3017:3017:3017))
        (PORT d[3] (3703:3703:3703) (3890:3890:3890))
        (PORT d[4] (4166:4166:4166) (4327:4327:4327))
        (PORT d[5] (4960:4960:4960) (4939:4939:4939))
        (PORT d[6] (2788:2788:2788) (2941:2941:2941))
        (PORT d[7] (4354:4354:4354) (4621:4621:4621))
        (PORT d[8] (4089:4089:4089) (4099:4099:4099))
        (PORT d[9] (4686:4686:4686) (4834:4834:4834))
        (PORT d[10] (4779:4779:4779) (4713:4713:4713))
        (PORT d[11] (4046:4046:4046) (3991:3991:3991))
        (PORT d[12] (3820:3820:3820) (3990:3990:3990))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT stall (3148:3148:3148) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (5086:5086:5086))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6788:6788:6788) (6826:6826:6826))
        (PORT d[1] (5983:5983:5983) (6333:6333:6333))
        (PORT d[2] (3898:3898:3898) (4138:4138:4138))
        (PORT d[3] (4801:4801:4801) (5033:5033:5033))
        (PORT d[4] (2849:2849:2849) (2917:2917:2917))
        (PORT d[5] (7240:7240:7240) (7119:7119:7119))
        (PORT d[6] (3954:3954:3954) (4041:4041:4041))
        (PORT d[7] (4338:4338:4338) (4592:4592:4592))
        (PORT d[8] (7154:7154:7154) (7096:7096:7096))
        (PORT d[9] (3004:3004:3004) (2976:2976:2976))
        (PORT d[10] (4616:4616:4616) (4769:4769:4769))
        (PORT d[11] (5738:5738:5738) (5996:5996:5996))
        (PORT d[12] (5714:5714:5714) (5771:5771:5771))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2339:2339:2339))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3912:3912:3912))
        (PORT d[1] (5428:5428:5428) (5525:5525:5525))
        (PORT d[2] (4989:4989:4989) (5059:5059:5059))
        (PORT d[3] (4403:4403:4403) (4701:4701:4701))
        (PORT d[4] (4971:4971:4971) (5124:5124:5124))
        (PORT d[5] (6053:6053:6053) (6127:6127:6127))
        (PORT d[6] (2330:2330:2330) (2409:2409:2409))
        (PORT d[7] (3805:3805:3805) (4010:4010:4010))
        (PORT d[8] (4571:4571:4571) (4801:4801:4801))
        (PORT d[9] (4551:4551:4551) (4632:4632:4632))
        (PORT d[10] (2950:2950:2950) (3034:3034:3034))
        (PORT d[11] (5478:5478:5478) (5492:5492:5492))
        (PORT d[12] (3571:3571:3571) (3625:3625:3625))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT stall (3187:3187:3187) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (2080:2080:2080))
        (PORT datab (1543:1543:1543) (1601:1601:1601))
        (PORT datac (2525:2525:2525) (2473:2473:2473))
        (PORT datad (2050:2050:2050) (2001:2001:2001))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (6201:6201:6201))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5803:5803:5803) (5757:5757:5757))
        (PORT d[1] (4155:4155:4155) (4432:4432:4432))
        (PORT d[2] (4964:4964:4964) (5200:5200:5200))
        (PORT d[3] (3353:3353:3353) (3534:3534:3534))
        (PORT d[4] (4562:4562:4562) (4743:4743:4743))
        (PORT d[5] (5036:5036:5036) (5023:5023:5023))
        (PORT d[6] (5099:5099:5099) (5060:5060:5060))
        (PORT d[7] (4006:4006:4006) (4217:4217:4217))
        (PORT d[8] (8464:8464:8464) (8636:8636:8636))
        (PORT d[9] (8101:8101:8101) (7943:7943:7943))
        (PORT d[10] (5171:5171:5171) (5182:5182:5182))
        (PORT d[11] (3544:3544:3544) (3701:3701:3701))
        (PORT d[12] (5984:5984:5984) (6078:6078:6078))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2515:2515:2515))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3442:3442:3442))
        (PORT d[1] (4311:4311:4311) (4358:4358:4358))
        (PORT d[2] (5352:5352:5352) (5289:5289:5289))
        (PORT d[3] (2250:2250:2250) (2364:2364:2364))
        (PORT d[4] (4549:4549:4549) (4711:4711:4711))
        (PORT d[5] (3564:3564:3564) (3702:3702:3702))
        (PORT d[6] (3689:3689:3689) (3909:3909:3909))
        (PORT d[7] (2984:2984:2984) (3108:3108:3108))
        (PORT d[8] (2998:2998:2998) (3086:3086:3086))
        (PORT d[9] (3818:3818:3818) (3757:3757:3757))
        (PORT d[10] (4291:4291:4291) (4544:4544:4544))
        (PORT d[11] (4223:4223:4223) (4164:4164:4164))
        (PORT d[12] (3224:3224:3224) (3303:3303:3303))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT stall (3093:3093:3093) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7672:7672:7672) (8339:8339:8339))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (5844:5844:5844))
        (PORT d[1] (6129:6129:6129) (6391:6391:6391))
        (PORT d[2] (7744:7744:7744) (7890:7890:7890))
        (PORT d[3] (3370:3370:3370) (3421:3421:3421))
        (PORT d[4] (5750:5750:5750) (5970:5970:5970))
        (PORT d[5] (2028:2028:2028) (2041:2041:2041))
        (PORT d[6] (10361:10361:10361) (10727:10727:10727))
        (PORT d[7] (3938:3938:3938) (4178:4178:4178))
        (PORT d[8] (6486:6486:6486) (6467:6467:6467))
        (PORT d[9] (3031:3031:3031) (3032:3032:3032))
        (PORT d[10] (3496:3496:3496) (3647:3647:3647))
        (PORT d[11] (2064:2064:2064) (2085:2085:2085))
        (PORT d[12] (4105:4105:4105) (4102:4102:4102))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2212:2212:2212))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3753:3753:3753) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3934:3934:3934))
        (PORT d[1] (4463:4463:4463) (4425:4425:4425))
        (PORT d[2] (4661:4661:4661) (4746:4746:4746))
        (PORT d[3] (3314:3314:3314) (3437:3437:3437))
        (PORT d[4] (4243:4243:4243) (4384:4384:4384))
        (PORT d[5] (2816:2816:2816) (2759:2759:2759))
        (PORT d[6] (2837:2837:2837) (3012:3012:3012))
        (PORT d[7] (3886:3886:3886) (4103:4103:4103))
        (PORT d[8] (3889:3889:3889) (3917:3917:3917))
        (PORT d[9] (2841:2841:2841) (2858:2858:2858))
        (PORT d[10] (3204:3204:3204) (3417:3417:3417))
        (PORT d[11] (2645:2645:2645) (2612:2612:2612))
        (PORT d[12] (3802:3802:3802) (3939:3939:3939))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (PORT stall (2304:2304:2304) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (2868:2868:2868))
        (PORT datab (1553:1553:1553) (1614:1614:1614))
        (PORT datac (1290:1290:1290) (1241:1241:1241))
        (PORT datad (1926:1926:1926) (2022:2022:2022))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7061:7061:7061) (7642:7642:7642))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8423:8423:8423) (8291:8291:8291))
        (PORT d[1] (5593:5593:5593) (5937:5937:5937))
        (PORT d[2] (4824:4824:4824) (5009:5009:5009))
        (PORT d[3] (4803:4803:4803) (5022:5022:5022))
        (PORT d[4] (4203:4203:4203) (4410:4410:4410))
        (PORT d[5] (7064:7064:7064) (7176:7176:7176))
        (PORT d[6] (6539:6539:6539) (6681:6681:6681))
        (PORT d[7] (4651:4651:4651) (4857:4857:4857))
        (PORT d[8] (8066:8066:8066) (8233:8233:8233))
        (PORT d[9] (11709:11709:11709) (11465:11465:11465))
        (PORT d[10] (6957:6957:6957) (7122:7122:7122))
        (PORT d[11] (4955:4955:4955) (5138:5138:5138))
        (PORT d[12] (6979:6979:6979) (7110:7110:7110))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2748:2748:2748))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4070:4070:4070))
        (PORT d[1] (5493:5493:5493) (5625:5625:5625))
        (PORT d[2] (8521:8521:8521) (8347:8347:8347))
        (PORT d[3] (2739:2739:2739) (2905:2905:2905))
        (PORT d[4] (4511:4511:4511) (4633:4633:4633))
        (PORT d[5] (3492:3492:3492) (3618:3618:3618))
        (PORT d[6] (5782:5782:5782) (5845:5845:5845))
        (PORT d[7] (3178:3178:3178) (3366:3366:3366))
        (PORT d[8] (3079:3079:3079) (3224:3224:3224))
        (PORT d[9] (5530:5530:5530) (5573:5573:5573))
        (PORT d[10] (4605:4605:4605) (4858:4858:4858))
        (PORT d[11] (3995:3995:3995) (4122:4122:4122))
        (PORT d[12] (3810:3810:3810) (3995:3995:3995))
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (PORT stall (3635:3635:3635) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6417:6417:6417) (7011:7011:7011))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6485:6485:6485) (6406:6406:6406))
        (PORT d[1] (4712:4712:4712) (5010:5010:5010))
        (PORT d[2] (3801:3801:3801) (3978:3978:3978))
        (PORT d[3] (4008:4008:4008) (4182:4182:4182))
        (PORT d[4] (4068:4068:4068) (4274:4274:4274))
        (PORT d[5] (5783:5783:5783) (5734:5734:5734))
        (PORT d[6] (6925:6925:6925) (6984:6984:6984))
        (PORT d[7] (3633:3633:3633) (3831:3831:3831))
        (PORT d[8] (8463:8463:8463) (8665:8665:8665))
        (PORT d[9] (8834:8834:8834) (8658:8658:8658))
        (PORT d[10] (7395:7395:7395) (7623:7623:7623))
        (PORT d[11] (3682:3682:3682) (3804:3804:3804))
        (PORT d[12] (6226:6226:6226) (6325:6325:6325))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2940:2940:2940))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2771:2771:2771))
        (PORT d[1] (4708:4708:4708) (4795:4795:4795))
        (PORT d[2] (5731:5731:5731) (5646:5646:5646))
        (PORT d[3] (3516:3516:3516) (3740:3740:3740))
        (PORT d[4] (3974:3974:3974) (4086:4086:4086))
        (PORT d[5] (5621:5621:5621) (5551:5551:5551))
        (PORT d[6] (4946:4946:4946) (4916:4916:4916))
        (PORT d[7] (3009:3009:3009) (3163:3163:3163))
        (PORT d[8] (2647:2647:2647) (2769:2769:2769))
        (PORT d[9] (5296:5296:5296) (5272:5272:5272))
        (PORT d[10] (3493:3493:3493) (3733:3733:3733))
        (PORT d[11] (4398:4398:4398) (4555:4555:4555))
        (PORT d[12] (3544:3544:3544) (3687:3687:3687))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT stall (3638:3638:3638) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2680:2680:2680) (2792:2792:2792))
        (PORT datab (1427:1427:1427) (1467:1467:1467))
        (PORT datac (1641:1641:1641) (1672:1672:1672))
        (PORT datad (2814:2814:2814) (2899:2899:2899))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7306:7306:7306) (7980:7980:7980))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1701:1701:1701))
        (PORT d[1] (2607:2607:2607) (2702:2702:2702))
        (PORT d[2] (3077:3077:3077) (3153:3153:3153))
        (PORT d[3] (2442:2442:2442) (2520:2520:2520))
        (PORT d[4] (4560:4560:4560) (4711:4711:4711))
        (PORT d[5] (4033:4033:4033) (4021:4021:4021))
        (PORT d[6] (1822:1822:1822) (1854:1854:1854))
        (PORT d[7] (4318:4318:4318) (4555:4555:4555))
        (PORT d[8] (6815:6815:6815) (6796:6796:6796))
        (PORT d[9] (2371:2371:2371) (2389:2389:2389))
        (PORT d[10] (4186:4186:4186) (4329:4329:4329))
        (PORT d[11] (1757:1757:1757) (1787:1787:1787))
        (PORT d[12] (4437:4437:4437) (4432:4432:4432))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (1956:1956:1956))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3808:3808:3808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4302:4302:4302))
        (PORT d[1] (2290:2290:2290) (2253:2253:2253))
        (PORT d[2] (5000:5000:5000) (5081:5081:5081))
        (PORT d[3] (3298:3298:3298) (3437:3437:3437))
        (PORT d[4] (2321:2321:2321) (2274:2274:2274))
        (PORT d[5] (3412:3412:3412) (3320:3320:3320))
        (PORT d[6] (2842:2842:2842) (3018:3018:3018))
        (PORT d[7] (4222:4222:4222) (4433:4433:4433))
        (PORT d[8] (2260:2260:2260) (2212:2212:2212))
        (PORT d[9] (3225:3225:3225) (3235:3235:3235))
        (PORT d[10] (2853:2853:2853) (3062:3062:3062))
        (PORT d[11] (2022:2022:2022) (1996:1996:1996))
        (PORT d[12] (4158:4158:4158) (4289:4289:4289))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (PORT stall (2641:2641:2641) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4296:4296:4296))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (5417:5417:5417))
        (PORT d[1] (4852:4852:4852) (5192:5192:5192))
        (PORT d[2] (4627:4627:4627) (4909:4909:4909))
        (PORT d[3] (4510:4510:4510) (4737:4737:4737))
        (PORT d[4] (4482:4482:4482) (4631:4631:4631))
        (PORT d[5] (6208:6208:6208) (6089:6089:6089))
        (PORT d[6] (10410:10410:10410) (10877:10877:10877))
        (PORT d[7] (5152:5152:5152) (5461:5461:5461))
        (PORT d[8] (5609:5609:5609) (5544:5544:5544))
        (PORT d[9] (4889:4889:4889) (4933:4933:4933))
        (PORT d[10] (3165:3165:3165) (3307:3307:3307))
        (PORT d[11] (5843:5843:5843) (6154:6154:6154))
        (PORT d[12] (5416:5416:5416) (5485:5485:5485))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2810:2810:2810))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3784:3784:3784))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4747:4747:4747))
        (PORT d[1] (5443:5443:5443) (5563:5563:5563))
        (PORT d[2] (3591:3591:3591) (3660:3660:3660))
        (PORT d[3] (5059:5059:5059) (5411:5411:5411))
        (PORT d[4] (4994:4994:4994) (5213:5213:5213))
        (PORT d[5] (6019:6019:6019) (5877:5877:5877))
        (PORT d[6] (3595:3595:3595) (3657:3657:3657))
        (PORT d[7] (4199:4199:4199) (4438:4438:4438))
        (PORT d[8] (5579:5579:5579) (5521:5521:5521))
        (PORT d[9] (5341:5341:5341) (5485:5485:5485))
        (PORT d[10] (5968:5968:5968) (5932:5932:5932))
        (PORT d[11] (6007:6007:6007) (5836:5836:5836))
        (PORT d[12] (3220:3220:3220) (3326:3326:3326))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT stall (3261:3261:3261) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1251:1251:1251))
        (PORT datab (1549:1549:1549) (1608:1608:1608))
        (PORT datac (1845:1845:1845) (1918:1918:1918))
        (PORT datad (1927:1927:1927) (2023:2023:2023))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4850:4850:4850))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4084:4084:4084))
        (PORT d[1] (4241:4241:4241) (4502:4502:4502))
        (PORT d[2] (5057:5057:5057) (5237:5237:5237))
        (PORT d[3] (3191:3191:3191) (3304:3304:3304))
        (PORT d[4] (4028:4028:4028) (4233:4233:4233))
        (PORT d[5] (4730:4730:4730) (4695:4695:4695))
        (PORT d[6] (9251:9251:9251) (9619:9619:9619))
        (PORT d[7] (4618:4618:4618) (4883:4883:4883))
        (PORT d[8] (7944:7944:7944) (8037:8037:8037))
        (PORT d[9] (4694:4694:4694) (4667:4667:4667))
        (PORT d[10] (2812:2812:2812) (2964:2964:2964))
        (PORT d[11] (5110:5110:5110) (5419:5419:5419))
        (PORT d[12] (4133:4133:4133) (4133:4133:4133))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3228:3228:3228))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3772:3772:3772) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5062:5062:5062))
        (PORT d[1] (4805:4805:4805) (4940:4940:4940))
        (PORT d[2] (2918:2918:2918) (3012:3012:3012))
        (PORT d[3] (3742:3742:3742) (3924:3924:3924))
        (PORT d[4] (4558:4558:4558) (4722:4722:4722))
        (PORT d[5] (3486:3486:3486) (3613:3613:3613))
        (PORT d[6] (3509:3509:3509) (3662:3662:3662))
        (PORT d[7] (3923:3923:3923) (4190:4190:4190))
        (PORT d[8] (4070:4070:4070) (4081:4081:4081))
        (PORT d[9] (4693:4693:4693) (4842:4842:4842))
        (PORT d[10] (4416:4416:4416) (4348:4348:4348))
        (PORT d[11] (4054:4054:4054) (4000:4000:4000))
        (PORT d[12] (3843:3843:3843) (4016:4016:4016))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT stall (3120:3120:3120) (3045:3045:3045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5494:5494:5494) (5957:5957:5957))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2904:2904:2904))
        (PORT d[1] (3970:3970:3970) (4233:4233:4233))
        (PORT d[2] (1804:1804:1804) (1823:1823:1823))
        (PORT d[3] (5220:5220:5220) (5393:5393:5393))
        (PORT d[4] (1953:1953:1953) (1980:1980:1980))
        (PORT d[5] (2797:2797:2797) (2783:2783:2783))
        (PORT d[6] (2142:2142:2142) (2171:2171:2171))
        (PORT d[7] (6777:6777:6777) (7079:7079:7079))
        (PORT d[8] (2989:2989:2989) (2945:2945:2945))
        (PORT d[9] (2806:2806:2806) (2798:2798:2798))
        (PORT d[10] (3843:3843:3843) (3955:3955:3955))
        (PORT d[11] (4694:4694:4694) (4905:4905:4905))
        (PORT d[12] (3488:3488:3488) (3482:3482:3482))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2323:2323:2323))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (3880:3880:3880))
        (PORT d[1] (4578:4578:4578) (4620:4620:4620))
        (PORT d[2] (3069:3069:3069) (3045:3045:3045))
        (PORT d[3] (2524:2524:2524) (2497:2497:2497))
        (PORT d[4] (4598:4598:4598) (4738:4738:4738))
        (PORT d[5] (2924:2924:2924) (2869:2869:2869))
        (PORT d[6] (1938:1938:1938) (1934:1934:1934))
        (PORT d[7] (1887:1887:1887) (1880:1880:1880))
        (PORT d[8] (2411:2411:2411) (2384:2384:2384))
        (PORT d[9] (3514:3514:3514) (3581:3581:3581))
        (PORT d[10] (2716:2716:2716) (2869:2869:2869))
        (PORT d[11] (1813:1813:1813) (1802:1802:1802))
        (PORT d[12] (1849:1849:1849) (1836:1836:1836))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (PORT stall (2127:2127:2127) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (2076:2076:2076))
        (PORT datab (1551:1551:1551) (1612:1612:1612))
        (PORT datac (2133:2133:2133) (2164:2164:2164))
        (PORT datad (1312:1312:1312) (1285:1285:1285))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4807:4807:4807))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2872:2872:2872))
        (PORT d[1] (4379:4379:4379) (4678:4678:4678))
        (PORT d[2] (4724:4724:4724) (5048:5048:5048))
        (PORT d[3] (3806:3806:3806) (3995:3995:3995))
        (PORT d[4] (3740:3740:3740) (3911:3911:3911))
        (PORT d[5] (4523:4523:4523) (4495:4495:4495))
        (PORT d[6] (10680:10680:10680) (11089:11089:11089))
        (PORT d[7] (5414:5414:5414) (5716:5716:5716))
        (PORT d[8] (4268:4268:4268) (4198:4198:4198))
        (PORT d[9] (5469:5469:5469) (5517:5517:5517))
        (PORT d[10] (2751:2751:2751) (2857:2857:2857))
        (PORT d[11] (4893:4893:4893) (5235:5235:5235))
        (PORT d[12] (4724:4724:4724) (4829:4829:4829))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2636:2636:2636))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3793:3793:3793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5239:5239:5239))
        (PORT d[1] (4689:4689:4689) (4770:4770:4770))
        (PORT d[2] (3572:3572:3572) (3659:3659:3659))
        (PORT d[3] (4343:4343:4343) (4594:4594:4594))
        (PORT d[4] (4605:4605:4605) (4780:4780:4780))
        (PORT d[5] (4256:4256:4256) (4173:4173:4173))
        (PORT d[6] (2799:2799:2799) (2961:2961:2961))
        (PORT d[7] (4025:4025:4025) (4221:4221:4221))
        (PORT d[8] (3244:3244:3244) (3177:3177:3177))
        (PORT d[9] (3934:3934:3934) (4046:4046:4046))
        (PORT d[10] (4997:4997:4997) (5000:5000:5000))
        (PORT d[11] (3123:3123:3123) (3098:3098:3098))
        (PORT d[12] (5639:5639:5639) (5843:5843:5843))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT stall (2593:2593:2593) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5570:5570:5570) (6085:6085:6085))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3232:3232:3232))
        (PORT d[1] (4024:4024:4024) (4322:4322:4322))
        (PORT d[2] (5380:5380:5380) (5692:5692:5692))
        (PORT d[3] (4176:4176:4176) (4362:4362:4362))
        (PORT d[4] (3803:3803:3803) (3966:3966:3966))
        (PORT d[5] (4594:4594:4594) (4573:4573:4573))
        (PORT d[6] (2871:2871:2871) (2931:2931:2931))
        (PORT d[7] (5766:5766:5766) (6075:6075:6075))
        (PORT d[8] (4033:4033:4033) (3973:3973:3973))
        (PORT d[9] (5188:5188:5188) (5246:5246:5246))
        (PORT d[10] (2760:2760:2760) (2867:2867:2867))
        (PORT d[11] (4868:4868:4868) (5207:5207:5207))
        (PORT d[12] (5039:5039:5039) (5136:5136:5136))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2266:2266:2266))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5248:5248:5248))
        (PORT d[1] (5043:5043:5043) (5118:5118:5118))
        (PORT d[2] (3949:3949:3949) (4027:4027:4027))
        (PORT d[3] (4617:4617:4617) (4859:4859:4859))
        (PORT d[4] (4553:4553:4553) (4726:4726:4726))
        (PORT d[5] (4295:4295:4295) (4213:4213:4213))
        (PORT d[6] (2808:2808:2808) (2971:2971:2971))
        (PORT d[7] (4380:4380:4380) (4575:4575:4575))
        (PORT d[8] (3405:3405:3405) (3350:3350:3350))
        (PORT d[9] (3913:3913:3913) (4017:4017:4017))
        (PORT d[10] (3270:3270:3270) (3205:3205:3205))
        (PORT d[11] (2813:2813:2813) (2794:2794:2794))
        (PORT d[12] (5261:5261:5261) (5469:5469:5469))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT stall (2940:2940:2940) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1980:1980:1980) (2076:2076:2076))
        (PORT datab (1550:1550:1550) (1611:1611:1611))
        (PORT datac (1946:1946:1946) (1986:1986:1986))
        (PORT datad (2330:2330:2330) (2338:2338:2338))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1669:1669:1669))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (1540:1540:1540) (1609:1609:1609))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1017:1017:1017))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1384:1384:1384) (1373:1373:1373))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1542:1542:1542) (1609:1609:1609))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (418:418:418))
        (PORT datab (936:936:936) (978:978:978))
        (PORT datac (1523:1523:1523) (1500:1500:1500))
        (PORT datad (971:971:971) (1004:1004:1004))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1768:1768:1768))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1226:1226:1226) (1197:1197:1197))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (825:825:825))
        (PORT datab (1010:1010:1010) (975:975:975))
        (PORT datad (1135:1135:1135) (1206:1206:1206))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (7157:7157:7157) (7825:7825:7825))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (376:376:376))
        (PORT datab (1028:1028:1028) (1026:1026:1026))
        (PORT datad (964:964:964) (973:973:973))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~4feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6435:6435:6435) (6966:6966:6966))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7762:7762:7762) (8387:8387:8387))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6944:6944:6944) (7005:7005:7005))
        (PORT d[1] (5569:5569:5569) (5749:5749:5749))
        (PORT d[2] (4754:4754:4754) (4883:4883:4883))
        (PORT d[3] (6430:6430:6430) (6598:6598:6598))
        (PORT d[4] (6086:6086:6086) (6353:6353:6353))
        (PORT d[5] (10032:10032:10032) (10252:10252:10252))
        (PORT d[6] (7666:7666:7666) (7858:7858:7858))
        (PORT d[7] (4660:4660:4660) (4893:4893:4893))
        (PORT d[8] (3741:3741:3741) (3891:3891:3891))
        (PORT d[9] (9726:9726:9726) (9898:9898:9898))
        (PORT d[10] (5861:5861:5861) (6068:6068:6068))
        (PORT d[11] (6024:6024:6024) (6248:6248:6248))
        (PORT d[12] (8209:8209:8209) (8370:8370:8370))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3306:3306:3306))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3783:3783:3783) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8088:8088:8088) (8121:8121:8121))
        (PORT d[1] (4725:4725:4725) (4844:4844:4844))
        (PORT d[2] (5965:5965:5965) (6102:6102:6102))
        (PORT d[3] (3262:3262:3262) (3327:3327:3327))
        (PORT d[4] (4394:4394:4394) (4470:4470:4470))
        (PORT d[5] (4840:4840:4840) (4897:4897:4897))
        (PORT d[6] (5727:5727:5727) (5977:5977:5977))
        (PORT d[7] (3885:3885:3885) (4143:4143:4143))
        (PORT d[8] (3670:3670:3670) (3906:3906:3906))
        (PORT d[9] (3196:3196:3196) (3256:3256:3256))
        (PORT d[10] (7688:7688:7688) (7680:7680:7680))
        (PORT d[11] (3613:3613:3613) (3739:3739:3739))
        (PORT d[12] (4015:4015:4015) (4131:4131:4131))
        (PORT clk (2563:2563:2563) (2593:2593:2593))
        (PORT stall (2789:2789:2789) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6266:6266:6266) (6701:6701:6701))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5946:5946:5946) (5911:5911:5911))
        (PORT d[1] (5185:5185:5185) (5362:5362:5362))
        (PORT d[2] (4615:4615:4615) (4835:4835:4835))
        (PORT d[3] (5415:5415:5415) (5563:5563:5563))
        (PORT d[4] (4377:4377:4377) (4590:4590:4590))
        (PORT d[5] (7571:7571:7571) (7769:7769:7769))
        (PORT d[6] (8659:8659:8659) (8903:8903:8903))
        (PORT d[7] (3282:3282:3282) (3499:3499:3499))
        (PORT d[8] (3354:3354:3354) (3469:3469:3469))
        (PORT d[9] (7137:7137:7137) (7320:7320:7320))
        (PORT d[10] (3421:3421:3421) (3573:3573:3573))
        (PORT d[11] (5024:5024:5024) (5304:5304:5304))
        (PORT d[12] (6902:6902:6902) (7100:7100:7100))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2867:2867:2867))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6270:6270:6270) (6268:6268:6268))
        (PORT d[1] (3960:3960:3960) (4015:4015:4015))
        (PORT d[2] (3952:3952:3952) (4036:4036:4036))
        (PORT d[3] (4878:4878:4878) (5044:5044:5044))
        (PORT d[4] (2975:2975:2975) (3022:3022:3022))
        (PORT d[5] (3756:3756:3756) (3872:3872:3872))
        (PORT d[6] (4554:4554:4554) (4751:4751:4751))
        (PORT d[7] (5499:5499:5499) (5872:5872:5872))
        (PORT d[8] (4804:4804:4804) (4816:4816:4816))
        (PORT d[9] (3734:3734:3734) (3870:3870:3870))
        (PORT d[10] (5977:5977:5977) (5958:5958:5958))
        (PORT d[11] (7080:7080:7080) (7078:7078:7078))
        (PORT d[12] (4964:4964:4964) (5053:5053:5053))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
        (PORT stall (2841:2841:2841) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2513:2513:2513) (2464:2464:2464))
        (PORT datab (2325:2325:2325) (2344:2344:2344))
        (PORT datac (1810:1810:1810) (1878:1878:1878))
        (PORT datad (1776:1776:1776) (1846:1846:1846))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5428:5428:5428))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3750:3750:3750))
        (PORT d[1] (3960:3960:3960) (4237:4237:4237))
        (PORT d[2] (5346:5346:5346) (5515:5515:5515))
        (PORT d[3] (3381:3381:3381) (3563:3563:3563))
        (PORT d[4] (4372:4372:4372) (4570:4570:4570))
        (PORT d[5] (4765:4765:4765) (4732:4732:4732))
        (PORT d[6] (9564:9564:9564) (9936:9936:9936))
        (PORT d[7] (4663:4663:4663) (4933:4933:4933))
        (PORT d[8] (3245:3245:3245) (3336:3336:3336))
        (PORT d[9] (3716:3716:3716) (3714:3714:3714))
        (PORT d[10] (2521:2521:2521) (2688:2688:2688))
        (PORT d[11] (4771:4771:4771) (5090:5090:5090))
        (PORT d[12] (3790:3790:3790) (3802:3802:3802))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2956:2956:2956))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3808:3808:3808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4327:4327:4327))
        (PORT d[1] (5090:5090:5090) (5209:5209:5209))
        (PORT d[2] (2871:2871:2871) (2959:2959:2959))
        (PORT d[3] (3780:3780:3780) (3961:3961:3961))
        (PORT d[4] (4226:4226:4226) (4395:4395:4395))
        (PORT d[5] (4959:4959:4959) (4938:4938:4938))
        (PORT d[6] (2790:2790:2790) (2949:2949:2949))
        (PORT d[7] (4312:4312:4312) (4579:4579:4579))
        (PORT d[8] (4055:4055:4055) (4063:4063:4063))
        (PORT d[9] (5058:5058:5058) (5196:5196:5196))
        (PORT d[10] (4476:4476:4476) (4407:4407:4407))
        (PORT d[11] (4022:4022:4022) (3963:3963:3963))
        (PORT d[12] (3850:3850:3850) (4025:4025:4025))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (PORT stall (3165:3165:3165) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5850:5850:5850))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5512:5512:5512) (5507:5507:5507))
        (PORT d[1] (5400:5400:5400) (5672:5672:5672))
        (PORT d[2] (7071:7071:7071) (7224:7224:7224))
        (PORT d[3] (2797:2797:2797) (2863:2863:2863))
        (PORT d[4] (4980:4980:4980) (5205:5205:5205))
        (PORT d[5] (6223:6223:6223) (6184:6184:6184))
        (PORT d[6] (9663:9663:9663) (10036:10036:10036))
        (PORT d[7] (3973:3973:3973) (4219:4219:4219))
        (PORT d[8] (6419:6419:6419) (6403:6403:6403))
        (PORT d[9] (5972:5972:5972) (6083:6083:6083))
        (PORT d[10] (3154:3154:3154) (3307:3307:3307))
        (PORT d[11] (3493:3493:3493) (3708:3708:3708))
        (PORT d[12] (3763:3763:3763) (3761:3761:3761))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3192:3192:3192))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3194:3194:3194))
        (PORT d[1] (3890:3890:3890) (3950:3950:3950))
        (PORT d[2] (4319:4319:4319) (4404:4404:4404))
        (PORT d[3] (3986:3986:3986) (4113:4113:4113))
        (PORT d[4] (3874:3874:3874) (4024:4024:4024))
        (PORT d[5] (4844:4844:4844) (4776:4776:4776))
        (PORT d[6] (2843:2843:2843) (3021:3021:3021))
        (PORT d[7] (4650:4650:4650) (4937:4937:4937))
        (PORT d[8] (3475:3475:3475) (3504:3504:3504))
        (PORT d[9] (3219:3219:3219) (3242:3242:3242))
        (PORT d[10] (3230:3230:3230) (3443:3443:3443))
        (PORT d[11] (2888:2888:2888) (2834:2834:2834))
        (PORT d[12] (3432:3432:3432) (3568:3568:3568))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT stall (2953:2953:2953) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1929:1929:1929))
        (PORT datab (2092:2092:2092) (2120:2120:2120))
        (PORT datac (1366:1366:1366) (1346:1346:1346))
        (PORT datad (1775:1775:1775) (1845:1845:1845))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5492:5492:5492))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4676:4676:4676))
        (PORT d[1] (4728:4728:4728) (5008:5008:5008))
        (PORT d[2] (5800:5800:5800) (5974:5974:5974))
        (PORT d[3] (2871:2871:2871) (2985:2985:2985))
        (PORT d[4] (4245:4245:4245) (4463:4463:4463))
        (PORT d[5] (5543:5543:5543) (5509:5509:5509))
        (PORT d[6] (8961:8961:8961) (9339:9339:9339))
        (PORT d[7] (5336:5336:5336) (5593:5593:5593))
        (PORT d[8] (2920:2920:2920) (3019:3019:3019))
        (PORT d[9] (5111:5111:5111) (5090:5090:5090))
        (PORT d[10] (3208:3208:3208) (3363:3363:3363))
        (PORT d[11] (4863:4863:4863) (5200:5200:5200))
        (PORT d[12] (5788:5788:5788) (5928:5928:5928))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2946:2946:2946))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3784:3784:3784))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (3964:3964:3964))
        (PORT d[1] (5462:5462:5462) (5594:5594:5594))
        (PORT d[2] (3309:3309:3309) (3411:3411:3411))
        (PORT d[3] (4357:4357:4357) (4530:4530:4530))
        (PORT d[4] (4587:4587:4587) (4758:4758:4758))
        (PORT d[5] (4186:4186:4186) (4129:4129:4129))
        (PORT d[6] (3120:3120:3120) (3276:3276:3276))
        (PORT d[7] (3925:3925:3925) (4190:4190:4190))
        (PORT d[8] (3049:3049:3049) (3073:3073:3073))
        (PORT d[9] (4322:4322:4322) (4471:4471:4471))
        (PORT d[10] (3914:3914:3914) (3851:3851:3851))
        (PORT d[11] (4539:4539:4539) (4470:4470:4470))
        (PORT d[12] (4605:4605:4605) (4773:4773:4773))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (PORT stall (3496:3496:3496) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (5355:5355:5355))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2583:2583:2583))
        (PORT d[1] (3659:3659:3659) (3924:3924:3924))
        (PORT d[2] (4270:4270:4270) (4537:4537:4537))
        (PORT d[3] (5178:5178:5178) (5344:5344:5344))
        (PORT d[4] (1967:1967:1967) (1997:1997:1997))
        (PORT d[5] (2460:2460:2460) (2453:2453:2453))
        (PORT d[6] (2817:2817:2817) (2837:2837:2837))
        (PORT d[7] (3121:3121:3121) (3095:3095:3095))
        (PORT d[8] (3716:3716:3716) (3666:3666:3666))
        (PORT d[9] (2607:2607:2607) (2652:2652:2652))
        (PORT d[10] (3877:3877:3877) (3989:3989:3989))
        (PORT d[11] (4349:4349:4349) (4567:4567:4567))
        (PORT d[12] (3162:3162:3162) (3159:3159:3159))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2143:2143:2143))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3793:3793:3793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3587:3587:3587))
        (PORT d[1] (4326:4326:4326) (4363:4363:4363))
        (PORT d[2] (3029:3029:3029) (3006:3006:3006))
        (PORT d[3] (2485:2485:2485) (2462:2462:2462))
        (PORT d[4] (4184:4184:4184) (4327:4327:4327))
        (PORT d[5] (2275:2275:2275) (2217:2217:2217))
        (PORT d[6] (1913:1913:1913) (1906:1906:1906))
        (PORT d[7] (1927:1927:1927) (1926:1926:1926))
        (PORT d[8] (2436:2436:2436) (2410:2410:2410))
        (PORT d[9] (3494:3494:3494) (3559:3559:3559))
        (PORT d[10] (2742:2742:2742) (2897:2897:2897))
        (PORT d[11] (3157:3157:3157) (3135:3135:3135))
        (PORT d[12] (4445:4445:4445) (4611:4611:4611))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT stall (2880:2880:2880) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1934:1934:1934))
        (PORT datab (1828:1828:1828) (1896:1896:1896))
        (PORT datac (2076:2076:2076) (2086:2086:2086))
        (PORT datad (1932:1932:1932) (1893:1893:1893))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1703:1703:1703) (1725:1725:1725))
        (PORT datad (1607:1607:1607) (1634:1634:1634))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6229:6229:6229) (6732:6732:6732))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5756:5756:5756) (5683:5683:5683))
        (PORT d[1] (3814:3814:3814) (4095:4095:4095))
        (PORT d[2] (4543:4543:4543) (4778:4778:4778))
        (PORT d[3] (3611:3611:3611) (3779:3779:3779))
        (PORT d[4] (4168:4168:4168) (4362:4362:4362))
        (PORT d[5] (4639:4639:4639) (4626:4626:4626))
        (PORT d[6] (5110:5110:5110) (5074:5074:5074))
        (PORT d[7] (3656:3656:3656) (3868:3868:3868))
        (PORT d[8] (8134:8134:8134) (8312:8312:8312))
        (PORT d[9] (8083:8083:8083) (7924:7924:7924))
        (PORT d[10] (4798:4798:4798) (4812:4812:4812))
        (PORT d[11] (3176:3176:3176) (3330:3330:3330))
        (PORT d[12] (5932:5932:5932) (6036:6036:6036))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2877:2877:2877))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3429:3429:3429))
        (PORT d[1] (3978:3978:3978) (4030:4030:4030))
        (PORT d[2] (4969:4969:4969) (4906:4906:4906))
        (PORT d[3] (2544:2544:2544) (2647:2647:2647))
        (PORT d[4] (4166:4166:4166) (4328:4328:4328))
        (PORT d[5] (3565:3565:3565) (3715:3715:3715))
        (PORT d[6] (3685:3685:3685) (3940:3940:3940))
        (PORT d[7] (3483:3483:3483) (3537:3537:3537))
        (PORT d[8] (2986:2986:2986) (3072:3072:3072))
        (PORT d[9] (4337:4337:4337) (4275:4275:4275))
        (PORT d[10] (3904:3904:3904) (4156:4156:4156))
        (PORT d[11] (3957:3957:3957) (3901:3901:3901))
        (PORT d[12] (3221:3221:3221) (3302:3302:3302))
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (PORT stall (3994:3994:3994) (3839:3839:3839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5727:5727:5727) (6180:6180:6180))
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4344:4344:4344))
        (PORT d[1] (6686:6686:6686) (7033:7033:7033))
        (PORT d[2] (4483:4483:4483) (4701:4701:4701))
        (PORT d[3] (5489:5489:5489) (5709:5709:5709))
        (PORT d[4] (3504:3504:3504) (3566:3566:3566))
        (PORT d[5] (7937:7937:7937) (7807:7807:7807))
        (PORT d[6] (5201:5201:5201) (5234:5234:5234))
        (PORT d[7] (3968:3968:3968) (4223:4223:4223))
        (PORT d[8] (4566:4566:4566) (4475:4475:4475))
        (PORT d[9] (2265:2265:2265) (2235:2235:2235))
        (PORT d[10] (4948:4948:4948) (5103:5103:5103))
        (PORT d[11] (4895:4895:4895) (5078:5078:5078))
        (PORT d[12] (6820:6820:6820) (6871:6871:6871))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2218:2218:2218))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3806:3806:3806))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4339:4339:4339))
        (PORT d[1] (5809:5809:5809) (5910:5910:5910))
        (PORT d[2] (5692:5692:5692) (5779:5779:5779))
        (PORT d[3] (4031:4031:4031) (4334:4334:4334))
        (PORT d[4] (5304:5304:5304) (5472:5472:5472))
        (PORT d[5] (6477:6477:6477) (6553:6553:6553))
        (PORT d[6] (3023:3023:3023) (3102:3102:3102))
        (PORT d[7] (4113:4113:4113) (4189:4189:4189))
        (PORT d[8] (3139:3139:3139) (3276:3276:3276))
        (PORT d[9] (2887:2887:2887) (2798:2798:2798))
        (PORT d[10] (1806:1806:1806) (1856:1856:1856))
        (PORT d[11] (4815:4815:4815) (4663:4663:4663))
        (PORT d[12] (2322:2322:2322) (2241:2241:2241))
        (PORT clk (2556:2556:2556) (2586:2586:2586))
        (PORT stall (3583:3583:3583) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2254:2254:2254))
        (PORT datab (1825:1825:1825) (1892:1892:1892))
        (PORT datac (1811:1811:1811) (1879:1879:1879))
        (PORT datad (2276:2276:2276) (2187:2187:2187))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1635:1635:1635) (1591:1591:1591))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7343:7343:7343) (7932:7932:7932))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9165:9165:9165) (9031:9031:9031))
        (PORT d[1] (6579:6579:6579) (6903:6903:6903))
        (PORT d[2] (5523:5523:5523) (5696:5696:5696))
        (PORT d[3] (5146:5146:5146) (5368:5368:5368))
        (PORT d[4] (3804:3804:3804) (4001:4001:4001))
        (PORT d[5] (7810:7810:7810) (7923:7923:7923))
        (PORT d[6] (7259:7259:7259) (7398:7398:7398))
        (PORT d[7] (3268:3268:3268) (3440:3440:3440))
        (PORT d[8] (7717:7717:7717) (7847:7847:7847))
        (PORT d[9] (12600:12600:12600) (12316:12316:12316))
        (PORT d[10] (7626:7626:7626) (7825:7825:7825))
        (PORT d[11] (5687:5687:5687) (5867:5867:5867))
        (PORT d[12] (7700:7700:7700) (7830:7830:7830))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3040:3040:3040))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4379:4379:4379))
        (PORT d[1] (6188:6188:6188) (6314:6314:6314))
        (PORT d[2] (9226:9226:9226) (9050:9050:9050))
        (PORT d[3] (2359:2359:2359) (2500:2500:2500))
        (PORT d[4] (3300:3300:3300) (3374:3374:3374))
        (PORT d[5] (4093:4093:4093) (4205:4205:4205))
        (PORT d[6] (5884:5884:5884) (5953:5953:5953))
        (PORT d[7] (3816:3816:3816) (3995:3995:3995))
        (PORT d[8] (3225:3225:3225) (3412:3412:3412))
        (PORT d[9] (6235:6235:6235) (6272:6272:6272))
        (PORT d[10] (4932:4932:4932) (5193:5193:5193))
        (PORT d[11] (3597:3597:3597) (3688:3688:3688))
        (PORT d[12] (3416:3416:3416) (3558:3558:3558))
        (PORT clk (2521:2521:2521) (2553:2553:2553))
        (PORT stall (3098:3098:3098) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (6271:6271:6271))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6178:6178:6178) (6209:6209:6209))
        (PORT d[1] (3131:3131:3131) (3319:3319:3319))
        (PORT d[2] (4241:4241:4241) (4474:4474:4474))
        (PORT d[3] (4424:4424:4424) (4616:4616:4616))
        (PORT d[4] (4369:4369:4369) (4639:4639:4639))
        (PORT d[5] (8956:8956:8956) (9180:9180:9180))
        (PORT d[6] (9220:9220:9220) (9493:9493:9493))
        (PORT d[7] (3699:3699:3699) (3962:3962:3962))
        (PORT d[8] (8026:8026:8026) (8129:8129:8129))
        (PORT d[9] (7502:7502:7502) (7720:7720:7720))
        (PORT d[10] (3620:3620:3620) (3826:3826:3826))
        (PORT d[11] (4260:4260:4260) (4496:4496:4496))
        (PORT d[12] (6507:6507:6507) (6677:6677:6677))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3339:3339:3339))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6137:6137:6137) (6164:6164:6164))
        (PORT d[1] (5645:5645:5645) (5714:5714:5714))
        (PORT d[2] (4067:4067:4067) (4216:4216:4216))
        (PORT d[3] (3629:3629:3629) (3766:3766:3766))
        (PORT d[4] (3757:3757:3757) (3845:3845:3845))
        (PORT d[5] (3769:3769:3769) (3841:3841:3841))
        (PORT d[6] (5297:5297:5297) (5507:5507:5507))
        (PORT d[7] (4694:4694:4694) (4984:4984:4984))
        (PORT d[8] (4033:4033:4033) (4300:4300:4300))
        (PORT d[9] (4527:4527:4527) (4608:4608:4608))
        (PORT d[10] (5974:5974:5974) (5984:5984:5984))
        (PORT d[11] (7163:7163:7163) (7216:7216:7216))
        (PORT d[12] (4401:4401:4401) (4552:4552:4552))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
        (PORT stall (2857:2857:2857) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2368:2368:2368) (2502:2502:2502))
        (PORT datab (2558:2558:2558) (2647:2647:2647))
        (PORT datac (1810:1810:1810) (1877:1877:1877))
        (PORT datad (1775:1775:1775) (1845:1845:1845))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6655:6655:6655))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (5870:5870:5870))
        (PORT d[1] (5113:5113:5113) (5290:5290:5290))
        (PORT d[2] (4964:4964:4964) (5182:5182:5182))
        (PORT d[3] (5408:5408:5408) (5557:5557:5557))
        (PORT d[4] (4390:4390:4390) (4619:4619:4619))
        (PORT d[5] (8331:8331:8331) (8533:8533:8533))
        (PORT d[6] (9487:9487:9487) (9806:9806:9806))
        (PORT d[7] (3643:3643:3643) (3858:3858:3858))
        (PORT d[8] (2983:2983:2983) (3098:3098:3098))
        (PORT d[9] (7438:7438:7438) (7614:7614:7614))
        (PORT d[10] (3738:3738:3738) (3885:3885:3885))
        (PORT d[11] (3270:3270:3270) (3491:3491:3491))
        (PORT d[12] (7227:7227:7227) (7421:7421:7421))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3622:3622:3622))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6188:6188:6188) (6179:6179:6179))
        (PORT d[1] (3941:3941:3941) (3994:3994:3994))
        (PORT d[2] (3935:3935:3935) (4020:4020:4020))
        (PORT d[3] (5240:5240:5240) (5406:5406:5406))
        (PORT d[4] (2958:2958:2958) (3003:3003:3003))
        (PORT d[5] (4145:4145:4145) (4260:4260:4260))
        (PORT d[6] (4930:4930:4930) (5121:5121:5121))
        (PORT d[7] (4780:4780:4780) (5125:5125:5125))
        (PORT d[8] (5209:5209:5209) (5218:5218:5218))
        (PORT d[9] (3725:3725:3725) (3860:3860:3860))
        (PORT d[10] (6350:6350:6350) (6329:6329:6329))
        (PORT d[11] (4070:4070:4070) (3994:3994:3994))
        (PORT d[12] (4944:4944:4944) (5033:5033:5033))
        (PORT clk (2479:2479:2479) (2506:2506:2506))
        (PORT stall (2832:2832:2832) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6653:6653:6653) (7210:7210:7210))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7656:7656:7656) (7502:7502:7502))
        (PORT d[1] (5231:5231:5231) (5573:5573:5573))
        (PORT d[2] (4066:4066:4066) (4249:4249:4249))
        (PORT d[3] (3783:3783:3783) (4011:4011:4011))
        (PORT d[4] (4867:4867:4867) (5133:5133:5133))
        (PORT d[5] (7117:7117:7117) (7239:7239:7239))
        (PORT d[6] (6877:6877:6877) (7011:7011:7011))
        (PORT d[7] (3613:3613:3613) (3827:3827:3827))
        (PORT d[8] (8427:8427:8427) (8585:8585:8585))
        (PORT d[9] (10549:10549:10549) (10309:10309:10309))
        (PORT d[10] (6977:6977:6977) (7159:7159:7159))
        (PORT d[11] (4260:4260:4260) (4448:4448:4448))
        (PORT d[12] (6296:6296:6296) (6427:6427:6427))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3672:3672:3672))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2970:2970:2970))
        (PORT d[1] (4789:4789:4789) (4924:4924:4924))
        (PORT d[2] (7232:7232:7232) (7081:7081:7081))
        (PORT d[3] (3051:3051:3051) (3217:3217:3217))
        (PORT d[4] (3826:3826:3826) (3956:3956:3956))
        (PORT d[5] (5447:5447:5447) (5454:5454:5454))
        (PORT d[6] (5292:5292:5292) (5306:5306:5306))
        (PORT d[7] (3514:3514:3514) (3726:3726:3726))
        (PORT d[8] (3209:3209:3209) (3383:3383:3383))
        (PORT d[9] (5197:5197:5197) (5235:5235:5235))
        (PORT d[10] (3685:3685:3685) (3962:3962:3962))
        (PORT d[11] (4307:4307:4307) (4425:4425:4425))
        (PORT d[12] (3843:3843:3843) (4027:4027:4027))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT stall (3354:3354:3354) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1929:1929:1929))
        (PORT datab (2770:2770:2770) (2665:2665:2665))
        (PORT datac (2977:2977:2977) (3119:3119:3119))
        (PORT datad (1774:1774:1774) (1845:1845:1845))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1612:1612:1612) (1639:1639:1639))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4703:4703:4703))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8107:8107:8107) (8149:8149:8149))
        (PORT d[1] (7339:7339:7339) (7680:7680:7680))
        (PORT d[2] (6737:6737:6737) (6922:6922:6922))
        (PORT d[3] (5643:5643:5643) (5926:5926:5926))
        (PORT d[4] (4872:4872:4872) (5040:5040:5040))
        (PORT d[5] (7822:7822:7822) (8007:8007:8007))
        (PORT d[6] (7568:7568:7568) (7713:7713:7713))
        (PORT d[7] (5128:5128:5128) (5462:5462:5462))
        (PORT d[8] (8075:8075:8075) (8056:8056:8056))
        (PORT d[9] (6613:6613:6613) (6691:6691:6691))
        (PORT d[10] (4080:4080:4080) (4335:4335:4335))
        (PORT d[11] (6396:6396:6396) (6696:6696:6696))
        (PORT d[12] (7671:7671:7671) (7718:7718:7718))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2588:2588:2588))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5868:5868:5868))
        (PORT d[1] (5478:5478:5478) (5599:5599:5599))
        (PORT d[2] (5510:5510:5510) (5618:5618:5618))
        (PORT d[3] (3980:3980:3980) (4218:4218:4218))
        (PORT d[4] (6603:6603:6603) (6854:6854:6854))
        (PORT d[5] (7240:7240:7240) (7319:7319:7319))
        (PORT d[6] (3340:3340:3340) (3438:3438:3438))
        (PORT d[7] (3442:3442:3442) (3650:3650:3650))
        (PORT d[8] (3559:3559:3559) (3764:3764:3764))
        (PORT d[9] (4917:4917:4917) (5045:5045:5045))
        (PORT d[10] (2317:2317:2317) (2460:2460:2460))
        (PORT d[11] (7011:7011:7011) (6967:6967:6967))
        (PORT d[12] (4125:4125:4125) (4198:4198:4198))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT stall (3923:3923:3923) (3837:3837:3837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5545:5545:5545))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9670:9670:9670) (9347:9347:9347))
        (PORT d[1] (4379:4379:4379) (4666:4666:4666))
        (PORT d[2] (3784:3784:3784) (3968:3968:3968))
        (PORT d[3] (5417:5417:5417) (5625:5625:5625))
        (PORT d[4] (4107:4107:4107) (4347:4347:4347))
        (PORT d[5] (7085:7085:7085) (7198:7198:7198))
        (PORT d[6] (7484:7484:7484) (7473:7473:7473))
        (PORT d[7] (5440:5440:5440) (5707:5707:5707))
        (PORT d[8] (9044:9044:9044) (9207:9207:9207))
        (PORT d[9] (8479:8479:8479) (8215:8215:8215))
        (PORT d[10] (5949:5949:5949) (6021:6021:6021))
        (PORT d[11] (3809:3809:3809) (3986:3986:3986))
        (PORT d[12] (6928:6928:6928) (7042:7042:7042))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3069:3069:3069))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3657:3657:3657))
        (PORT d[1] (5805:5805:5805) (5967:5967:5967))
        (PORT d[2] (7443:7443:7443) (7449:7449:7449))
        (PORT d[3] (3557:3557:3557) (3809:3809:3809))
        (PORT d[4] (6662:6662:6662) (6620:6620:6620))
        (PORT d[5] (6949:6949:6949) (7029:7029:7029))
        (PORT d[6] (2967:2967:2967) (3100:3100:3100))
        (PORT d[7] (3777:3777:3777) (3920:3920:3920))
        (PORT d[8] (2746:2746:2746) (2885:2885:2885))
        (PORT d[9] (6586:6586:6586) (6532:6532:6532))
        (PORT d[10] (3195:3195:3195) (3407:3407:3407))
        (PORT d[11] (7103:7103:7103) (6982:6982:6982))
        (PORT d[12] (5061:5061:5061) (5226:5226:5226))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (PORT stall (4247:4247:4247) (4032:4032:4032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1474:1474:1474))
        (PORT datab (3049:3049:3049) (3069:3069:3069))
        (PORT datac (938:938:938) (1030:1030:1030))
        (PORT datad (2976:2976:2976) (3114:3114:3114))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6102:6102:6102) (6551:6551:6551))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6585:6585:6585) (6586:6586:6586))
        (PORT d[1] (4250:4250:4250) (4432:4432:4432))
        (PORT d[2] (4235:4235:4235) (4465:4465:4465))
        (PORT d[3] (4452:4452:4452) (4647:4647:4647))
        (PORT d[4] (4371:4371:4371) (4642:4642:4642))
        (PORT d[5] (8371:8371:8371) (8614:8614:8614))
        (PORT d[6] (9211:9211:9211) (9485:9485:9485))
        (PORT d[7] (3744:3744:3744) (4022:4022:4022))
        (PORT d[8] (8055:8055:8055) (8153:8153:8153))
        (PORT d[9] (7671:7671:7671) (7856:7856:7856))
        (PORT d[10] (3969:3969:3969) (4178:4178:4178))
        (PORT d[11] (4553:4553:4553) (4786:4786:4786))
        (PORT d[12] (6531:6531:6531) (6704:6704:6704))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3460:3460:3460))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6253:6253:6253))
        (PORT d[1] (6028:6028:6028) (6091:6091:6091))
        (PORT d[2] (4435:4435:4435) (4577:4577:4577))
        (PORT d[3] (3957:3957:3957) (4081:4081:4081))
        (PORT d[4] (3738:3738:3738) (3823:3823:3823))
        (PORT d[5] (3786:3786:3786) (3860:3860:3860))
        (PORT d[6] (5488:5488:5488) (5680:5680:5680))
        (PORT d[7] (4314:4314:4314) (4605:4605:4605))
        (PORT d[8] (3997:3997:3997) (4262:4262:4262))
        (PORT d[9] (3405:3405:3405) (3488:3488:3488))
        (PORT d[10] (6333:6333:6333) (6341:6341:6341))
        (PORT d[11] (7164:7164:7164) (7216:7216:7216))
        (PORT d[12] (4407:4407:4407) (4557:4557:4557))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT stall (2883:2883:2883) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5403:5403:5403) (5839:5839:5839))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5185:5185:5185) (5179:5179:5179))
        (PORT d[1] (5468:5468:5468) (5741:5741:5741))
        (PORT d[2] (6725:6725:6725) (6877:6877:6877))
        (PORT d[3] (3173:3173:3173) (3278:3278:3278))
        (PORT d[4] (4936:4936:4936) (5153:5153:5153))
        (PORT d[5] (2752:2752:2752) (2758:2758:2758))
        (PORT d[6] (9650:9650:9650) (10024:10024:10024))
        (PORT d[7] (3981:3981:3981) (4229:4229:4229))
        (PORT d[8] (6067:6067:6067) (6043:6043:6043))
        (PORT d[9] (5793:5793:5793) (5764:5764:5764))
        (PORT d[10] (3125:3125:3125) (3267:3267:3267))
        (PORT d[11] (3255:3255:3255) (3480:3480:3480))
        (PORT d[12] (5497:5497:5497) (5656:5656:5656))
        (PORT clk (2494:2494:2494) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3138:3138:3138))
        (PORT clk (2494:2494:2494) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3204:3204:3204))
        (PORT d[1] (5849:5849:5849) (5977:5977:5977))
        (PORT d[2] (3998:3998:3998) (4095:4095:4095))
        (PORT d[3] (4760:4760:4760) (4924:4924:4924))
        (PORT d[4] (3871:3871:3871) (4014:4014:4014))
        (PORT d[5] (4475:4475:4475) (4410:4410:4410))
        (PORT d[6] (2433:2433:2433) (2567:2567:2567))
        (PORT d[7] (4285:4285:4285) (4579:4579:4579))
        (PORT d[8] (3079:3079:3079) (3107:3107:3107))
        (PORT d[9] (3598:3598:3598) (3611:3611:3611))
        (PORT d[10] (2873:2873:2873) (2823:2823:2823))
        (PORT d[11] (2917:2917:2917) (2868:2868:2868))
        (PORT d[12] (4881:4881:4881) (5047:5047:5047))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
        (PORT stall (2628:2628:2628) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2304:2304:2304) (2437:2437:2437))
        (PORT datab (2490:2490:2490) (2523:2523:2523))
        (PORT datac (927:927:927) (1018:1018:1018))
        (PORT datad (1387:1387:1387) (1429:1429:1429))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1281:1281:1281))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1565:1565:1565) (1545:1545:1545))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6630:6630:6630) (7149:7149:7149))
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6504:6504:6504) (6422:6422:6422))
        (PORT d[1] (4465:4465:4465) (4773:4773:4773))
        (PORT d[2] (3780:3780:3780) (3956:3956:3956))
        (PORT d[3] (4406:4406:4406) (4570:4570:4570))
        (PORT d[4] (4429:4429:4429) (4626:4626:4626))
        (PORT d[5] (5733:5733:5733) (5681:5681:5681))
        (PORT d[6] (7579:7579:7579) (7630:7630:7630))
        (PORT d[7] (3580:3580:3580) (3772:3772:3772))
        (PORT d[8] (8303:8303:8303) (8464:8464:8464))
        (PORT d[9] (9170:9170:9170) (8987:8987:8987))
        (PORT d[10] (6109:6109:6109) (6068:6068:6068))
        (PORT d[11] (4006:4006:4006) (4125:4125:4125))
        (PORT d[12] (5909:5909:5909) (6013:6013:6013))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3554:3554:3554))
        (PORT clk (2522:2522:2522) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2689:2689:2689))
        (PORT d[1] (4437:4437:4437) (4539:4539:4539))
        (PORT d[2] (5713:5713:5713) (5626:5626:5626))
        (PORT d[3] (3555:3555:3555) (3761:3761:3761))
        (PORT d[4] (4140:4140:4140) (4277:4277:4277))
        (PORT d[5] (5975:5975:5975) (5900:5900:5900))
        (PORT d[6] (4968:4968:4968) (4949:4949:4949))
        (PORT d[7] (3055:3055:3055) (3205:3205:3205))
        (PORT d[8] (2805:2805:2805) (2949:2949:2949))
        (PORT d[9] (5580:5580:5580) (5550:5550:5550))
        (PORT d[10] (3578:3578:3578) (3826:3826:3826))
        (PORT d[11] (4692:4692:4692) (4847:4847:4847))
        (PORT d[12] (3634:3634:3634) (3752:3752:3752))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT stall (3325:3325:3325) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5369:5369:5369))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7446:7446:7446) (7500:7500:7500))
        (PORT d[1] (6618:6618:6618) (6969:6969:6969))
        (PORT d[2] (6641:6641:6641) (6917:6917:6917))
        (PORT d[3] (5294:5294:5294) (5562:5562:5562))
        (PORT d[4] (4547:4547:4547) (4720:4720:4720))
        (PORT d[5] (7794:7794:7794) (7980:7980:7980))
        (PORT d[6] (7227:7227:7227) (7374:7374:7374))
        (PORT d[7] (5823:5823:5823) (6140:6140:6140))
        (PORT d[8] (7370:7370:7370) (7356:7356:7356))
        (PORT d[9] (5892:5892:5892) (5975:5975:5975))
        (PORT d[10] (3999:3999:3999) (4247:4247:4247))
        (PORT d[11] (5730:5730:5730) (6040:6040:6040))
        (PORT d[12] (7037:7037:7037) (7089:7089:7089))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3249:3249:3249))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3777:3777:3777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (5145:5145:5145))
        (PORT d[1] (5142:5142:5142) (5247:5247:5247))
        (PORT d[2] (5162:5162:5162) (5271:5271:5271))
        (PORT d[3] (4316:4316:4316) (4565:4565:4565))
        (PORT d[4] (6224:6224:6224) (6492:6492:6492))
        (PORT d[5] (6554:6554:6554) (6645:6645:6645))
        (PORT d[6] (3013:3013:3013) (3115:3115:3115))
        (PORT d[7] (3494:3494:3494) (3698:3698:3698))
        (PORT d[8] (3575:3575:3575) (3787:3787:3787))
        (PORT d[9] (6848:6848:6848) (7029:7029:7029))
        (PORT d[10] (2667:2667:2667) (2804:2804:2804))
        (PORT d[11] (6688:6688:6688) (6636:6636:6636))
        (PORT d[12] (5714:5714:5714) (5982:5982:5982))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (PORT stall (3267:3267:3267) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1474:1474:1474))
        (PORT datab (2841:2841:2841) (2919:2919:2919))
        (PORT datac (936:936:936) (1028:1028:1028))
        (PORT datad (2416:2416:2416) (2496:2496:2496))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (5030:5030:5030))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7795:7795:7795) (7848:7848:7848))
        (PORT d[1] (7023:7023:7023) (7378:7378:7378))
        (PORT d[2] (7037:7037:7037) (7212:7212:7212))
        (PORT d[3] (5653:5653:5653) (5934:5934:5934))
        (PORT d[4] (4838:4838:4838) (5004:5004:5004))
        (PORT d[5] (7848:7848:7848) (8039:8039:8039))
        (PORT d[6] (7536:7536:7536) (7677:7677:7677))
        (PORT d[7] (5152:5152:5152) (5477:5477:5477))
        (PORT d[8] (7679:7679:7679) (7653:7653:7653))
        (PORT d[9] (6300:6300:6300) (6383:6383:6383))
        (PORT d[10] (3999:3999:3999) (4248:4248:4248))
        (PORT d[11] (6063:6063:6063) (6369:6369:6369))
        (PORT d[12] (7372:7372:7372) (7418:7418:7418))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2985:2985:2985))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5481:5481:5481))
        (PORT d[1] (5477:5477:5477) (5598:5598:5598))
        (PORT d[2] (5798:5798:5798) (5894:5894:5894))
        (PORT d[3] (3981:3981:3981) (4219:4219:4219))
        (PORT d[4] (6585:6585:6585) (6849:6849:6849))
        (PORT d[5] (6893:6893:6893) (6978:6978:6978))
        (PORT d[6] (3366:3366:3366) (3464:3464:3464))
        (PORT d[7] (3797:3797:3797) (3995:3995:3995))
        (PORT d[8] (3869:3869:3869) (4069:4069:4069))
        (PORT d[9] (4982:4982:4982) (5114:5114:5114))
        (PORT d[10] (2623:2623:2623) (2752:2752:2752))
        (PORT d[11] (7030:7030:7030) (6980:6980:6980))
        (PORT d[12] (3827:3827:3827) (3898:3898:3898))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT stall (3611:3611:3611) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5757:5757:5757))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6830:6830:6830) (6891:6891:6891))
        (PORT d[1] (6207:6207:6207) (6546:6546:6546))
        (PORT d[2] (6076:6076:6076) (6359:6359:6359))
        (PORT d[3] (4914:4914:4914) (5194:5194:5194))
        (PORT d[4] (4154:4154:4154) (4326:4326:4326))
        (PORT d[5] (8187:8187:8187) (8370:8370:8370))
        (PORT d[6] (11745:11745:11745) (12191:12191:12191))
        (PORT d[7] (5122:5122:5122) (5447:5447:5447))
        (PORT d[8] (7032:7032:7032) (7016:7016:7016))
        (PORT d[9] (5327:5327:5327) (5436:5436:5436))
        (PORT d[10] (3967:3967:3967) (4212:4212:4212))
        (PORT d[11] (5387:5387:5387) (5699:5699:5699))
        (PORT d[12] (6681:6681:6681) (6732:6732:6732))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2867:2867:2867))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4795:4795:4795))
        (PORT d[1] (5023:5023:5023) (5148:5148:5148))
        (PORT d[2] (4781:4781:4781) (4894:4894:4894))
        (PORT d[3] (4960:4960:4960) (5197:5197:5197))
        (PORT d[4] (5836:5836:5836) (6097:6097:6097))
        (PORT d[5] (6158:6158:6158) (6245:6245:6245))
        (PORT d[6] (2691:2691:2691) (2804:2804:2804))
        (PORT d[7] (4577:4577:4577) (4815:4815:4815))
        (PORT d[8] (4966:4966:4966) (5194:5194:5194))
        (PORT d[9] (6489:6489:6489) (6673:6673:6673))
        (PORT d[10] (2605:2605:2605) (2736:2736:2736))
        (PORT d[11] (6335:6335:6335) (6295:6295:6295))
        (PORT d[12] (5307:5307:5307) (5577:5577:5577))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT stall (3165:3165:3165) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1476:1476:1476))
        (PORT datab (2182:2182:2182) (2244:2244:2244))
        (PORT datac (934:934:934) (1025:1025:1025))
        (PORT datad (2473:2473:2473) (2559:2559:2559))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5782:5782:5782) (6240:6240:6240))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6202:6202:6202) (6204:6204:6204))
        (PORT d[1] (3130:3130:3130) (3317:3317:3317))
        (PORT d[2] (4233:4233:4233) (4465:4465:4465))
        (PORT d[3] (4360:4360:4360) (4547:4547:4547))
        (PORT d[4] (4022:4022:4022) (4292:4292:4292))
        (PORT d[5] (8265:8265:8265) (8496:8496:8496))
        (PORT d[6] (8837:8837:8837) (9107:9107:9107))
        (PORT d[7] (4368:4368:4368) (4619:4619:4619))
        (PORT d[8] (7700:7700:7700) (7799:7799:7799))
        (PORT d[9] (7148:7148:7148) (7368:7368:7368))
        (PORT d[10] (3612:3612:3612) (3819:3819:3819))
        (PORT d[11] (4567:4567:4567) (4801:4801:4801))
        (PORT d[12] (6199:6199:6199) (6379:6379:6379))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3027:3027:3027))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6191:6191:6191))
        (PORT d[1] (5664:5664:5664) (5728:5728:5728))
        (PORT d[2] (4094:4094:4094) (4239:4239:4239))
        (PORT d[3] (3281:3281:3281) (3413:3413:3413))
        (PORT d[4] (3777:3777:3777) (3868:3868:3868))
        (PORT d[5] (3804:3804:3804) (3878:3878:3878))
        (PORT d[6] (5213:5213:5213) (5412:5412:5412))
        (PORT d[7] (4743:4743:4743) (5036:5036:5036))
        (PORT d[8] (6128:6128:6128) (6211:6211:6211))
        (PORT d[9] (4488:4488:4488) (4565:4565:4565))
        (PORT d[10] (5966:5966:5966) (5975:5975:5975))
        (PORT d[11] (7140:7140:7140) (7190:7190:7190))
        (PORT d[12] (3995:3995:3995) (4109:4109:4109))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT stall (3202:3202:3202) (3118:3118:3118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5320:5320:5320))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3816:3816:3816))
        (PORT d[1] (4002:4002:4002) (4272:4272:4272))
        (PORT d[2] (5057:5057:5057) (5377:5377:5377))
        (PORT d[3] (3782:3782:3782) (3970:3970:3970))
        (PORT d[4] (3426:3426:3426) (3595:3595:3595))
        (PORT d[5] (4635:4635:4635) (4559:4559:4559))
        (PORT d[6] (10141:10141:10141) (10533:10533:10533))
        (PORT d[7] (4653:4653:4653) (4947:4947:4947))
        (PORT d[8] (4923:4923:4923) (4828:4828:4828))
        (PORT d[9] (5054:5054:5054) (5056:5056:5056))
        (PORT d[10] (2273:2273:2273) (2368:2368:2368))
        (PORT d[11] (4475:4475:4475) (4803:4803:4803))
        (PORT d[12] (4632:4632:4632) (4693:4693:4693))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2545:2545:2545))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3808:3808:3808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4492:4492:4492))
        (PORT d[1] (5388:5388:5388) (5499:5499:5499))
        (PORT d[2] (3182:3182:3182) (3256:3256:3256))
        (PORT d[3] (3753:3753:3753) (3977:3977:3977))
        (PORT d[4] (4684:4684:4684) (4852:4852:4852))
        (PORT d[5] (4130:4130:4130) (4043:4043:4043))
        (PORT d[6] (3093:3093:3093) (3246:3246:3246))
        (PORT d[7] (3716:3716:3716) (3916:3916:3916))
        (PORT d[8] (3641:3641:3641) (3569:3569:3569))
        (PORT d[9] (3898:3898:3898) (4006:4006:4006))
        (PORT d[10] (4520:4520:4520) (4509:4509:4509))
        (PORT d[11] (3976:3976:3976) (3906:3906:3906))
        (PORT d[12] (4784:4784:4784) (4959:4959:4959))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT stall (3185:3185:3185) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1480:1480:1480))
        (PORT datab (2273:2273:2273) (2372:2372:2372))
        (PORT datac (928:928:928) (1019:1019:1019))
        (PORT datad (2094:2094:2094) (2137:2137:2137))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5379:5379:5379) (5782:5782:5782))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5136:5136:5136) (5106:5106:5106))
        (PORT d[1] (4466:4466:4466) (4649:4649:4649))
        (PORT d[2] (4557:4557:4557) (4801:4801:4801))
        (PORT d[3] (4729:4729:4729) (4887:4887:4887))
        (PORT d[4] (3625:3625:3625) (3852:3852:3852))
        (PORT d[5] (7489:7489:7489) (7689:7689:7689))
        (PORT d[6] (8848:8848:8848) (9161:9161:9161))
        (PORT d[7] (3576:3576:3576) (3829:3829:3829))
        (PORT d[8] (7205:7205:7205) (7265:7265:7265))
        (PORT d[9] (6450:6450:6450) (6638:6638:6638))
        (PORT d[10] (3398:3398:3398) (3546:3546:3546))
        (PORT d[11] (3595:3595:3595) (3845:3845:3845))
        (PORT d[12] (6262:6262:6262) (6462:6462:6462))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3239:3239:3239))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5818:5818:5818))
        (PORT d[1] (4795:4795:4795) (4927:4927:4927))
        (PORT d[2] (3212:3212:3212) (3297:3297:3297))
        (PORT d[3] (4094:4094:4094) (4256:4256:4256))
        (PORT d[4] (4548:4548:4548) (4708:4708:4708))
        (PORT d[5] (3848:3848:3848) (3974:3974:3974))
        (PORT d[6] (3837:3837:3837) (4040:4040:4040))
        (PORT d[7] (5177:5177:5177) (5554:5554:5554))
        (PORT d[8] (4492:4492:4492) (4508:4508:4508))
        (PORT d[9] (3761:3761:3761) (3910:3910:3910))
        (PORT d[10] (5263:5263:5263) (5251:5251:5251))
        (PORT d[11] (6789:6789:6789) (6784:6784:6784))
        (PORT d[12] (4272:4272:4272) (4367:4367:4367))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT stall (3758:3758:3758) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6088:6088:6088) (6494:6494:6494))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (5104:5104:5104))
        (PORT d[1] (3824:3824:3824) (4043:4043:4043))
        (PORT d[2] (4186:4186:4186) (4421:4421:4421))
        (PORT d[3] (4014:4014:4014) (4180:4180:4180))
        (PORT d[4] (3987:3987:3987) (4204:4204:4204))
        (PORT d[5] (8224:8224:8224) (8405:8405:8405))
        (PORT d[6] (9494:9494:9494) (9789:9789:9789))
        (PORT d[7] (3581:3581:3581) (3824:3824:3824))
        (PORT d[8] (7214:7214:7214) (7275:7275:7275))
        (PORT d[9] (6987:6987:6987) (7160:7160:7160))
        (PORT d[10] (2785:2785:2785) (2949:2949:2949))
        (PORT d[11] (4309:4309:4309) (4589:4589:4589))
        (PORT d[12] (6233:6233:6233) (6437:6437:6437))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2950:2950:2950))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (5174:5174:5174))
        (PORT d[1] (5100:5100:5100) (5213:5213:5213))
        (PORT d[2] (3252:3252:3252) (3336:3336:3336))
        (PORT d[3] (3677:3677:3677) (3837:3837:3837))
        (PORT d[4] (4148:4148:4148) (4283:4283:4283))
        (PORT d[5] (4113:4113:4113) (4211:4211:4211))
        (PORT d[6] (3288:3288:3288) (3494:3494:3494))
        (PORT d[7] (5214:5214:5214) (5595:5595:5595))
        (PORT d[8] (5691:5691:5691) (5838:5838:5838))
        (PORT d[9] (4475:4475:4475) (4617:4617:4617))
        (PORT d[10] (4951:4951:4951) (4939:4939:4939))
        (PORT d[11] (7036:7036:7036) (7030:7030:7030))
        (PORT d[12] (3541:3541:3541) (3641:3641:3641))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT stall (3666:3666:3666) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2448:2448:2448) (2470:2470:2470))
        (PORT datab (2578:2578:2578) (2611:2611:2611))
        (PORT datac (932:932:932) (1023:1023:1023))
        (PORT datad (1384:1384:1384) (1425:1425:1425))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (863:863:863) (926:926:926))
        (PORT datad (840:840:840) (894:894:894))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1362:1362:1362))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6000:6000:6000) (6484:6484:6484))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7809:7809:7809) (7768:7768:7768))
        (PORT d[1] (3644:3644:3644) (3724:3724:3724))
        (PORT d[2] (3081:3081:3081) (3242:3242:3242))
        (PORT d[3] (4846:4846:4846) (5058:5058:5058))
        (PORT d[4] (5850:5850:5850) (6072:6072:6072))
        (PORT d[5] (9304:9304:9304) (9500:9500:9500))
        (PORT d[6] (9745:9745:9745) (9983:9983:9983))
        (PORT d[7] (2856:2856:2856) (3028:3028:3028))
        (PORT d[8] (3343:3343:3343) (3456:3456:3456))
        (PORT d[9] (6811:6811:6811) (7007:7007:7007))
        (PORT d[10] (4786:4786:4786) (4919:4919:4919))
        (PORT d[11] (2416:2416:2416) (2549:2549:2549))
        (PORT d[12] (8601:8601:8601) (8777:8777:8777))
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2494:2494:2494))
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2200:2200:2200))
        (PORT d[1] (2780:2780:2780) (2711:2711:2711))
        (PORT d[2] (5396:5396:5396) (5478:5478:5478))
        (PORT d[3] (1786:1786:1786) (1818:1818:1818))
        (PORT d[4] (2616:2616:2616) (2633:2633:2633))
        (PORT d[5] (3424:3424:3424) (3398:3398:3398))
        (PORT d[6] (3191:3191:3191) (3364:3364:3364))
        (PORT d[7] (3504:3504:3504) (3718:3718:3718))
        (PORT d[8] (3517:3517:3517) (3692:3692:3692))
        (PORT d[9] (2183:2183:2183) (2215:2215:2215))
        (PORT d[10] (3469:3469:3469) (3668:3668:3668))
        (PORT d[11] (3244:3244:3244) (3343:3343:3343))
        (PORT d[12] (2860:2860:2860) (2907:2907:2907))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT stall (2542:2542:2542) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (6540:6540:6540))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7129:7129:7129) (7156:7156:7156))
        (PORT d[1] (6326:6326:6326) (6677:6677:6677))
        (PORT d[2] (3832:3832:3832) (4070:4070:4070))
        (PORT d[3] (5130:5130:5130) (5347:5347:5347))
        (PORT d[4] (3438:3438:3438) (3497:3497:3497))
        (PORT d[5] (7614:7614:7614) (7487:7487:7487))
        (PORT d[6] (4271:4271:4271) (4349:4349:4349))
        (PORT d[7] (4043:4043:4043) (4308:4308:4308))
        (PORT d[8] (7467:7467:7467) (7400:7400:7400))
        (PORT d[9] (2930:2930:2930) (2893:2893:2893))
        (PORT d[10] (4596:4596:4596) (4753:4753:4753))
        (PORT d[11] (6090:6090:6090) (6342:6342:6342))
        (PORT d[12] (6483:6483:6483) (6539:6539:6539))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2662:2662:2662))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3965:3965:3965))
        (PORT d[1] (5437:5437:5437) (5535:5535:5535))
        (PORT d[2] (5320:5320:5320) (5403:5403:5403))
        (PORT d[3] (4010:4010:4010) (4301:4301:4301))
        (PORT d[4] (4947:4947:4947) (5119:5119:5119))
        (PORT d[5] (6091:6091:6091) (6162:6162:6162))
        (PORT d[6] (2673:2673:2673) (2760:2760:2760))
        (PORT d[7] (4125:4125:4125) (4320:4320:4320))
        (PORT d[8] (4610:4610:4610) (4846:4846:4846))
        (PORT d[9] (2822:2822:2822) (2724:2724:2724))
        (PORT d[10] (3216:3216:3216) (3289:3289:3289))
        (PORT d[11] (5486:5486:5486) (5501:5501:5501))
        (PORT d[12] (2632:2632:2632) (2545:2545:2545))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT stall (3194:3194:3194) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1479:1479:1479))
        (PORT datab (1853:1853:1853) (1816:1816:1816))
        (PORT datac (931:931:931) (1022:1022:1022))
        (PORT datad (2161:2161:2161) (2106:2106:2106))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6781:6781:6781))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (6434:6434:6434))
        (PORT d[1] (2298:2298:2298) (2393:2393:2393))
        (PORT d[2] (7751:7751:7751) (7898:7898:7898))
        (PORT d[3] (2471:2471:2471) (2549:2549:2549))
        (PORT d[4] (4902:4902:4902) (5048:5048:5048))
        (PORT d[5] (3461:3461:3461) (3454:3454:3454))
        (PORT d[6] (10374:10374:10374) (10743:10743:10743))
        (PORT d[7] (3959:3959:3959) (4202:4202:4202))
        (PORT d[8] (6783:6783:6783) (6762:6762:6762))
        (PORT d[9] (2376:2376:2376) (2397:2397:2397))
        (PORT d[10] (3874:3874:3874) (4022:4022:4022))
        (PORT d[11] (3902:3902:3902) (4115:4115:4115))
        (PORT d[12] (3075:3075:3075) (3082:3082:3082))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2373:2373:2373))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3933:3933:3933))
        (PORT d[1] (2285:2285:2285) (2248:2248:2248))
        (PORT d[2] (4955:4955:4955) (5021:5021:5021))
        (PORT d[3] (3290:3290:3290) (3428:3428:3428))
        (PORT d[4] (4252:4252:4252) (4393:4393:4393))
        (PORT d[5] (2824:2824:2824) (2768:2768:2768))
        (PORT d[6] (2852:2852:2852) (3030:3030:3030))
        (PORT d[7] (3904:3904:3904) (4121:4121:4121))
        (PORT d[8] (1885:1885:1885) (1852:1852:1852))
        (PORT d[9] (3248:3248:3248) (3262:3262:3262))
        (PORT d[10] (2886:2886:2886) (3099:3099:3099))
        (PORT d[11] (2982:2982:2982) (2939:2939:2939))
        (PORT d[12] (4106:4106:4106) (4231:4231:4231))
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (PORT stall (2731:2731:2731) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (7119:7119:7119))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6228:6228:6228) (6164:6164:6164))
        (PORT d[1] (4166:4166:4166) (4470:4470:4470))
        (PORT d[2] (3773:3773:3773) (3946:3946:3946))
        (PORT d[3] (3674:3674:3674) (3848:3848:3848))
        (PORT d[4] (4131:4131:4131) (4362:4362:4362))
        (PORT d[5] (5840:5840:5840) (5791:5791:5791))
        (PORT d[6] (7003:7003:7003) (7089:7089:7089))
        (PORT d[7] (3546:3546:3546) (3741:3741:3741))
        (PORT d[8] (8625:8625:8625) (8777:8777:8777))
        (PORT d[9] (9541:9541:9541) (9353:9353:9353))
        (PORT d[10] (5810:5810:5810) (5776:5776:5776))
        (PORT d[11] (4415:4415:4415) (4536:4536:4536))
        (PORT d[12] (5909:5909:5909) (6006:6006:6006))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2905:2905:2905))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3095:3095:3095))
        (PORT d[1] (4721:4721:4721) (4809:4809:4809))
        (PORT d[2] (5705:5705:5705) (5623:5623:5623))
        (PORT d[3] (3195:3195:3195) (3408:3408:3408))
        (PORT d[4] (4473:4473:4473) (4602:4602:4602))
        (PORT d[5] (6599:6599:6599) (6493:6493:6493))
        (PORT d[6] (5034:5034:5034) (5015:5015:5015))
        (PORT d[7] (3344:3344:3344) (3490:3490:3490))
        (PORT d[8] (2846:2846:2846) (2995:2995:2995))
        (PORT d[9] (4794:4794:4794) (4791:4791:4791))
        (PORT d[10] (3582:3582:3582) (3803:3803:3803))
        (PORT d[11] (5409:5409:5409) (5536:5536:5536))
        (PORT d[12] (3968:3968:3968) (4142:4142:4142))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT stall (3064:3064:3064) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1409:1409:1409))
        (PORT datab (2598:2598:2598) (2719:2719:2719))
        (PORT datac (930:930:930) (1021:1021:1021))
        (PORT datad (1385:1385:1385) (1427:1427:1427))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (866:866:866) (930:930:930))
        (PORT datad (367:367:367) (371:371:371))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5878:5878:5878) (6316:6316:6316))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (6259:6259:6259))
        (PORT d[1] (2660:2660:2660) (2796:2796:2796))
        (PORT d[2] (4974:4974:4974) (5192:5192:5192))
        (PORT d[3] (5749:5749:5749) (5893:5893:5893))
        (PORT d[4] (4776:4776:4776) (5006:5006:5006))
        (PORT d[5] (8334:8334:8334) (8534:8534:8534))
        (PORT d[6] (9577:9577:9577) (9890:9890:9890))
        (PORT d[7] (3273:3273:3273) (3492:3492:3492))
        (PORT d[8] (6883:6883:6883) (6901:6901:6901))
        (PORT d[9] (7518:7518:7518) (7696:7696:7696))
        (PORT d[10] (4084:4084:4084) (4228:4228:4228))
        (PORT d[11] (3191:3191:3191) (3405:3405:3405))
        (PORT d[12] (7888:7888:7888) (8077:8077:8077))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2461:2461:2461))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6624:6624:6624) (6621:6621:6621))
        (PORT d[1] (3945:3945:3945) (4003:4003:4003))
        (PORT d[2] (4312:4312:4312) (4396:4396:4396))
        (PORT d[3] (5249:5249:5249) (5416:5416:5416))
        (PORT d[4] (2975:2975:2975) (3022:3022:3022))
        (PORT d[5] (4515:4515:4515) (4625:4625:4625))
        (PORT d[6] (4954:4954:4954) (5148:5148:5148))
        (PORT d[7] (4803:4803:4803) (5151:5151:5151))
        (PORT d[8] (3143:3143:3143) (3178:3178:3178))
        (PORT d[9] (4072:4072:4072) (4205:4205:4205))
        (PORT d[10] (6682:6682:6682) (6655:6655:6655))
        (PORT d[11] (7402:7402:7402) (7390:7390:7390))
        (PORT d[12] (3580:3580:3580) (3687:3687:3687))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
        (PORT stall (2802:2802:2802) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5424:5424:5424))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4649:4649:4649))
        (PORT d[1] (4794:4794:4794) (5112:5112:5112))
        (PORT d[2] (4523:4523:4523) (4788:4788:4788))
        (PORT d[3] (3856:3856:3856) (4086:4086:4086))
        (PORT d[4] (4078:4078:4078) (4218:4218:4218))
        (PORT d[5] (5723:5723:5723) (5574:5574:5574))
        (PORT d[6] (4158:4158:4158) (4251:4251:4251))
        (PORT d[7] (4461:4461:4461) (4789:4789:4789))
        (PORT d[8] (5234:5234:5234) (5116:5116:5116))
        (PORT d[9] (5200:5200:5200) (5240:5240:5240))
        (PORT d[10] (2456:2456:2456) (2608:2608:2608))
        (PORT d[11] (5154:5154:5154) (5470:5470:5470))
        (PORT d[12] (4343:4343:4343) (4409:4409:4409))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3178:3178:3178))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3992:3992:3992))
        (PORT d[1] (5096:5096:5096) (5226:5226:5226))
        (PORT d[2] (3215:3215:3215) (3270:3270:3270))
        (PORT d[3] (4759:4759:4759) (5108:5108:5108))
        (PORT d[4] (5298:5298:5298) (5509:5509:5509))
        (PORT d[5] (4690:4690:4690) (4571:4571:4571))
        (PORT d[6] (2956:2956:2956) (3035:3035:3035))
        (PORT d[7] (4486:4486:4486) (4749:4749:4749))
        (PORT d[8] (4829:4829:4829) (4770:4770:4770))
        (PORT d[9] (4325:4325:4325) (4484:4484:4484))
        (PORT d[10] (5177:5177:5177) (5145:5145:5145))
        (PORT d[11] (4800:4800:4800) (4681:4681:4681))
        (PORT d[12] (4214:4214:4214) (4428:4428:4428))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
        (PORT stall (3145:3145:3145) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2156:2156:2156) (2229:2229:2229))
        (PORT datab (340:340:340) (436:436:436))
        (PORT datac (331:331:331) (428:428:428))
        (PORT datad (2497:2497:2497) (2582:2582:2582))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7760:7760:7760) (8384:8384:8384))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10201:10201:10201) (10056:10056:10056))
        (PORT d[1] (7305:7305:7305) (7631:7631:7631))
        (PORT d[2] (3274:3274:3274) (3384:3384:3384))
        (PORT d[3] (6201:6201:6201) (6424:6424:6424))
        (PORT d[4] (4840:4840:4840) (5045:5045:5045))
        (PORT d[5] (8849:8849:8849) (8951:8951:8951))
        (PORT d[6] (8929:8929:8929) (9025:9025:9025))
        (PORT d[7] (4538:4538:4538) (4672:4672:4672))
        (PORT d[8] (9868:9868:9868) (10025:10025:10025))
        (PORT d[9] (13616:13616:13616) (13320:13320:13320))
        (PORT d[10] (6594:6594:6594) (6806:6806:6806))
        (PORT d[11] (7100:7100:7100) (7316:7316:7316))
        (PORT d[12] (8731:8731:8731) (8845:8845:8845))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2912:2912:2912))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3768:3768:3768) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5737:5737:5737))
        (PORT d[1] (5182:5182:5182) (5305:5305:5305))
        (PORT d[2] (6693:6693:6693) (6841:6841:6841))
        (PORT d[3] (3476:3476:3476) (3613:3613:3613))
        (PORT d[4] (4116:4116:4116) (4205:4205:4205))
        (PORT d[5] (3408:3408:3408) (3483:3483:3483))
        (PORT d[6] (6123:6123:6123) (6412:6412:6412))
        (PORT d[7] (4263:4263:4263) (4479:4479:4479))
        (PORT d[8] (3217:3217:3217) (3409:3409:3409))
        (PORT d[9] (4055:4055:4055) (4181:4181:4181))
        (PORT d[10] (4377:4377:4377) (4651:4651:4651))
        (PORT d[11] (3121:3121:3121) (3178:3178:3178))
        (PORT d[12] (3383:3383:3383) (3517:3517:3517))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT stall (2820:2820:2820) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4994:4994:4994))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4252:4252:4252))
        (PORT d[1] (4660:4660:4660) (4890:4890:4890))
        (PORT d[2] (4747:4747:4747) (5075:5075:5075))
        (PORT d[3] (3357:3357:3357) (3538:3538:3538))
        (PORT d[4] (3142:3142:3142) (3322:3322:3322))
        (PORT d[5] (4158:4158:4158) (4122:4122:4122))
        (PORT d[6] (9964:9964:9964) (10386:10386:10386))
        (PORT d[7] (5012:5012:5012) (5296:5296:5296))
        (PORT d[8] (4965:4965:4965) (4888:4888:4888))
        (PORT d[9] (4460:4460:4460) (4516:4516:4516))
        (PORT d[10] (2380:2380:2380) (2488:2488:2488))
        (PORT d[11] (4474:4474:4474) (4815:4815:4815))
        (PORT d[12] (4308:4308:4308) (4384:4384:4384))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2705:2705:2705))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5058:5058:5058) (5167:5167:5167))
        (PORT d[1] (5036:5036:5036) (5147:5147:5147))
        (PORT d[2] (2385:2385:2385) (2408:2408:2408))
        (PORT d[3] (3649:3649:3649) (3906:3906:3906))
        (PORT d[4] (4595:4595:4595) (4761:4761:4761))
        (PORT d[5] (4200:4200:4200) (4115:4115:4115))
        (PORT d[6] (2753:2753:2753) (2912:2912:2912))
        (PORT d[7] (4019:4019:4019) (4211:4211:4211))
        (PORT d[8] (3630:3630:3630) (3570:3570:3570))
        (PORT d[9] (3897:3897:3897) (4003:4003:4003))
        (PORT d[10] (4653:4653:4653) (4658:4658:4658))
        (PORT d[11] (3469:3469:3469) (3436:3436:3436))
        (PORT d[12] (4544:4544:4544) (4750:4750:4750))
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (PORT stall (2640:2640:2640) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2698:2698:2698) (2724:2724:2724))
        (PORT datab (344:344:344) (441:441:441))
        (PORT datac (330:330:330) (427:427:427))
        (PORT datad (2502:2502:2502) (2552:2552:2552))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (333:333:333) (415:415:415))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (283:283:283) (358:358:358))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1280:1280:1280))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2140:2140:2140) (2149:2149:2149))
        (PORT datad (682:682:682) (683:683:683))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1134:1134:1134))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2143:2143:2143) (2153:2153:2153))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5674:5674:5674) (6113:6113:6113))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6441:6441:6441) (6482:6482:6482))
        (PORT d[1] (5620:5620:5620) (5969:5969:5969))
        (PORT d[2] (4522:4522:4522) (4745:4745:4745))
        (PORT d[3] (4171:4171:4171) (4414:4414:4414))
        (PORT d[4] (2501:2501:2501) (2573:2573:2573))
        (PORT d[5] (7213:7213:7213) (7085:7085:7085))
        (PORT d[6] (3583:3583:3583) (3672:3672:3672))
        (PORT d[7] (4773:4773:4773) (5058:5058:5058))
        (PORT d[8] (6796:6796:6796) (6739:6739:6739))
        (PORT d[9] (3344:3344:3344) (3311:3311:3311))
        (PORT d[10] (4279:4279:4279) (4420:4420:4420))
        (PORT d[11] (5396:5396:5396) (5658:5658:5658))
        (PORT d[12] (5361:5361:5361) (5422:5422:5422))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3037:3037:3037))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5756:5756:5756) (5796:5796:5796))
        (PORT d[1] (5056:5056:5056) (5151:5151:5151))
        (PORT d[2] (4668:4668:4668) (4742:4742:4742))
        (PORT d[3] (4359:4359:4359) (4647:4647:4647))
        (PORT d[4] (4573:4573:4573) (4744:4744:4744))
        (PORT d[5] (6425:6425:6425) (6504:6504:6504))
        (PORT d[6] (2017:2017:2017) (2108:2108:2108))
        (PORT d[7] (3747:3747:3747) (3940:3940:3940))
        (PORT d[8] (3913:3913:3913) (4154:4154:4154))
        (PORT d[9] (4583:4583:4583) (4668:4668:4668))
        (PORT d[10] (2530:2530:2530) (2611:2611:2611))
        (PORT d[11] (5872:5872:5872) (5786:5786:5786))
        (PORT d[12] (3199:3199:3199) (3261:3261:3261))
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (PORT stall (2854:2854:2854) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6516:6516:6516) (7048:7048:7048))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6159:6159:6159) (6112:6112:6112))
        (PORT d[1] (4831:4831:4831) (5100:5100:5100))
        (PORT d[2] (5365:5365:5365) (5602:5602:5602))
        (PORT d[3] (3709:3709:3709) (3893:3893:3893))
        (PORT d[4] (3170:3170:3170) (3308:3308:3308))
        (PORT d[5] (5724:5724:5724) (5711:5711:5711))
        (PORT d[6] (6104:6104:6104) (6048:6048:6048))
        (PORT d[7] (4336:4336:4336) (4540:4540:4540))
        (PORT d[8] (7660:7660:7660) (7791:7791:7791))
        (PORT d[9] (8454:8454:8454) (8292:8292:8292))
        (PORT d[10] (5520:5520:5520) (5531:5531:5531))
        (PORT d[11] (4195:4195:4195) (4342:4342:4342))
        (PORT d[12] (6678:6678:6678) (6777:6777:6777))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2531:2531:2531))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3792:3792:3792))
        (PORT d[1] (4722:4722:4722) (4767:4767:4767))
        (PORT d[2] (3976:3976:3976) (3903:3903:3903))
        (PORT d[3] (2492:2492:2492) (2590:2590:2590))
        (PORT d[4] (4855:4855:4855) (5009:5009:5009))
        (PORT d[5] (3226:3226:3226) (3187:3187:3187))
        (PORT d[6] (3350:3350:3350) (3579:3579:3579))
        (PORT d[7] (2970:2970:2970) (3087:3087:3087))
        (PORT d[8] (3038:3038:3038) (3122:3122:3122))
        (PORT d[9] (3508:3508:3508) (3455:3455:3455))
        (PORT d[10] (3164:3164:3164) (3384:3384:3384))
        (PORT d[11] (3984:3984:3984) (3934:3934:3934))
        (PORT d[12] (3253:3253:3253) (3332:3332:3332))
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT stall (2792:2792:2792) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2765:2765:2765))
        (PORT datab (367:367:367) (466:466:466))
        (PORT datac (2645:2645:2645) (2654:2654:2654))
        (PORT datad (305:305:305) (393:393:393))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6358:6358:6358) (6835:6835:6835))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7433:7433:7433) (7397:7397:7397))
        (PORT d[1] (3282:3282:3282) (3373:3373:3373))
        (PORT d[2] (3080:3080:3080) (3238:3238:3238))
        (PORT d[3] (4510:4510:4510) (4725:4725:4725))
        (PORT d[4] (5472:5472:5472) (5698:5698:5698))
        (PORT d[5] (9355:9355:9355) (9543:9543:9543))
        (PORT d[6] (9389:9389:9389) (9630:9630:9630))
        (PORT d[7] (3133:3133:3133) (3303:3303:3303))
        (PORT d[8] (3017:3017:3017) (3135:3135:3135))
        (PORT d[9] (6505:6505:6505) (6703:6703:6703))
        (PORT d[10] (5125:5125:5125) (5261:5261:5261))
        (PORT d[11] (3865:3865:3865) (4074:4074:4074))
        (PORT d[12] (5521:5521:5521) (5696:5696:5696))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2825:2825:2825))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2222:2222:2222))
        (PORT d[1] (4635:4635:4635) (4690:4690:4690))
        (PORT d[2] (5043:5043:5043) (5126:5126:5126))
        (PORT d[3] (3052:3052:3052) (3216:3216:3216))
        (PORT d[4] (2961:2961:2961) (2971:2971:2971))
        (PORT d[5] (3749:3749:3749) (3717:3717:3717))
        (PORT d[6] (2864:2864:2864) (3045:3045:3045))
        (PORT d[7] (3471:3471:3471) (3683:3683:3683))
        (PORT d[8] (3732:3732:3732) (3788:3788:3788))
        (PORT d[9] (2165:2165:2165) (2192:2192:2192))
        (PORT d[10] (3560:3560:3560) (3755:3755:3755))
        (PORT d[11] (3290:3290:3290) (3393:3393:3393))
        (PORT d[12] (4228:4228:4228) (4286:4286:4286))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT stall (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6078:6078:6078) (6545:6545:6545))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6682:6682:6682) (6538:6538:6538))
        (PORT d[1] (4864:4864:4864) (5104:5104:5104))
        (PORT d[2] (3761:3761:3761) (3944:3944:3944))
        (PORT d[3] (4668:4668:4668) (4895:4895:4895))
        (PORT d[4] (3689:3689:3689) (3866:3866:3866))
        (PORT d[5] (6034:6034:6034) (6095:6095:6095))
        (PORT d[6] (5624:5624:5624) (5630:5630:5630))
        (PORT d[7] (4044:4044:4044) (4288:4288:4288))
        (PORT d[8] (6102:6102:6102) (5957:5957:5957))
        (PORT d[9] (5964:5964:5964) (5852:5852:5852))
        (PORT d[10] (5462:5462:5462) (5488:5488:5488))
        (PORT d[11] (3588:3588:3588) (3716:3716:3716))
        (PORT d[12] (5611:5611:5611) (5710:5710:5710))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2898:2898:2898))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2505:2505:2505))
        (PORT d[1] (5776:5776:5776) (5919:5919:5919))
        (PORT d[2] (6368:6368:6368) (6327:6327:6327))
        (PORT d[3] (5048:5048:5048) (5360:5360:5360))
        (PORT d[4] (5351:5351:5351) (5254:5254:5254))
        (PORT d[5] (6143:6143:6143) (6188:6188:6188))
        (PORT d[6] (3262:3262:3262) (3476:3476:3476))
        (PORT d[7] (3923:3923:3923) (4019:4019:4019))
        (PORT d[8] (3101:3101:3101) (3227:3227:3227))
        (PORT d[9] (3844:3844:3844) (3924:3924:3924))
        (PORT d[10] (2599:2599:2599) (2727:2727:2727))
        (PORT d[11] (6019:6019:6019) (5842:5842:5842))
        (PORT d[12] (3686:3686:3686) (3839:3839:3839))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT stall (4097:4097:4097) (3913:3913:3913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (1043:1043:1043))
        (PORT datab (2321:2321:2321) (2275:2275:2275))
        (PORT datac (821:821:821) (885:885:885))
        (PORT datad (2703:2703:2703) (2789:2789:2789))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7771:7771:7771) (8395:8395:8395))
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6950:6950:6950) (7011:7011:7011))
        (PORT d[1] (5597:5597:5597) (5779:5779:5779))
        (PORT d[2] (4761:4761:4761) (4890:4890:4890))
        (PORT d[3] (6436:6436:6436) (6603:6603:6603))
        (PORT d[4] (6093:6093:6093) (6357:6357:6357))
        (PORT d[5] (10043:10043:10043) (10265:10265:10265))
        (PORT d[6] (7627:7627:7627) (7820:7820:7820))
        (PORT d[7] (5024:5024:5024) (5248:5248:5248))
        (PORT d[8] (3716:3716:3716) (3863:3863:3863))
        (PORT d[9] (9429:9429:9429) (9603:9603:9603))
        (PORT d[10] (5842:5842:5842) (6049:6049:6049))
        (PORT d[11] (6395:6395:6395) (6620:6620:6620))
        (PORT d[12] (8241:8241:8241) (8387:8387:8387))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2578:2578:2578))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3814:3814:3814))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8103:8103:8103) (8139:8139:8139))
        (PORT d[1] (4737:4737:4737) (4838:4838:4838))
        (PORT d[2] (5955:5955:5955) (6101:6101:6101))
        (PORT d[3] (2225:2225:2225) (2300:2300:2300))
        (PORT d[4] (4389:4389:4389) (4461:4461:4461))
        (PORT d[5] (4102:4102:4102) (4172:4172:4172))
        (PORT d[6] (6124:6124:6124) (6408:6408:6408))
        (PORT d[7] (5013:5013:5013) (5222:5222:5222))
        (PORT d[8] (3912:3912:3912) (4095:4095:4095))
        (PORT d[9] (3288:3288:3288) (3352:3352:3352))
        (PORT d[10] (7694:7694:7694) (7687:7687:7687))
        (PORT d[11] (3456:3456:3456) (3543:3543:3543))
        (PORT d[12] (3740:3740:3740) (3874:3874:3874))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (PORT stall (2681:2681:2681) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6104:6104:6104) (6573:6573:6573))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (4980:4980:4980))
        (PORT d[1] (4050:4050:4050) (4316:4316:4316))
        (PORT d[2] (5140:5140:5140) (5332:5332:5332))
        (PORT d[3] (4444:4444:4444) (4682:4682:4682))
        (PORT d[4] (4152:4152:4152) (4350:4350:4350))
        (PORT d[5] (3734:3734:3734) (3717:3717:3717))
        (PORT d[6] (5664:5664:5664) (5677:5677:5677))
        (PORT d[7] (4043:4043:4043) (4256:4256:4256))
        (PORT d[8] (7058:7058:7058) (6981:6981:6981))
        (PORT d[9] (8384:8384:8384) (8223:8223:8223))
        (PORT d[10] (4876:4876:4876) (4869:4869:4869))
        (PORT d[11] (2738:2738:2738) (2837:2837:2837))
        (PORT d[12] (3762:3762:3762) (3794:3794:3794))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2713:2713:2713))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2303:2303:2303))
        (PORT d[1] (4673:4673:4673) (4778:4778:4778))
        (PORT d[2] (4618:4618:4618) (4529:4529:4529))
        (PORT d[3] (2779:2779:2779) (2960:2960:2960))
        (PORT d[4] (3582:3582:3582) (3571:3571:3571))
        (PORT d[5] (4363:4363:4363) (4586:4586:4586))
        (PORT d[6] (3978:3978:3978) (4185:4185:4185))
        (PORT d[7] (3290:3290:3290) (3383:3383:3383))
        (PORT d[8] (2693:2693:2693) (2774:2774:2774))
        (PORT d[9] (3930:3930:3930) (3853:3853:3853))
        (PORT d[10] (3076:3076:3076) (3264:3264:3264))
        (PORT d[11] (3898:3898:3898) (3816:3816:3816))
        (PORT d[12] (3314:3314:3314) (3448:3448:3448))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (PORT stall (3867:3867:3867) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2162:2162:2162) (2221:2221:2221))
        (PORT datab (2494:2494:2494) (2610:2610:2610))
        (PORT datac (815:815:815) (879:879:879))
        (PORT datad (917:917:917) (993:993:993))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (5274:5274:5274))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4245:4245:4245))
        (PORT d[1] (4609:4609:4609) (4849:4849:4849))
        (PORT d[2] (4722:4722:4722) (5049:5049:5049))
        (PORT d[3] (3735:3735:3735) (3917:3917:3917))
        (PORT d[4] (3175:3175:3175) (3358:3358:3358))
        (PORT d[5] (4436:4436:4436) (4382:4382:4382))
        (PORT d[6] (10278:10278:10278) (10702:10702:10702))
        (PORT d[7] (4985:4985:4985) (5268:5268:5268))
        (PORT d[8] (4663:4663:4663) (4595:4595:4595))
        (PORT d[9] (4804:4804:4804) (4850:4850:4850))
        (PORT d[10] (2394:2394:2394) (2501:2501:2501))
        (PORT d[11] (4518:4518:4518) (4861:4861:4861))
        (PORT d[12] (4558:4558:4558) (4619:4619:4619))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2804:2804:2804))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3803:3803:3803))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5191:5191:5191))
        (PORT d[1] (4373:4373:4373) (4439:4439:4439))
        (PORT d[2] (3262:3262:3262) (3353:3353:3353))
        (PORT d[3] (3615:3615:3615) (3869:3869:3869))
        (PORT d[4] (4300:4300:4300) (4485:4485:4485))
        (PORT d[5] (3862:3862:3862) (3786:3786:3786))
        (PORT d[6] (2766:2766:2766) (2926:2926:2926))
        (PORT d[7] (3447:3447:3447) (3651:3651:3651))
        (PORT d[8] (4029:4029:4029) (3968:3968:3968))
        (PORT d[9] (3935:3935:3935) (4045:4045:4045))
        (PORT d[10] (4611:4611:4611) (4613:4613:4613))
        (PORT d[11] (4085:4085:4085) (4022:4022:4022))
        (PORT d[12] (4534:4534:4534) (4740:4740:4740))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT stall (3007:3007:3007) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6174:6174:6174) (6682:6682:6682))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8072:8072:8072) (7939:7939:7939))
        (PORT d[1] (3131:3131:3131) (3312:3312:3312))
        (PORT d[2] (4563:4563:4563) (4735:4735:4735))
        (PORT d[3] (4410:4410:4410) (4574:4574:4574))
        (PORT d[4] (5028:5028:5028) (5202:5202:5202))
        (PORT d[5] (7419:7419:7419) (7464:7464:7464))
        (PORT d[6] (6348:6348:6348) (6382:6382:6382))
        (PORT d[7] (5473:5473:5473) (5711:5711:5711))
        (PORT d[8] (4103:4103:4103) (4028:4028:4028))
        (PORT d[9] (4633:4633:4633) (4543:4543:4543))
        (PORT d[10] (6030:6030:6030) (6081:6081:6081))
        (PORT d[11] (4417:4417:4417) (4538:4538:4538))
        (PORT d[12] (7112:7112:7112) (7200:7200:7200))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2177:2177:2177))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3583:3583:3583))
        (PORT d[1] (6534:6534:6534) (6645:6645:6645))
        (PORT d[2] (6415:6415:6415) (6381:6381:6381))
        (PORT d[3] (2747:2747:2747) (2905:2905:2905))
        (PORT d[4] (6449:6449:6449) (6352:6352:6352))
        (PORT d[5] (5381:5381:5381) (5538:5538:5538))
        (PORT d[6] (3208:3208:3208) (3390:3390:3390))
        (PORT d[7] (2226:2226:2226) (2310:2310:2310))
        (PORT d[8] (2401:2401:2401) (2510:2510:2510))
        (PORT d[9] (3453:3453:3453) (3505:3505:3505))
        (PORT d[10] (2514:2514:2514) (2591:2591:2591))
        (PORT d[11] (6717:6717:6717) (6560:6560:6560))
        (PORT d[12] (4747:4747:4747) (4864:4864:4864))
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT stall (3812:3812:3812) (3630:3630:3630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1044:1044:1044))
        (PORT datab (2794:2794:2794) (2875:2875:2875))
        (PORT datac (818:818:818) (882:882:882))
        (PORT datad (2170:2170:2170) (2233:2233:2233))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6243:6243:6243) (6677:6677:6677))
        (PORT clk (2490:2490:2490) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5898:5898:5898))
        (PORT d[1] (4790:4790:4790) (4974:4974:4974))
        (PORT d[2] (4978:4978:4978) (5195:5195:5195))
        (PORT d[3] (5404:5404:5404) (5557:5557:5557))
        (PORT d[4] (4355:4355:4355) (4581:4581:4581))
        (PORT d[5] (7957:7957:7957) (8160:8160:8160))
        (PORT d[6] (9190:9190:9190) (9508:9508:9508))
        (PORT d[7] (3990:3990:3990) (4204:4204:4204))
        (PORT d[8] (3339:3339:3339) (3453:3453:3453))
        (PORT d[9] (7431:7431:7431) (7607:7607:7607))
        (PORT d[10] (4062:4062:4062) (4203:4203:4203))
        (PORT d[11] (3245:3245:3245) (3464:3464:3464))
        (PORT d[12] (5751:5751:5751) (5894:5894:5894))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2172:2172:2172))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6594:6594:6594))
        (PORT d[1] (3956:3956:3956) (4011:4011:4011))
        (PORT d[2] (3935:3935:3935) (4019:4019:4019))
        (PORT d[3] (5199:5199:5199) (5362:5362:5362))
        (PORT d[4] (2997:2997:2997) (3045:3045:3045))
        (PORT d[5] (4161:4161:4161) (4277:4277:4277))
        (PORT d[6] (4587:4587:4587) (4786:4786:4786))
        (PORT d[7] (5500:5500:5500) (5873:5873:5873))
        (PORT d[8] (5203:5203:5203) (5210:5210:5210))
        (PORT d[9] (3717:3717:3717) (3851:3851:3851))
        (PORT d[10] (6317:6317:6317) (6294:6294:6294))
        (PORT d[11] (7049:7049:7049) (7044:7044:7044))
        (PORT d[12] (3535:3535:3535) (3597:3597:3597))
        (PORT clk (2488:2488:2488) (2514:2514:2514))
        (PORT stall (2805:2805:2805) (2724:2724:2724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (5340:5340:5340))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2588:2588:2588))
        (PORT d[1] (4369:4369:4369) (4667:4667:4667))
        (PORT d[2] (5462:5462:5462) (5790:5790:5790))
        (PORT d[3] (4517:4517:4517) (4697:4697:4697))
        (PORT d[4] (4195:4195:4195) (4367:4367:4367))
        (PORT d[5] (4908:4908:4908) (4879:4879:4879))
        (PORT d[6] (2890:2890:2890) (2951:2951:2951))
        (PORT d[7] (5796:5796:5796) (6113:6113:6113))
        (PORT d[8] (4331:4331:4331) (4267:4267:4267))
        (PORT d[9] (5556:5556:5556) (5606:5606:5606))
        (PORT d[10] (3142:3142:3142) (3254:3254:3254))
        (PORT d[11] (3602:3602:3602) (3819:3819:3819))
        (PORT d[12] (5373:5373:5373) (5462:5462:5462))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2612:2612:2612))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5598:5598:5598))
        (PORT d[1] (4660:4660:4660) (4741:4741:4741))
        (PORT d[2] (2324:2324:2324) (2319:2319:2319))
        (PORT d[3] (4630:4630:4630) (4955:4955:4955))
        (PORT d[4] (4215:4215:4215) (4335:4335:4335))
        (PORT d[5] (3278:3278:3278) (3211:3211:3211))
        (PORT d[6] (2379:2379:2379) (2508:2508:2508))
        (PORT d[7] (4403:4403:4403) (4598:4598:4598))
        (PORT d[8] (3774:3774:3774) (3712:3712:3712))
        (PORT d[9] (3522:3522:3522) (3588:3588:3588))
        (PORT d[10] (3085:3085:3085) (3235:3235:3235))
        (PORT d[11] (3093:3093:3093) (3065:3065:3065))
        (PORT d[12] (4123:4123:4123) (4292:4292:4292))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT stall (2228:2228:2228) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1043:1043:1043))
        (PORT datab (1049:1049:1049) (1103:1103:1103))
        (PORT datac (2263:2263:2263) (2259:2259:2259))
        (PORT datad (2290:2290:2290) (2287:2287:2287))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (786:786:786) (836:836:836))
        (PORT datad (747:747:747) (802:802:802))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (455:455:455))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (259:259:259) (285:285:285))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5759:5759:5759) (6199:6199:6199))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5811:5811:5811) (5805:5805:5805))
        (PORT d[1] (3094:3094:3094) (3287:3287:3287))
        (PORT d[2] (3847:3847:3847) (4070:4070:4070))
        (PORT d[3] (4032:4032:4032) (4238:4238:4238))
        (PORT d[4] (3980:3980:3980) (4239:4239:4239))
        (PORT d[5] (8030:8030:8030) (8272:8272:8272))
        (PORT d[6] (8082:8082:8082) (8360:8360:8360))
        (PORT d[7] (4034:4034:4034) (4328:4328:4328))
        (PORT d[8] (7321:7321:7321) (7425:7425:7425))
        (PORT d[9] (6466:6466:6466) (6685:6685:6685))
        (PORT d[10] (2934:2934:2934) (3143:3143:3143))
        (PORT d[11] (4225:4225:4225) (4451:4451:4451))
        (PORT d[12] (5854:5854:5854) (6067:6067:6067))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3429:3429:3429))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6159:6159:6159) (6179:6179:6179))
        (PORT d[1] (4602:4602:4602) (4675:4675:4675))
        (PORT d[2] (3378:3378:3378) (3524:3524:3524))
        (PORT d[3] (3028:3028:3028) (3176:3176:3176))
        (PORT d[4] (3706:3706:3706) (3816:3816:3816))
        (PORT d[5] (3604:3604:3604) (3674:3674:3674))
        (PORT d[6] (3936:3936:3936) (4161:4161:4161))
        (PORT d[7] (4752:4752:4752) (5078:5078:5078))
        (PORT d[8] (5451:5451:5451) (5544:5544:5544))
        (PORT d[9] (3669:3669:3669) (3789:3789:3789))
        (PORT d[10] (5296:5296:5296) (5319:5319:5319))
        (PORT d[11] (7483:7483:7483) (7530:7530:7530))
        (PORT d[12] (3764:3764:3764) (3924:3924:3924))
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (PORT stall (3263:3263:3263) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6950:6950:6950) (7517:7517:7517))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8280:8280:8280) (8226:8226:8226))
        (PORT d[1] (1884:1884:1884) (1952:1952:1952))
        (PORT d[2] (2298:2298:2298) (2379:2379:2379))
        (PORT d[3] (2785:2785:2785) (2824:2824:2824))
        (PORT d[4] (4193:4193:4193) (4343:4343:4343))
        (PORT d[5] (4113:4113:4113) (4103:4103:4103))
        (PORT d[6] (1044:1044:1044) (1082:1082:1082))
        (PORT d[7] (3507:3507:3507) (3631:3631:3631))
        (PORT d[8] (2119:2119:2119) (2138:2138:2138))
        (PORT d[9] (3116:3116:3116) (3145:3145:3145))
        (PORT d[10] (2068:2068:2068) (2101:2101:2101))
        (PORT d[11] (3377:3377:3377) (3452:3452:3452))
        (PORT d[12] (1090:1090:1090) (1127:1127:1127))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1793:1793:1793))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4641:4641:4641))
        (PORT d[1] (1932:1932:1932) (1895:1895:1895))
        (PORT d[2] (2660:2660:2660) (2613:2613:2613))
        (PORT d[3] (1453:1453:1453) (1489:1489:1489))
        (PORT d[4] (1947:1947:1947) (1921:1921:1921))
        (PORT d[5] (2545:2545:2545) (2497:2497:2497))
        (PORT d[6] (1510:1510:1510) (1478:1478:1478))
        (PORT d[7] (1557:1557:1557) (1536:1536:1536))
        (PORT d[8] (3731:3731:3731) (3855:3855:3855))
        (PORT d[9] (2824:2824:2824) (2836:2836:2836))
        (PORT d[10] (3207:3207:3207) (3413:3413:3413))
        (PORT d[11] (2112:2112:2112) (2086:2086:2086))
        (PORT d[12] (2439:2439:2439) (2440:2440:2440))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT stall (2482:2482:2482) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2735:2735:2735) (2903:2903:2903))
        (PORT datab (365:365:365) (464:464:464))
        (PORT datac (1192:1192:1192) (1126:1126:1126))
        (PORT datad (313:313:313) (402:402:402))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7016:7016:7016) (7579:7579:7579))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8076:8076:8076) (7943:7943:7943))
        (PORT d[1] (4812:4812:4812) (5155:5155:5155))
        (PORT d[2] (4464:4464:4464) (4644:4644:4644))
        (PORT d[3] (4811:4811:4811) (5027:5027:5027))
        (PORT d[4] (5192:5192:5192) (5455:5455:5455))
        (PORT d[5] (6786:6786:6786) (6914:6914:6914))
        (PORT d[6] (6551:6551:6551) (6692:6692:6692))
        (PORT d[7] (3929:3929:3929) (4137:4137:4137))
        (PORT d[8] (8097:8097:8097) (8264:8264:8264))
        (PORT d[9] (10921:10921:10921) (10677:10677:10677))
        (PORT d[10] (6628:6628:6628) (6789:6789:6789))
        (PORT d[11] (4601:4601:4601) (4784:4784:4784))
        (PORT d[12] (6303:6303:6303) (6434:6434:6434))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3178:3178:3178))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3313:3313:3313))
        (PORT d[1] (4811:4811:4811) (4948:4948:4948))
        (PORT d[2] (7863:7863:7863) (7694:7694:7694))
        (PORT d[3] (2757:2757:2757) (2931:2931:2931))
        (PORT d[4] (4163:4163:4163) (4285:4285:4285))
        (PORT d[5] (5467:5467:5467) (5477:5477:5477))
        (PORT d[6] (5712:5712:5712) (5728:5728:5728))
        (PORT d[7] (3837:3837:3837) (4042:4042:4042))
        (PORT d[8] (3550:3550:3550) (3716:3716:3716))
        (PORT d[9] (5188:5188:5188) (5227:5227:5227))
        (PORT d[10] (3860:3860:3860) (4124:4124:4124))
        (PORT d[11] (3991:3991:3991) (4121:4121:4121))
        (PORT d[12] (3804:3804:3804) (3987:3987:3987))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT stall (3994:3994:3994) (3871:3871:3871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6588:6588:6588) (7109:7109:7109))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5855:5855:5855) (5842:5842:5842))
        (PORT d[1] (6130:6130:6130) (6392:6392:6392))
        (PORT d[2] (8048:8048:8048) (8180:8180:8180))
        (PORT d[3] (3410:3410:3410) (3461:3461:3461))
        (PORT d[4] (5751:5751:5751) (5971:5971:5971))
        (PORT d[5] (3454:3454:3454) (3447:3447:3447))
        (PORT d[6] (10373:10373:10373) (10742:10742:10742))
        (PORT d[7] (3983:3983:3983) (4229:4229:4229))
        (PORT d[8] (6463:6463:6463) (6451:6451:6451))
        (PORT d[9] (2031:2031:2031) (2046:2046:2046))
        (PORT d[10] (3893:3893:3893) (4042:4042:4042))
        (PORT d[11] (2095:2095:2095) (2118:2118:2118))
        (PORT d[12] (4105:4105:4105) (4103:4103:4103))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2192:2192:2192))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (3980:3980:3980))
        (PORT d[1] (2313:2313:2313) (2278:2278:2278))
        (PORT d[2] (4672:4672:4672) (4765:4765:4765))
        (PORT d[3] (2978:2978:2978) (3118:3118:3118))
        (PORT d[4] (4251:4251:4251) (4392:4392:4392))
        (PORT d[5] (2823:2823:2823) (2767:2767:2767))
        (PORT d[6] (2859:2859:2859) (3042:3042:3042))
        (PORT d[7] (3901:3901:3901) (4121:4121:4121))
        (PORT d[8] (3818:3818:3818) (3844:3844:3844))
        (PORT d[9] (3207:3207:3207) (3218:3218:3218))
        (PORT d[10] (2876:2876:2876) (3090:3090:3090))
        (PORT d[11] (2646:2646:2646) (2613:2613:2613))
        (PORT d[12] (3772:3772:3772) (3904:3904:3904))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT stall (2929:2929:2929) (2909:2909:2909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2999:2999:2999) (3116:3116:3116))
        (PORT datab (2132:2132:2132) (2041:2041:2041))
        (PORT datac (332:332:332) (429:429:429))
        (PORT datad (306:306:306) (394:394:394))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (706:706:706))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6257:6257:6257) (6775:6775:6775))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (5732:5732:5732))
        (PORT d[1] (4137:4137:4137) (4413:4413:4413))
        (PORT d[2] (4577:4577:4577) (4813:4813:4813))
        (PORT d[3] (3398:3398:3398) (3581:3581:3581))
        (PORT d[4] (4176:4176:4176) (4371:4371:4371))
        (PORT d[5] (5027:5027:5027) (5013:5013:5013))
        (PORT d[6] (5426:5426:5426) (5379:5379:5379))
        (PORT d[7] (3657:3657:3657) (3869:3869:3869))
        (PORT d[8] (8104:8104:8104) (8277:8277:8277))
        (PORT d[9] (8092:8092:8092) (7933:7933:7933))
        (PORT d[10] (5314:5314:5314) (5288:5288:5288))
        (PORT d[11] (3521:3521:3521) (3673:3673:3673))
        (PORT d[12] (5907:5907:5907) (6010:6010:6010))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3001:3001:3001))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3787:3787:3787))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3405:3405:3405))
        (PORT d[1] (3941:3941:3941) (3990:3990:3990))
        (PORT d[2] (5302:5302:5302) (5224:5224:5224))
        (PORT d[3] (2225:2225:2225) (2337:2337:2337))
        (PORT d[4] (4509:4509:4509) (4668:4668:4668))
        (PORT d[5] (3556:3556:3556) (3694:3694:3694))
        (PORT d[6] (3858:3858:3858) (3796:3796:3796))
        (PORT d[7] (3517:3517:3517) (3572:3572:3572))
        (PORT d[8] (4132:4132:4132) (4297:4297:4297))
        (PORT d[9] (3859:3859:3859) (3802:3802:3802))
        (PORT d[10] (4265:4265:4265) (4513:4513:4513))
        (PORT d[11] (3962:3962:3962) (3908:3908:3908))
        (PORT d[12] (3240:3240:3240) (3323:3323:3323))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
        (PORT stall (2741:2741:2741) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6255:6255:6255) (6784:6784:6784))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3098:3098:3098))
        (PORT d[1] (3546:3546:3546) (3742:3742:3742))
        (PORT d[2] (4213:4213:4213) (4280:4280:4280))
        (PORT d[3] (3242:3242:3242) (3317:3317:3317))
        (PORT d[4] (3483:3483:3483) (3615:3615:3615))
        (PORT d[5] (5081:5081:5081) (5047:5047:5047))
        (PORT d[6] (2130:2130:2130) (2139:2139:2139))
        (PORT d[7] (2956:2956:2956) (3016:3016:3016))
        (PORT d[8] (4318:4318:4318) (4244:4244:4244))
        (PORT d[9] (10096:10096:10096) (9928:9928:9928))
        (PORT d[10] (2603:2603:2603) (2615:2615:2615))
        (PORT d[11] (1871:1871:1871) (1883:1883:1883))
        (PORT d[12] (2233:2233:2233) (2245:2245:2245))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1891:1891:1891))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3806:3806:3806))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1804:1804:1804))
        (PORT d[1] (6540:6540:6540) (6639:6639:6639))
        (PORT d[2] (3012:3012:3012) (2934:2934:2934))
        (PORT d[3] (2730:2730:2730) (2865:2865:2865))
        (PORT d[4] (1890:1890:1890) (1884:1884:1884))
        (PORT d[5] (4201:4201:4201) (4338:4338:4338))
        (PORT d[6] (2757:2757:2757) (2887:2887:2887))
        (PORT d[7] (3253:3253:3253) (3340:3340:3340))
        (PORT d[8] (2280:2280:2280) (2323:2323:2323))
        (PORT d[9] (2099:2099:2099) (2070:2070:2070))
        (PORT d[10] (2983:2983:2983) (3104:3104:3104))
        (PORT d[11] (2313:2313:2313) (2250:2250:2250))
        (PORT d[12] (2140:2140:2140) (2114:2114:2114))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT stall (3856:3856:3856) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1581:1581:1581))
        (PORT datab (2962:2962:2962) (3051:3051:3051))
        (PORT datac (1444:1444:1444) (1512:1512:1512))
        (PORT datad (1282:1282:1282) (1257:1257:1257))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1024:1024:1024) (1011:1011:1011))
        (PORT datad (1251:1251:1251) (1239:1239:1239))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7329:7329:7329) (7919:7919:7919))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9524:9524:9524) (9385:9385:9385))
        (PORT d[1] (6298:6298:6298) (6633:6633:6633))
        (PORT d[2] (4042:4042:4042) (4177:4177:4177))
        (PORT d[3] (5828:5828:5828) (6036:6036:6036))
        (PORT d[4] (3844:3844:3844) (4059:4059:4059))
        (PORT d[5] (7813:7813:7813) (7924:7924:7924))
        (PORT d[6] (7260:7260:7260) (7399:7399:7399))
        (PORT d[7] (3633:3633:3633) (3803:3803:3803))
        (PORT d[8] (8817:8817:8817) (8981:8981:8981))
        (PORT d[9] (12365:12365:12365) (12108:12108:12108))
        (PORT d[10] (7628:7628:7628) (7786:7786:7786))
        (PORT d[11] (5662:5662:5662) (5841:5841:5841))
        (PORT d[12] (7676:7676:7676) (7804:7804:7804))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2977:2977:2977))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4682:4682:4682))
        (PORT d[1] (6189:6189:6189) (6315:6315:6315))
        (PORT d[2] (9234:9234:9234) (9059:9059:9059))
        (PORT d[3] (2687:2687:2687) (2821:2821:2821))
        (PORT d[4] (3407:3407:3407) (3495:3495:3495))
        (PORT d[5] (3708:3708:3708) (3828:3828:3828))
        (PORT d[6] (6126:6126:6126) (6187:6187:6187))
        (PORT d[7] (3828:3828:3828) (4008:4008:4008))
        (PORT d[8] (3209:3209:3209) (3397:3397:3397))
        (PORT d[9] (3704:3704:3704) (3839:3839:3839))
        (PORT d[10] (5283:5283:5283) (5538:5538:5538))
        (PORT d[11] (3605:3605:3605) (3695:3695:3695))
        (PORT d[12] (3435:3435:3435) (3579:3579:3579))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT stall (3398:3398:3398) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1083:1083:1083))
        (PORT datab (3491:3491:3491) (3471:3471:3471))
        (PORT datac (1423:1423:1423) (1492:1492:1492))
        (PORT datad (1428:1428:1428) (1497:1497:1497))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1280:1280:1280))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (690:690:690) (691:691:691))
        (PORT datad (1261:1261:1261) (1202:1202:1202))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (849:849:849))
        (PORT datab (1185:1185:1185) (1252:1252:1252))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6068:6068:6068) (6599:6599:6599))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (737:737:737))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datab (1028:1028:1028) (1027:1027:1027))
        (PORT datad (948:948:948) (968:968:968))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1103:1103:1103))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (1319:1319:1319) (1334:1334:1334))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (729:729:729) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~1feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5305:5305:5305) (5753:5753:5753))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6840:6840:6840))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6621:6621:6621) (6684:6684:6684))
        (PORT d[1] (7723:7723:7723) (8048:8048:8048))
        (PORT d[2] (3021:3021:3021) (3154:3154:3154))
        (PORT d[3] (6822:6822:6822) (6982:6982:6982))
        (PORT d[4] (5187:5187:5187) (5389:5389:5389))
        (PORT d[5] (9215:9215:9215) (9320:9320:9320))
        (PORT d[6] (7655:7655:7655) (7866:7866:7866))
        (PORT d[7] (4638:4638:4638) (4798:4798:4798))
        (PORT d[8] (4385:4385:4385) (4528:4528:4528))
        (PORT d[9] (9468:9468:9468) (9646:9646:9646))
        (PORT d[10] (5816:5816:5816) (6026:6026:6026))
        (PORT d[11] (6398:6398:6398) (6621:6621:6621))
        (PORT d[12] (8257:8257:8257) (8422:8422:8422))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2755:2755:2755))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3816:3816:3816))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2574:2574:2574))
        (PORT d[1] (4759:4759:4759) (4882:4882:4882))
        (PORT d[2] (6303:6303:6303) (6457:6457:6457))
        (PORT d[3] (1955:1955:1955) (2041:2041:2041))
        (PORT d[4] (2978:2978:2978) (2995:2995:2995))
        (PORT d[5] (4095:4095:4095) (4164:4164:4164))
        (PORT d[6] (6720:6720:6720) (6978:6978:6978))
        (PORT d[7] (4585:4585:4585) (4794:4794:4794))
        (PORT d[8] (3596:3596:3596) (3824:3824:3824))
        (PORT d[9] (2931:2931:2931) (2997:2997:2997))
        (PORT d[10] (4717:4717:4717) (4988:4988:4988))
        (PORT d[11] (3592:3592:3592) (3718:3718:3718))
        (PORT d[12] (3733:3733:3733) (3866:3866:3866))
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (PORT stall (2439:2439:2439) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5606:5606:5606))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7627:7627:7627) (7482:7482:7482))
        (PORT d[1] (5166:5166:5166) (5406:5406:5406))
        (PORT d[2] (4085:4085:4085) (4262:4262:4262))
        (PORT d[3] (3687:3687:3687) (3849:3849:3849))
        (PORT d[4] (4390:4390:4390) (4559:4559:4559))
        (PORT d[5] (7011:7011:7011) (7059:7059:7059))
        (PORT d[6] (5978:5978:5978) (5977:5977:5977))
        (PORT d[7] (4808:4808:4808) (5050:5050:5050))
        (PORT d[8] (6512:6512:6512) (6379:6379:6379))
        (PORT d[9] (5297:5297:5297) (5208:5208:5208))
        (PORT d[10] (5314:5314:5314) (5369:5369:5369))
        (PORT d[11] (3052:3052:3052) (3189:3189:3189))
        (PORT d[12] (5933:5933:5933) (6023:6023:6023))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3204:3204:3204))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3144:3144:3144))
        (PORT d[1] (5169:5169:5169) (5315:5315:5315))
        (PORT d[2] (6017:6017:6017) (5978:5978:5978))
        (PORT d[3] (5460:5460:5460) (5778:5778:5778))
        (PORT d[4] (5726:5726:5726) (5631:5631:5631))
        (PORT d[5] (4912:4912:4912) (5040:5040:5040))
        (PORT d[6] (3526:3526:3526) (3704:3704:3704))
        (PORT d[7] (2969:2969:2969) (3061:3061:3061))
        (PORT d[8] (3503:3503:3503) (3633:3633:3633))
        (PORT d[9] (3833:3833:3833) (3896:3896:3896))
        (PORT d[10] (2286:2286:2286) (2423:2423:2423))
        (PORT d[11] (6723:6723:6723) (6544:6544:6544))
        (PORT d[12] (3709:3709:3709) (3830:3830:3830))
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (PORT stall (4135:4135:4135) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2754:2754:2754) (2782:2782:2782))
        (PORT datab (1499:1499:1499) (1567:1567:1567))
        (PORT datac (3286:3286:3286) (3356:3356:3356))
        (PORT datad (1820:1820:1820) (1872:1872:1872))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6152:6152:6152) (6639:6639:6639))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6849:6849:6849) (6798:6798:6798))
        (PORT d[1] (3561:3561:3561) (3739:3739:3739))
        (PORT d[2] (3330:3330:3330) (3489:3489:3489))
        (PORT d[3] (2920:2920:2920) (3050:3050:3050))
        (PORT d[4] (2739:2739:2739) (2892:2892:2892))
        (PORT d[5] (3369:3369:3369) (3372:3372:3372))
        (PORT d[6] (6506:6506:6506) (6452:6452:6452))
        (PORT d[7] (5117:5117:5117) (5314:5314:5314))
        (PORT d[8] (8103:8103:8103) (8238:8238:8238))
        (PORT d[9] (9679:9679:9679) (9477:9477:9477))
        (PORT d[10] (6209:6209:6209) (6207:6207:6207))
        (PORT d[11] (4551:4551:4551) (4697:4697:4697))
        (PORT d[12] (7669:7669:7669) (7759:7759:7759))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2345:2345:2345))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4471:4471:4471))
        (PORT d[1] (3912:3912:3912) (3910:3910:3910))
        (PORT d[2] (3968:3968:3968) (3905:3905:3905))
        (PORT d[3] (2171:2171:2171) (2235:2235:2235))
        (PORT d[4] (5508:5508:5508) (5654:5654:5654))
        (PORT d[5] (3172:3172:3172) (3273:3273:3273))
        (PORT d[6] (4424:4424:4424) (4716:4716:4716))
        (PORT d[7] (2342:2342:2342) (2352:2352:2352))
        (PORT d[8] (3689:3689:3689) (3756:3756:3756))
        (PORT d[9] (3230:3230:3230) (3176:3176:3176))
        (PORT d[10] (3556:3556:3556) (3777:3777:3777))
        (PORT d[11] (3624:3624:3624) (3567:3567:3567))
        (PORT d[12] (3465:3465:3465) (3616:3616:3616))
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (PORT stall (2649:2649:2649) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (6408:6408:6408))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10445:10445:10445) (10283:10283:10283))
        (PORT d[1] (7024:7024:7024) (7355:7355:7355))
        (PORT d[2] (3681:3681:3681) (3819:3819:3819))
        (PORT d[3] (5849:5849:5849) (6071:6071:6071))
        (PORT d[4] (4540:4540:4540) (4754:4754:4754))
        (PORT d[5] (8505:8505:8505) (8616:8616:8616))
        (PORT d[6] (7983:7983:7983) (8115:8115:8115))
        (PORT d[7] (3939:3939:3939) (4105:4105:4105))
        (PORT d[8] (9533:9533:9533) (9696:9696:9696))
        (PORT d[9] (6912:6912:6912) (7184:7184:7184))
        (PORT d[10] (6932:6932:6932) (7137:7137:7137))
        (PORT d[11] (6609:6609:6609) (6776:6776:6776))
        (PORT d[12] (8407:8407:8407) (8537:8537:8537))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2711:2711:2711))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3802:3802:3802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (5398:5398:5398))
        (PORT d[1] (6858:6858:6858) (6981:6981:6981))
        (PORT d[2] (9907:9907:9907) (9727:9727:9727))
        (PORT d[3] (3428:3428:3428) (3557:3557:3557))
        (PORT d[4] (3770:3770:3770) (3859:3859:3859))
        (PORT d[5] (4406:4406:4406) (4517:4517:4517))
        (PORT d[6] (6095:6095:6095) (6382:6382:6382))
        (PORT d[7] (3805:3805:3805) (4014:4014:4014))
        (PORT d[8] (3196:3196:3196) (3385:3385:3385))
        (PORT d[9] (3675:3675:3675) (3802:3802:3802))
        (PORT d[10] (3974:3974:3974) (4247:4247:4247))
        (PORT d[11] (3262:3262:3262) (3315:3315:3315))
        (PORT d[12] (3343:3343:3343) (3473:3473:3473))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT stall (3395:3395:3395) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1835:1835:1835))
        (PORT datab (1890:1890:1890) (1836:1836:1836))
        (PORT datac (2299:2299:2299) (2339:2339:2339))
        (PORT datad (1448:1448:1448) (1511:1511:1511))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (5639:5639:5639))
        (PORT clk (2564:2564:2564) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3421:3421:3421))
        (PORT d[1] (3904:3904:3904) (4094:4094:4094))
        (PORT d[2] (4212:4212:4212) (4285:4285:4285))
        (PORT d[3] (2504:2504:2504) (2573:2573:2573))
        (PORT d[4] (3454:3454:3454) (3598:3598:3598))
        (PORT d[5] (2215:2215:2215) (2231:2231:2231))
        (PORT d[6] (2116:2116:2116) (2124:2124:2124))
        (PORT d[7] (2129:2129:2129) (2137:2137:2137))
        (PORT d[8] (2255:2255:2255) (2263:2263:2263))
        (PORT d[9] (2079:2079:2079) (2074:2074:2074))
        (PORT d[10] (1887:1887:1887) (1913:1913:1913))
        (PORT d[11] (1889:1889:1889) (1904:1904:1904))
        (PORT d[12] (1944:1944:1944) (1966:1966:1966))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1863:1863:1863))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1857:1857:1857))
        (PORT d[1] (1525:1525:1525) (1529:1529:1529))
        (PORT d[2] (3301:3301:3301) (3227:3227:3227))
        (PORT d[3] (3087:3087:3087) (3216:3216:3216))
        (PORT d[4] (1514:1514:1514) (1511:1511:1511))
        (PORT d[5] (4169:4169:4169) (4278:4278:4278))
        (PORT d[6] (1566:1566:1566) (1563:1563:1563))
        (PORT d[7] (3570:3570:3570) (3649:3649:3649))
        (PORT d[8] (2654:2654:2654) (2696:2696:2696))
        (PORT d[9] (1746:1746:1746) (1725:1725:1725))
        (PORT d[10] (2976:2976:2976) (3100:3100:3100))
        (PORT d[11] (3280:3280:3280) (3208:3208:3208))
        (PORT d[12] (1733:1733:1733) (1710:1710:1710))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
        (PORT stall (2059:2059:2059) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (6151:6151:6151))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8451:8451:8451) (8401:8401:8401))
        (PORT d[1] (2757:2757:2757) (2940:2940:2940))
        (PORT d[2] (4172:4172:4172) (4329:4329:4329))
        (PORT d[3] (6148:6148:6148) (6327:6327:6327))
        (PORT d[4] (3823:3823:3823) (4022:4022:4022))
        (PORT d[5] (7818:7818:7818) (7917:7917:7917))
        (PORT d[6] (8022:8022:8022) (8228:8228:8228))
        (PORT d[7] (2781:2781:2781) (2908:2908:2908))
        (PORT d[8] (11209:11209:11209) (11345:11345:11345))
        (PORT d[9] (11598:11598:11598) (11383:11383:11383))
        (PORT d[10] (7611:7611:7611) (7728:7728:7728))
        (PORT d[11] (2762:2762:2762) (2893:2893:2893))
        (PORT d[12] (8837:8837:8837) (8925:8925:8925))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2493:2493:2493))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2273:2273:2273))
        (PORT d[1] (4684:4684:4684) (4733:4733:4733))
        (PORT d[2] (8384:8384:8384) (8294:8294:8294))
        (PORT d[3] (3287:3287:3287) (3387:3387:3387))
        (PORT d[4] (2968:2968:2968) (2988:2988:2988))
        (PORT d[5] (4184:4184:4184) (4267:4267:4267))
        (PORT d[6] (4102:4102:4102) (4402:4402:4402))
        (PORT d[7] (3402:3402:3402) (3572:3572:3572))
        (PORT d[8] (2784:2784:2784) (2938:2938:2938))
        (PORT d[9] (3964:3964:3964) (4082:4082:4082))
        (PORT d[10] (4598:4598:4598) (4904:4904:4904))
        (PORT d[11] (2852:2852:2852) (2873:2873:2873))
        (PORT d[12] (4265:4265:4265) (4416:4416:4416))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT stall (2735:2735:2735) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (978:978:978))
        (PORT datab (2027:2027:2027) (2031:2031:2031))
        (PORT datac (1462:1462:1462) (1527:1527:1527))
        (PORT datad (1815:1815:1815) (1866:1866:1866))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (6006:6006:6006))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9657:9657:9657) (9325:9325:9325))
        (PORT d[1] (4733:4733:4733) (5015:5015:5015))
        (PORT d[2] (4126:4126:4126) (4316:4316:4316))
        (PORT d[3] (5389:5389:5389) (5596:5596:5596))
        (PORT d[4] (4085:4085:4085) (4327:4327:4327))
        (PORT d[5] (7053:7053:7053) (7164:7164:7164))
        (PORT d[6] (7223:7223:7223) (7216:7216:7216))
        (PORT d[7] (5432:5432:5432) (5699:5699:5699))
        (PORT d[8] (9045:9045:9045) (9207:9207:9207))
        (PORT d[9] (8172:8172:8172) (7918:7918:7918))
        (PORT d[10] (5100:5100:5100) (5411:5411:5411))
        (PORT d[11] (3754:3754:3754) (3926:3926:3926))
        (PORT d[12] (6905:6905:6905) (7017:7017:7017))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3031:3031:3031))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3664:3664:3664))
        (PORT d[1] (6132:6132:6132) (6287:6287:6287))
        (PORT d[2] (7505:7505:7505) (7515:7515:7515))
        (PORT d[3] (3887:3887:3887) (4126:4126:4126))
        (PORT d[4] (8034:8034:8034) (7994:7994:7994))
        (PORT d[5] (6950:6950:6950) (7030:7030:7030))
        (PORT d[6] (3279:3279:3279) (3403:3403:3403))
        (PORT d[7] (3004:3004:3004) (3130:3130:3130))
        (PORT d[8] (2767:2767:2767) (2907:2907:2907))
        (PORT d[9] (6586:6586:6586) (6532:6532:6532))
        (PORT d[10] (3193:3193:3193) (3407:3407:3407))
        (PORT d[11] (7716:7716:7716) (7575:7575:7575))
        (PORT d[12] (5070:5070:5070) (5229:5229:5229))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT stall (4274:4274:4274) (4058:4058:4058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5915:5915:5915) (6325:6325:6325))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6455:6455:6455) (6518:6518:6518))
        (PORT d[1] (5947:5947:5947) (6306:6306:6306))
        (PORT d[2] (6033:6033:6033) (6320:6320:6320))
        (PORT d[3] (4920:4920:4920) (5180:5180:5180))
        (PORT d[4] (3836:3836:3836) (4009:4009:4009))
        (PORT d[5] (9866:9866:9866) (10050:10050:10050))
        (PORT d[6] (11622:11622:11622) (12048:12048:12048))
        (PORT d[7] (5096:5096:5096) (5419:5419:5419))
        (PORT d[8] (6415:6415:6415) (6414:6414:6414))
        (PORT d[9] (7527:7527:7527) (7550:7550:7550))
        (PORT d[10] (3877:3877:3877) (4064:4064:4064))
        (PORT d[11] (5380:5380:5380) (5685:5685:5685))
        (PORT d[12] (5787:5787:5787) (5872:5872:5872))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3373:3373:3373))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4404:4404:4404))
        (PORT d[1] (6909:6909:6909) (7058:7058:7058))
        (PORT d[2] (4426:4426:4426) (4542:4542:4542))
        (PORT d[3] (5750:5750:5750) (6060:6060:6060))
        (PORT d[4] (5477:5477:5477) (5746:5746:5746))
        (PORT d[5] (6248:6248:6248) (6381:6381:6381))
        (PORT d[6] (3050:3050:3050) (3173:3173:3173))
        (PORT d[7] (4208:4208:4208) (4448:4448:4448))
        (PORT d[8] (4625:4625:4625) (4859:4859:4859))
        (PORT d[9] (6097:6097:6097) (6281:6281:6281))
        (PORT d[10] (2622:2622:2622) (2754:2754:2754))
        (PORT d[11] (5925:5925:5925) (5875:5875:5875))
        (PORT d[12] (5562:5562:5562) (5819:5819:5819))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT stall (3270:3270:3270) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2288:2288:2288))
        (PORT datab (1867:1867:1867) (1915:1915:1915))
        (PORT datac (1460:1460:1460) (1525:1525:1525))
        (PORT datad (2876:2876:2876) (2951:2951:2951))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1514:1514:1514))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1446:1446:1446) (1482:1482:1482))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6128:6128:6128) (6588:6588:6588))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2786:2786:2786))
        (PORT d[1] (3190:3190:3190) (3384:3384:3384))
        (PORT d[2] (3876:3876:3876) (3949:3949:3949))
        (PORT d[3] (2838:2838:2838) (2916:2916:2916))
        (PORT d[4] (3126:3126:3126) (3256:3256:3256))
        (PORT d[5] (2188:2188:2188) (2207:2207:2207))
        (PORT d[6] (4658:4658:4658) (4624:4624:4624))
        (PORT d[7] (2585:2585:2585) (2642:2642:2642))
        (PORT d[8] (3936:3936:3936) (3864:3864:3864))
        (PORT d[9] (9773:9773:9773) (9610:9610:9610))
        (PORT d[10] (2277:2277:2277) (2312:2312:2312))
        (PORT d[11] (2265:2265:2265) (2317:2317:2317))
        (PORT d[12] (2235:2235:2235) (2242:2242:2242))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1943:1943:1943))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3796:3796:3796))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1898:1898:1898))
        (PORT d[1] (6185:6185:6185) (6288:6288:6288))
        (PORT d[2] (2696:2696:2696) (2614:2614:2614))
        (PORT d[3] (2990:2990:2990) (3096:3096:3096))
        (PORT d[4] (2235:2235:2235) (2229:2229:2229))
        (PORT d[5] (3837:3837:3837) (3973:3973:3973))
        (PORT d[6] (3240:3240:3240) (3164:3164:3164))
        (PORT d[7] (2919:2919:2919) (3010:3010:3010))
        (PORT d[8] (2921:2921:2921) (2934:2934:2934))
        (PORT d[9] (2954:2954:2954) (2882:2882:2882))
        (PORT d[10] (2968:2968:2968) (3089:3089:3089))
        (PORT d[11] (2912:2912:2912) (2845:2845:2845))
        (PORT d[12] (4083:4083:4083) (4243:4243:4243))
        (PORT clk (2546:2546:2546) (2576:2576:2576))
        (PORT stall (3515:3515:3515) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5590:5590:5590) (5967:5967:5967))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7345:7345:7345) (7211:7211:7211))
        (PORT d[1] (5532:5532:5532) (5766:5766:5766))
        (PORT d[2] (3744:3744:3744) (3921:3921:3921))
        (PORT d[3] (3695:3695:3695) (3857:3857:3857))
        (PORT d[4] (4336:4336:4336) (4515:4515:4515))
        (PORT d[5] (6360:6360:6360) (6419:6419:6419))
        (PORT d[6] (6286:6286:6286) (6288:6288:6288))
        (PORT d[7] (4809:4809:4809) (5050:5050:5050))
        (PORT d[8] (6841:6841:6841) (6701:6701:6701))
        (PORT d[9] (5290:5290:5290) (5200:5200:5200))
        (PORT d[10] (5341:5341:5341) (5397:5397:5397))
        (PORT d[11] (3421:3421:3421) (3551:3551:3551))
        (PORT d[12] (6322:6322:6322) (6413:6413:6413))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2835:2835:2835))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2886:2886:2886))
        (PORT d[1] (5098:5098:5098) (5235:5235:5235))
        (PORT d[2] (5710:5710:5710) (5680:5680:5680))
        (PORT d[3] (5836:5836:5836) (6155:6155:6155))
        (PORT d[4] (5754:5754:5754) (5661:5661:5661))
        (PORT d[5] (4919:4919:4919) (5047:5047:5047))
        (PORT d[6] (3221:3221:3221) (3411:3411:3411))
        (PORT d[7] (2676:2676:2676) (2778:2778:2778))
        (PORT d[8] (3498:3498:3498) (3626:3626:3626))
        (PORT d[9] (3474:3474:3474) (3529:3529:3529))
        (PORT d[10] (2583:2583:2583) (2700:2700:2700))
        (PORT d[11] (6384:6384:6384) (6231:6231:6231))
        (PORT d[12] (3663:3663:3663) (3788:3788:3788))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT stall (4155:4155:4155) (3978:3978:3978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1648:1648:1648))
        (PORT datab (1865:1865:1865) (1913:1913:1913))
        (PORT datac (1461:1461:1461) (1526:1526:1526))
        (PORT datad (1827:1827:1827) (1870:1870:1870))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6099:6099:6099) (6585:6585:6585))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7717:7717:7717) (7663:7663:7663))
        (PORT d[1] (6218:6218:6218) (6488:6488:6488))
        (PORT d[2] (3434:3434:3434) (3569:3569:3569))
        (PORT d[3] (5456:5456:5456) (5633:5633:5633))
        (PORT d[4] (3428:3428:3428) (3611:3611:3611))
        (PORT d[5] (7104:7104:7104) (7200:7200:7200))
        (PORT d[6] (7474:7474:7474) (7548:7548:7548))
        (PORT d[7] (3134:3134:3134) (3254:3254:3254))
        (PORT d[8] (10450:10450:10450) (10592:10592:10592))
        (PORT d[9] (10801:10801:10801) (10600:10600:10600))
        (PORT d[10] (6917:6917:6917) (7040:7040:7040))
        (PORT d[11] (5865:5865:5865) (5986:5986:5986))
        (PORT d[12] (7794:7794:7794) (7887:7887:7887))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2909:2909:2909))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4777:4777:4777))
        (PORT d[1] (5830:5830:5830) (5924:5924:5924))
        (PORT d[2] (7599:7599:7599) (7510:7510:7510))
        (PORT d[3] (4269:4269:4269) (4472:4472:4472))
        (PORT d[4] (4244:4244:4244) (4384:4384:4384))
        (PORT d[5] (4607:4607:4607) (4766:4766:4766))
        (PORT d[6] (6764:6764:6764) (6733:6733:6733))
        (PORT d[7] (3091:3091:3091) (3266:3266:3266))
        (PORT d[8] (3097:3097:3097) (3200:3200:3200))
        (PORT d[9] (3355:3355:3355) (3496:3496:3496))
        (PORT d[10] (5469:5469:5469) (5688:5688:5688))
        (PORT d[11] (3137:3137:3137) (3196:3196:3196))
        (PORT d[12] (3468:3468:3468) (3623:3623:3623))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT stall (2352:2352:2352) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (6107:6107:6107))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4660:4660:4660))
        (PORT d[1] (3761:3761:3761) (4025:4025:4025))
        (PORT d[2] (4387:4387:4387) (4581:4581:4581))
        (PORT d[3] (4044:4044:4044) (4284:4284:4284))
        (PORT d[4] (3435:3435:3435) (3634:3634:3634))
        (PORT d[5] (3803:3803:3803) (3809:3809:3809))
        (PORT d[6] (5015:5015:5015) (4978:4978:4978))
        (PORT d[7] (3296:3296:3296) (3510:3510:3510))
        (PORT d[8] (6155:6155:6155) (6066:6066:6066))
        (PORT d[9] (7619:7619:7619) (7465:7465:7465))
        (PORT d[10] (4799:4799:4799) (4789:4789:4789))
        (PORT d[11] (2747:2747:2747) (2851:2851:2851))
        (PORT d[12] (4588:4588:4588) (4629:4629:4629))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2151:2151:2151))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2246:2246:2246))
        (PORT d[1] (4919:4919:4919) (5009:5009:5009))
        (PORT d[2] (4599:4599:4599) (4504:4504:4504))
        (PORT d[3] (2778:2778:2778) (2960:2960:2960))
        (PORT d[4] (4303:4303:4303) (4284:4284:4284))
        (PORT d[5] (4730:4730:4730) (4975:4975:4975))
        (PORT d[6] (3279:3279:3279) (3496:3496:3496))
        (PORT d[7] (3465:3465:3465) (3480:3480:3480))
        (PORT d[8] (2586:2586:2586) (2642:2642:2642))
        (PORT d[9] (4890:4890:4890) (4794:4794:4794))
        (PORT d[10] (3395:3395:3395) (3551:3551:3551))
        (PORT d[11] (5116:5116:5116) (4995:4995:4995))
        (PORT d[12] (4224:4224:4224) (4332:4332:4332))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT stall (4142:4142:4142) (4038:4038:4038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2288:2288:2288))
        (PORT datab (1869:1869:1869) (1918:1918:1918))
        (PORT datac (1459:1459:1459) (1524:1524:1524))
        (PORT datad (2689:2689:2689) (2689:2689:2689))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1490:1490:1490))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1514:1514:1514))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (943:943:943) (939:939:939))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5858:5858:5858) (6355:6355:6355))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8058:8058:8058) (8001:8001:8001))
        (PORT d[1] (6560:6560:6560) (6823:6823:6823))
        (PORT d[2] (3417:3417:3417) (3576:3576:3576))
        (PORT d[3] (5461:5461:5461) (5645:5645:5645))
        (PORT d[4] (3444:3444:3444) (3628:3628:3628))
        (PORT d[5] (7104:7104:7104) (7201:7201:7201))
        (PORT d[6] (7469:7469:7469) (7540:7540:7540))
        (PORT d[7] (3180:3180:3180) (3304:3304:3304))
        (PORT d[8] (10783:10783:10783) (10921:10921:10921))
        (PORT d[9] (10865:10865:10865) (10661:10661:10661))
        (PORT d[10] (7476:7476:7476) (7570:7570:7570))
        (PORT d[11] (6219:6219:6219) (6337:6337:6337))
        (PORT d[12] (7731:7731:7731) (7825:7825:7825))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2758:2758:2758))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4703:4703:4703) (4811:4811:4811))
        (PORT d[1] (3988:3988:3988) (4042:4042:4042))
        (PORT d[2] (7604:7604:7604) (7519:7519:7519))
        (PORT d[3] (2308:2308:2308) (2419:2419:2419))
        (PORT d[4] (4218:4218:4218) (4356:4356:4356))
        (PORT d[5] (4645:4645:4645) (4807:4807:4807))
        (PORT d[6] (6776:6776:6776) (6747:6747:6747))
        (PORT d[7] (3091:3091:3091) (3267:3267:3267))
        (PORT d[8] (3094:3094:3094) (3201:3201:3201))
        (PORT d[9] (3347:3347:3347) (3488:3488:3488))
        (PORT d[10] (5501:5501:5501) (5725:5725:5725))
        (PORT d[11] (3129:3129:3129) (3186:3186:3186))
        (PORT d[12] (3484:3484:3484) (3641:3641:3641))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
        (PORT stall (3418:3418:3418) (3352:3352:3352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6079:6079:6079) (6557:6557:6557))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (5771:5771:5771))
        (PORT d[1] (4453:4453:4453) (4763:4763:4763))
        (PORT d[2] (3478:3478:3478) (3660:3660:3660))
        (PORT d[3] (4407:4407:4407) (4571:4571:4571))
        (PORT d[4] (4156:4156:4156) (4386:4386:4386))
        (PORT d[5] (6344:6344:6344) (6268:6268:6268))
        (PORT d[6] (7567:7567:7567) (7617:7617:7617))
        (PORT d[7] (3243:3243:3243) (3446:3446:3446))
        (PORT d[8] (8610:8610:8610) (8761:8761:8761))
        (PORT d[9] (8489:8489:8489) (8312:8312:8312))
        (PORT d[10] (5183:5183:5183) (5165:5165:5165))
        (PORT d[11] (4039:4039:4039) (4161:4161:4161))
        (PORT d[12] (5667:5667:5667) (5777:5777:5777))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3150:3150:3150))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3087:3087:3087))
        (PORT d[1] (4429:4429:4429) (4531:4531:4531))
        (PORT d[2] (5356:5356:5356) (5277:5277:5277))
        (PORT d[3] (3554:3554:3554) (3761:3761:3761))
        (PORT d[4] (4113:4113:4113) (4248:4248:4248))
        (PORT d[5] (6317:6317:6317) (6233:6233:6233))
        (PORT d[6] (4701:4701:4701) (4690:4690:4690))
        (PORT d[7] (3345:3345:3345) (3486:3486:3486))
        (PORT d[8] (2845:2845:2845) (2994:2994:2994))
        (PORT d[9] (4794:4794:4794) (4791:4791:4791))
        (PORT d[10] (3553:3553:3553) (3799:3799:3799))
        (PORT d[11] (5028:5028:5028) (5162:5162:5162))
        (PORT d[12] (3882:3882:3882) (4015:4015:4015))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT stall (3097:3097:3097) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1530:1530:1530))
        (PORT datab (2194:2194:2194) (2235:2235:2235))
        (PORT datac (3134:3134:3134) (3174:3174:3174))
        (PORT datad (2159:2159:2159) (2205:2205:2205))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5392:5392:5392) (5817:5817:5817))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1915:1915:1915))
        (PORT d[1] (3668:3668:3668) (3929:3929:3929))
        (PORT d[2] (1503:1503:1503) (1533:1533:1533))
        (PORT d[3] (1801:1801:1801) (1811:1811:1811))
        (PORT d[4] (1652:1652:1652) (1686:1686:1686))
        (PORT d[5] (3156:3156:3156) (3140:3140:3140))
        (PORT d[6] (2107:2107:2107) (2116:2116:2116))
        (PORT d[7] (2179:2179:2179) (2192:2192:2192))
        (PORT d[8] (3016:3016:3016) (2969:2969:2969))
        (PORT d[9] (3187:3187:3187) (3178:3178:3178))
        (PORT d[10] (4183:4183:4183) (4289:4289:4289))
        (PORT d[11] (1865:1865:1865) (1867:1867:1867))
        (PORT d[12] (3823:3823:3823) (3810:3810:3810))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2219:2219:2219))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3817:3817:3817))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4216:4216:4216))
        (PORT d[1] (4909:4909:4909) (4944:4944:4944))
        (PORT d[2] (3438:3438:3438) (3408:3408:3408))
        (PORT d[3] (1785:1785:1785) (1765:1765:1765))
        (PORT d[4] (4940:4940:4940) (5073:5073:5073))
        (PORT d[5] (3063:3063:3063) (3009:3009:3009))
        (PORT d[6] (1552:1552:1552) (1554:1554:1554))
        (PORT d[7] (1526:1526:1526) (1520:1520:1520))
        (PORT d[8] (2551:2551:2551) (2530:2530:2530))
        (PORT d[9] (3500:3500:3500) (3562:3562:3562))
        (PORT d[10] (2738:2738:2738) (2876:2876:2876))
        (PORT d[11] (1485:1485:1485) (1480:1480:1480))
        (PORT d[12] (1481:1481:1481) (1478:1478:1478))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT stall (2172:2172:2172) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5266:5266:5266) (5659:5659:5659))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11371:11371:11371) (11011:11011:11011))
        (PORT d[1] (4811:4811:4811) (5141:5141:5141))
        (PORT d[2] (5216:5216:5216) (5398:5398:5398))
        (PORT d[3] (6854:6854:6854) (7046:7046:7046))
        (PORT d[4] (4857:4857:4857) (5108:5108:5108))
        (PORT d[5] (7476:7476:7476) (7630:7630:7630))
        (PORT d[6] (8583:8583:8583) (8570:8570:8570))
        (PORT d[7] (6854:6854:6854) (7117:7117:7117))
        (PORT d[8] (10506:10506:10506) (10669:10669:10669))
        (PORT d[9] (10185:10185:10185) (9902:9902:9902))
        (PORT d[10] (4454:4454:4454) (4746:4746:4746))
        (PORT d[11] (5132:5132:5132) (5297:5297:5297))
        (PORT d[12] (7957:7957:7957) (8068:8068:8068))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2871:2871:2871))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4727:4727:4727))
        (PORT d[1] (7173:7173:7173) (7334:7334:7334))
        (PORT d[2] (8534:8534:8534) (8546:8546:8546))
        (PORT d[3] (3821:3821:3821) (3999:3999:3999))
        (PORT d[4] (7654:7654:7654) (7588:7588:7588))
        (PORT d[5] (8327:8327:8327) (8403:8403:8403))
        (PORT d[6] (3153:3153:3153) (3352:3352:3352))
        (PORT d[7] (3040:3040:3040) (3212:3212:3212))
        (PORT d[8] (3756:3756:3756) (3884:3884:3884))
        (PORT d[9] (4643:4643:4643) (4725:4725:4725))
        (PORT d[10] (3533:3533:3533) (3750:3750:3750))
        (PORT d[11] (8747:8747:8747) (8591:8591:8591))
        (PORT d[12] (5433:5433:5433) (5603:5603:5603))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT stall (4364:4364:4364) (4229:4229:4229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1660:1660:1660))
        (PORT datab (2203:2203:2203) (2243:2243:2243))
        (PORT datac (4190:4190:4190) (4244:4244:4244))
        (PORT datad (1390:1390:1390) (1480:1480:1480))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (739:739:739))
        (PORT datab (1307:1307:1307) (1288:1288:1288))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4965:4965:4965))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4069:4069:4069))
        (PORT d[1] (4369:4369:4369) (4649:4649:4649))
        (PORT d[2] (5404:5404:5404) (5576:5576:5576))
        (PORT d[3] (2874:2874:2874) (3000:3000:3000))
        (PORT d[4] (4235:4235:4235) (4446:4446:4446))
        (PORT d[5] (5164:5164:5164) (5132:5132:5132))
        (PORT d[6] (8930:8930:8930) (9307:9307:9307))
        (PORT d[7] (4616:4616:4616) (4882:4882:4882))
        (PORT d[8] (2966:2966:2966) (3105:3105:3105))
        (PORT d[9] (4748:4748:4748) (4728:4728:4728))
        (PORT d[10] (2832:2832:2832) (2991:2991:2991))
        (PORT d[11] (3901:3901:3901) (4113:4113:4113))
        (PORT d[12] (4430:4430:4430) (4420:4420:4420))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2860:2860:2860))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4314:4314:4314))
        (PORT d[1] (5047:5047:5047) (5173:5173:5173))
        (PORT d[2] (2959:2959:2959) (3061:3061:3061))
        (PORT d[3] (4098:4098:4098) (4273:4273:4273))
        (PORT d[4] (4228:4228:4228) (4400:4400:4400))
        (PORT d[5] (3442:3442:3442) (3387:3387:3387))
        (PORT d[6] (3486:3486:3486) (3637:3637:3637))
        (PORT d[7] (4263:4263:4263) (4526:4526:4526))
        (PORT d[8] (4089:4089:4089) (4100:4100:4100))
        (PORT d[9] (4673:4673:4673) (4819:4819:4819))
        (PORT d[10] (4760:4760:4760) (4693:4693:4693))
        (PORT d[11] (3975:3975:3975) (3912:3912:3912))
        (PORT d[12] (4231:4231:4231) (4406:4406:4406))
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (PORT stall (3139:3139:3139) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5753:5753:5753) (6220:6220:6220))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5006:5006:5006))
        (PORT d[1] (3687:3687:3687) (3959:3959:3959))
        (PORT d[2] (5512:5512:5512) (5703:5703:5703))
        (PORT d[3] (4793:4793:4793) (5029:5029:5029))
        (PORT d[4] (4510:4510:4510) (4707:4707:4707))
        (PORT d[5] (3723:3723:3723) (3708:3708:3708))
        (PORT d[6] (5618:5618:5618) (5626:5626:5626))
        (PORT d[7] (4030:4030:4030) (4242:4242:4242))
        (PORT d[8] (6995:6995:6995) (6919:6919:6919))
        (PORT d[9] (9033:9033:9033) (8868:8868:8868))
        (PORT d[10] (3261:3261:3261) (3290:3290:3290))
        (PORT d[11] (2687:2687:2687) (2786:2786:2786))
        (PORT d[12] (3711:3711:3711) (3736:3736:3736))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3814:3814:3814))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1954:1954:1954))
        (PORT d[1] (5012:5012:5012) (5109:5109:5109))
        (PORT d[2] (3636:3636:3636) (3547:3547:3547))
        (PORT d[3] (3138:3138:3138) (3314:3314:3314))
        (PORT d[4] (3256:3256:3256) (3249:3249:3249))
        (PORT d[5] (4701:4701:4701) (4921:4921:4921))
        (PORT d[6] (4404:4404:4404) (4614:4614:4614))
        (PORT d[7] (2965:2965:2965) (3068:3068:3068))
        (PORT d[8] (3032:3032:3032) (3105:3105:3105))
        (PORT d[9] (4603:4603:4603) (4513:4513:4513))
        (PORT d[10] (3085:3085:3085) (3258:3258:3258))
        (PORT d[11] (3939:3939:3939) (3860:3860:3860))
        (PORT d[12] (3959:3959:3959) (4070:4070:4070))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT stall (4216:4216:4216) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2790:2790:2790) (2859:2859:2859))
        (PORT datab (1969:1969:1969) (2068:2068:2068))
        (PORT datac (1726:1726:1726) (1792:1792:1792))
        (PORT datad (2561:2561:2561) (2653:2653:2653))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6688:6688:6688) (7255:7255:7255))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7398:7398:7398) (7358:7358:7358))
        (PORT d[1] (3232:3232:3232) (3303:3303:3303))
        (PORT d[2] (3094:3094:3094) (3253:3253:3253))
        (PORT d[3] (4822:4822:4822) (5025:5025:5025))
        (PORT d[4] (5516:5516:5516) (5745:5745:5745))
        (PORT d[5] (8995:8995:8995) (9197:9197:9197))
        (PORT d[6] (9388:9388:9388) (9630:9630:9630))
        (PORT d[7] (3216:3216:3216) (3381:3381:3381))
        (PORT d[8] (3068:3068:3068) (3223:3223:3223))
        (PORT d[9] (6470:6470:6470) (6667:6667:6667))
        (PORT d[10] (5111:5111:5111) (5246:5246:5246))
        (PORT d[11] (3578:3578:3578) (3798:3798:3798))
        (PORT d[12] (8218:8218:8218) (8396:8396:8396))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2701:2701:2701))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2252:2252:2252))
        (PORT d[1] (4612:4612:4612) (4666:4666:4666))
        (PORT d[2] (5016:5016:5016) (5099:5099:5099))
        (PORT d[3] (3075:3075:3075) (3225:3225:3225))
        (PORT d[4] (2965:2965:2965) (2975:2975:2975))
        (PORT d[5] (3793:3793:3793) (3764:3764:3764))
        (PORT d[6] (3503:3503:3503) (3672:3672:3672))
        (PORT d[7] (3508:3508:3508) (3724:3724:3724))
        (PORT d[8] (3508:3508:3508) (3565:3565:3565))
        (PORT d[9] (2206:2206:2206) (2236:2236:2236))
        (PORT d[10] (2849:2849:2849) (3055:3055:3055))
        (PORT d[11] (4629:4629:4629) (4529:4529:4529))
        (PORT d[12] (4190:4190:4190) (4245:4245:4245))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (PORT stall (2781:2781:2781) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4913:4913:4913))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2571:2571:2571))
        (PORT d[1] (3636:3636:3636) (3900:3900:3900))
        (PORT d[2] (5845:5845:5845) (6173:6173:6173))
        (PORT d[3] (4880:4880:4880) (5056:5056:5056))
        (PORT d[4] (4514:4514:4514) (4685:4685:4685))
        (PORT d[5] (2828:2828:2828) (2811:2811:2811))
        (PORT d[6] (2509:2509:2509) (2535:2535:2535))
        (PORT d[7] (6453:6453:6453) (6761:6761:6761))
        (PORT d[8] (3307:3307:3307) (3258:3258:3258))
        (PORT d[9] (2577:2577:2577) (2622:2622:2622))
        (PORT d[10] (3503:3503:3503) (3621:3621:3621))
        (PORT d[11] (4364:4364:4364) (4581:4581:4581))
        (PORT d[12] (3153:3153:3153) (3149:3149:3149))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2711:2711:2711))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2640:2640:2640))
        (PORT d[1] (4268:4268:4268) (4308:4308:4308))
        (PORT d[2] (2047:2047:2047) (2058:2058:2058))
        (PORT d[3] (2492:2492:2492) (2469:2469:2469))
        (PORT d[4] (4157:4157:4157) (4297:4297:4297))
        (PORT d[5] (3651:3651:3651) (3578:3578:3578))
        (PORT d[6] (3022:3022:3022) (3132:3132:3132))
        (PORT d[7] (2255:2255:2255) (2245:2245:2245))
        (PORT d[8] (2103:2103:2103) (2084:2084:2084))
        (PORT d[9] (3545:3545:3545) (3614:3614:3614))
        (PORT d[10] (2958:2958:2958) (2885:2885:2885))
        (PORT d[11] (3137:3137:3137) (3113:3113:3113))
        (PORT d[12] (4087:4087:4087) (4258:4258:4258))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT stall (2872:2872:2872) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1842:1842:1842))
        (PORT datab (1967:1967:1967) (2066:2066:2066))
        (PORT datac (1758:1758:1758) (1714:1714:1714))
        (PORT datad (1651:1651:1651) (1632:1632:1632))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6301:6301:6301) (6824:6824:6824))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6853:6853:6853) (6868:6868:6868))
        (PORT d[1] (5310:5310:5310) (5495:5495:5495))
        (PORT d[2] (4056:4056:4056) (4194:4194:4194))
        (PORT d[3] (5777:5777:5777) (5957:5957:5957))
        (PORT d[4] (5423:5423:5423) (5695:5695:5695))
        (PORT d[5] (9345:9345:9345) (9579:9579:9579))
        (PORT d[6] (8438:8438:8438) (8679:8679:8679))
        (PORT d[7] (4336:4336:4336) (4575:4575:4575))
        (PORT d[8] (3349:3349:3349) (3490:3490:3490))
        (PORT d[9] (9093:9093:9093) (9265:9265:9265))
        (PORT d[10] (5099:5099:5099) (5307:5307:5307))
        (PORT d[11] (5644:5644:5644) (5875:5875:5875))
        (PORT d[12] (7888:7888:7888) (8050:8050:8050))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2818:2818:2818))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7362:7362:7362) (7405:7405:7405))
        (PORT d[1] (4727:4727:4727) (4814:4814:4814))
        (PORT d[2] (5540:5540:5540) (5693:5693:5693))
        (PORT d[3] (2581:2581:2581) (2696:2696:2696))
        (PORT d[4] (4032:4032:4032) (4100:4100:4100))
        (PORT d[5] (4494:4494:4494) (4556:4556:4556))
        (PORT d[6] (6083:6083:6083) (6331:6331:6331))
        (PORT d[7] (4260:4260:4260) (4502:4502:4502))
        (PORT d[8] (3587:3587:3587) (3817:3817:3817))
        (PORT d[9] (3186:3186:3186) (3245:3245:3245))
        (PORT d[10] (7360:7360:7360) (7358:7358:7358))
        (PORT d[11] (7187:7187:7187) (7270:7270:7270))
        (PORT d[12] (3696:3696:3696) (3819:3819:3819))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT stall (2763:2763:2763) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5775:5775:5775))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7156:7156:7156) (7184:7184:7184))
        (PORT d[1] (6360:6360:6360) (6714:6714:6714))
        (PORT d[2] (4150:4150:4150) (4382:4382:4382))
        (PORT d[3] (4830:4830:4830) (5072:5072:5072))
        (PORT d[4] (3156:3156:3156) (3224:3224:3224))
        (PORT d[5] (7614:7614:7614) (7488:7488:7488))
        (PORT d[6] (4303:4303:4303) (4385:4385:4385))
        (PORT d[7] (5125:5125:5125) (5407:5407:5407))
        (PORT d[8] (7467:7467:7467) (7399:7399:7399))
        (PORT d[9] (3224:3224:3224) (3162:3162:3162))
        (PORT d[10] (5198:5198:5198) (5326:5326:5326))
        (PORT d[11] (4619:4619:4619) (4824:4824:4824))
        (PORT d[12] (6470:6470:6470) (6526:6526:6526))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3081:3081:3081))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (3969:3969:3969))
        (PORT d[1] (5810:5810:5810) (5909:5909:5909))
        (PORT d[2] (5359:5359:5359) (5447:5447:5447))
        (PORT d[3] (4391:4391:4391) (4691:4691:4691))
        (PORT d[4] (4937:4937:4937) (5107:5107:5107))
        (PORT d[5] (6397:6397:6397) (6464:6464:6464))
        (PORT d[6] (2626:2626:2626) (2705:2705:2705))
        (PORT d[7] (4108:4108:4108) (4302:4302:4302))
        (PORT d[8] (4941:4941:4941) (5167:5167:5167))
        (PORT d[9] (2510:2510:2510) (2415:2415:2415))
        (PORT d[10] (3307:3307:3307) (3384:3384:3384))
        (PORT d[11] (5847:5847:5847) (5855:5855:5855))
        (PORT d[12] (2624:2624:2624) (2537:2537:2537))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT stall (3223:3223:3223) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1830:1830:1830))
        (PORT datab (1973:1973:1973) (2074:2074:2074))
        (PORT datac (2094:2094:2094) (2204:2204:2204))
        (PORT datad (1780:1780:1780) (1813:1813:1813))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6605:6605:6605) (7127:7127:7127))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6873:6873:6873) (6927:6927:6927))
        (PORT d[1] (5253:5253:5253) (5440:5440:5440))
        (PORT d[2] (5560:5560:5560) (5779:5779:5779))
        (PORT d[3] (6080:6080:6080) (6246:6246:6246))
        (PORT d[4] (5758:5758:5758) (6028:6028:6028))
        (PORT d[5] (9669:9669:9669) (9897:9897:9897))
        (PORT d[6] (8760:8760:8760) (8993:8993:8993))
        (PORT d[7] (4357:4357:4357) (4599:4599:4599))
        (PORT d[8] (9422:9422:9422) (9507:9507:9507))
        (PORT d[9] (9486:9486:9486) (9657:9657:9657))
        (PORT d[10] (5455:5455:5455) (5663:5663:5663))
        (PORT d[11] (5648:5648:5648) (5877:5877:5877))
        (PORT d[12] (7913:7913:7913) (8065:8065:8065))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3257:3257:3257))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3804:3804:3804))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7744:7744:7744) (7784:7784:7784))
        (PORT d[1] (4743:4743:4743) (4861:4861:4861))
        (PORT d[2] (5588:5588:5588) (5730:5730:5730))
        (PORT d[3] (2568:2568:2568) (2637:2637:2637))
        (PORT d[4] (4066:4066:4066) (4148:4148:4148))
        (PORT d[5] (4533:4533:4533) (4599:4599:4599))
        (PORT d[6] (5706:5706:5706) (5955:5955:5955))
        (PORT d[7] (5000:5000:5000) (5288:5288:5288))
        (PORT d[8] (3617:3617:3617) (3847:3847:3847))
        (PORT d[9] (2951:2951:2951) (3018:3018:3018))
        (PORT d[10] (7349:7349:7349) (7347:7347:7347))
        (PORT d[11] (8691:8691:8691) (8738:8738:8738))
        (PORT d[12] (3677:3677:3677) (3800:3800:3800))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT stall (2769:2769:2769) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4741:4741:4741))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (5072:5072:5072))
        (PORT d[1] (4466:4466:4466) (4801:4801:4801))
        (PORT d[2] (4291:4291:4291) (4576:4576:4576))
        (PORT d[3] (4135:4135:4135) (4360:4360:4360))
        (PORT d[4] (4117:4117:4117) (4266:4266:4266))
        (PORT d[5] (5879:5879:5879) (5762:5762:5762))
        (PORT d[6] (10034:10034:10034) (10506:10506:10506))
        (PORT d[7] (4779:4779:4779) (5104:5104:5104))
        (PORT d[8] (5867:5867:5867) (5725:5725:5725))
        (PORT d[9] (4508:4508:4508) (4555:4555:4555))
        (PORT d[10] (2774:2774:2774) (2920:2920:2920))
        (PORT d[11] (5497:5497:5497) (5812:5812:5812))
        (PORT d[12] (4637:4637:4637) (4706:4706:4706))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3300:3300:3300))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4413:4413:4413))
        (PORT d[1] (5078:5078:5078) (5199:5199:5199))
        (PORT d[2] (3214:3214:3214) (3277:3277:3277))
        (PORT d[3] (4801:4801:4801) (5168:5168:5168))
        (PORT d[4] (4644:4644:4644) (4861:4861:4861))
        (PORT d[5] (5973:5973:5973) (5799:5799:5799))
        (PORT d[6] (3267:3267:3267) (3337:3337:3337))
        (PORT d[7] (4482:4482:4482) (4743:4743:4743))
        (PORT d[8] (5232:5232:5232) (5177:5177:5177))
        (PORT d[9] (4663:4663:4663) (4817:4817:4817))
        (PORT d[10] (4914:4914:4914) (4905:4905:4905))
        (PORT d[11] (5665:5665:5665) (5501:5501:5501))
        (PORT d[12] (4255:4255:4255) (4470:4470:4470))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT stall (3275:3275:3275) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (1837:1837:1837))
        (PORT datab (1969:1969:1969) (2069:2069:2069))
        (PORT datac (2048:2048:2048) (2097:2097:2097))
        (PORT datad (2484:2484:2484) (2534:2534:2534))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1643:1643:1643))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2040:2040:2040) (2098:2098:2098))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1141:1141:1141) (1148:1148:1148))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5341:5341:5341) (5762:5762:5762))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6760:6760:6760) (6800:6800:6800))
        (PORT d[1] (6284:6284:6284) (6627:6627:6627))
        (PORT d[2] (4117:4117:4117) (4340:4340:4340))
        (PORT d[3] (4837:4837:4837) (5078:5078:5078))
        (PORT d[4] (3162:3162:3162) (3228:3228:3228))
        (PORT d[5] (7633:7633:7633) (7507:7507:7507))
        (PORT d[6] (4560:4560:4560) (4641:4641:4641))
        (PORT d[7] (4019:4019:4019) (4282:4282:4282))
        (PORT d[8] (7454:7454:7454) (7384:7384:7384))
        (PORT d[9] (2959:2959:2959) (2926:2926:2926))
        (PORT d[10] (4659:4659:4659) (4814:4814:4814))
        (PORT d[11] (4238:4238:4238) (4447:4447:4447))
        (PORT d[12] (6312:6312:6312) (6336:6336:6336))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2434:2434:2434))
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3790:3790:3790))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3930:3930:3930))
        (PORT d[1] (5447:5447:5447) (5531:5531:5531))
        (PORT d[2] (5016:5016:5016) (5108:5108:5108))
        (PORT d[3] (4394:4394:4394) (4680:4680:4680))
        (PORT d[4] (4934:4934:4934) (5099:5099:5099))
        (PORT d[5] (5784:5784:5784) (5863:5863:5863))
        (PORT d[6] (2600:2600:2600) (2675:2675:2675))
        (PORT d[7] (4088:4088:4088) (4280:4280:4280))
        (PORT d[8] (4609:4609:4609) (4845:4845:4845))
        (PORT d[9] (3915:3915:3915) (4022:4022:4022))
        (PORT d[10] (2945:2945:2945) (3028:3028:3028))
        (PORT d[11] (5485:5485:5485) (5501:5501:5501))
        (PORT d[12] (2658:2658:2658) (2573:2573:2573))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT stall (3201:3201:3201) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5970:5970:5970) (6381:6381:6381))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6813:6813:6813) (6876:6876:6876))
        (PORT d[1] (5986:5986:5986) (6349:6349:6349))
        (PORT d[2] (5933:5933:5933) (6211:6211:6211))
        (PORT d[3] (4947:4947:4947) (5208:5208:5208))
        (PORT d[4] (4106:4106:4106) (4270:4270:4270))
        (PORT d[5] (9867:9867:9867) (10051:10051:10051))
        (PORT d[6] (11454:11454:11454) (11911:11911:11911))
        (PORT d[7] (5168:5168:5168) (5500:5500:5500))
        (PORT d[8] (7056:7056:7056) (7042:7042:7042))
        (PORT d[9] (7534:7534:7534) (7557:7557:7557))
        (PORT d[10] (3985:3985:3985) (4232:4232:4232))
        (PORT d[11] (5347:5347:5347) (5653:5653:5653))
        (PORT d[12] (5787:5787:5787) (5873:5873:5873))
        (PORT clk (2488:2488:2488) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3318:3318:3318))
        (PORT clk (2488:2488:2488) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4815:4815:4815))
        (PORT d[1] (6943:6943:6943) (7094:7094:7094))
        (PORT d[2] (4427:4427:4427) (4543:4543:4543))
        (PORT d[3] (5724:5724:5724) (6034:6034:6034))
        (PORT d[4] (5461:5461:5461) (5727:5727:5727))
        (PORT d[5] (6182:6182:6182) (6278:6278:6278))
        (PORT d[6] (3065:3065:3065) (3183:3183:3183))
        (PORT d[7] (4453:4453:4453) (4678:4678:4678))
        (PORT d[8] (3895:3895:3895) (4132:4132:4132))
        (PORT d[9] (6131:6131:6131) (6317:6317:6317))
        (PORT d[10] (2966:2966:2966) (3138:3138:3138))
        (PORT d[11] (6569:6569:6569) (6518:6518:6518))
        (PORT d[12] (5287:5287:5287) (5555:5555:5555))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT stall (3228:3228:3228) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1780:1780:1780) (1842:1842:1842))
        (PORT datab (1966:1966:1966) (2065:2065:2065))
        (PORT datac (2015:2015:2015) (2026:2026:2026))
        (PORT datad (2255:2255:2255) (2357:2357:2357))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (5343:5343:5343))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6785:6785:6785) (6817:6817:6817))
        (PORT d[1] (5956:5956:5956) (6302:6302:6302))
        (PORT d[2] (4156:4156:4156) (4384:4384:4384))
        (PORT d[3] (4536:4536:4536) (4786:4786:4786))
        (PORT d[4] (2860:2860:2860) (2926:2926:2926))
        (PORT d[5] (7275:7275:7275) (7144:7144:7144))
        (PORT d[6] (3915:3915:3915) (3997:3997:3997))
        (PORT d[7] (4368:4368:4368) (4623:4623:4623))
        (PORT d[8] (7147:7147:7147) (7081:7081:7081))
        (PORT d[9] (2980:2980:2980) (2949:2949:2949))
        (PORT d[10] (4261:4261:4261) (4419:4419:4419))
        (PORT d[11] (4599:4599:4599) (4803:4803:4803))
        (PORT d[12] (5944:5944:5944) (5973:5973:5973))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2929:2929:2929))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3594:3594:3594))
        (PORT d[1] (5065:5065:5065) (5161:5161:5161))
        (PORT d[2] (4971:4971:4971) (5052:5052:5052))
        (PORT d[3] (4066:4066:4066) (4371:4371:4371))
        (PORT d[4] (4628:4628:4628) (4788:4788:4788))
        (PORT d[5] (6378:6378:6378) (6448:6448:6448))
        (PORT d[6] (2315:2315:2315) (2398:2398:2398))
        (PORT d[7] (3720:3720:3720) (3915:3915:3915))
        (PORT d[8] (4214:4214:4214) (4447:4447:4447))
        (PORT d[9] (4224:4224:4224) (4316:4316:4316))
        (PORT d[10] (2836:2836:2836) (2918:2918:2918))
        (PORT d[11] (5128:5128:5128) (5147:5147:5147))
        (PORT d[12] (3589:3589:3589) (3645:3645:3645))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT stall (2865:2865:2865) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4767:4767:4767))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3488:3488:3488))
        (PORT d[1] (4770:4770:4770) (5066:5066:5066))
        (PORT d[2] (5079:5079:5079) (5403:5403:5403))
        (PORT d[3] (4163:4163:4163) (4349:4349:4349))
        (PORT d[4] (3804:3804:3804) (3967:3967:3967))
        (PORT d[5] (4563:4563:4563) (4539:4539:4539))
        (PORT d[6] (2864:2864:2864) (2924:2924:2924))
        (PORT d[7] (5781:5781:5781) (6093:6093:6093))
        (PORT d[8] (4296:4296:4296) (4230:4230:4230))
        (PORT d[9] (3136:3136:3136) (3119:3119:3119))
        (PORT d[10] (3089:3089:3089) (3197:3197:3197))
        (PORT d[11] (3915:3915:3915) (4123:4123:4123))
        (PORT d[12] (3775:3775:3775) (3756:3756:3756))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2086:2086:2086))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3748:3748:3748) (3775:3775:3775))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4142:4142:4142))
        (PORT d[1] (4267:4267:4267) (4346:4346:4346))
        (PORT d[2] (2103:2103:2103) (2111:2111:2111))
        (PORT d[3] (4634:4634:4634) (4879:4879:4879))
        (PORT d[4] (4657:4657:4657) (4840:4840:4840))
        (PORT d[5] (2893:2893:2893) (2828:2828:2828))
        (PORT d[6] (2796:2796:2796) (2958:2958:2958))
        (PORT d[7] (4395:4395:4395) (4590:4590:4590))
        (PORT d[8] (3383:3383:3383) (3323:3323:3323))
        (PORT d[9] (3914:3914:3914) (4018:4018:4018))
        (PORT d[10] (2822:2822:2822) (3003:3003:3003))
        (PORT d[11] (2798:2798:2798) (2776:2776:2776))
        (PORT d[12] (5293:5293:5293) (5507:5507:5507))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT stall (2947:2947:2947) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1831:1831:1831))
        (PORT datab (1973:1973:1973) (2074:2074:2074))
        (PORT datac (2717:2717:2717) (2640:2640:2640))
        (PORT datad (2434:2434:2434) (2418:2418:2418))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1531:1531:1531) (1593:1593:1593))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (6673:6673:6673))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6952:6952:6952) (6891:6891:6891))
        (PORT d[1] (5818:5818:5818) (6116:6116:6116))
        (PORT d[2] (4127:4127:4127) (4296:4296:4296))
        (PORT d[3] (4742:4742:4742) (4915:4915:4915))
        (PORT d[4] (5188:5188:5188) (5413:5413:5413))
        (PORT d[5] (6384:6384:6384) (6478:6478:6478))
        (PORT d[6] (6385:6385:6385) (6478:6478:6478))
        (PORT d[7] (4279:4279:4279) (4474:4474:4474))
        (PORT d[8] (9352:9352:9352) (9502:9502:9502))
        (PORT d[9] (9840:9840:9840) (9656:9656:9656))
        (PORT d[10] (6215:6215:6215) (6339:6339:6339))
        (PORT d[11] (5129:5129:5129) (5249:5249:5249))
        (PORT d[12] (7051:7051:7051) (7145:7145:7145))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3457:3457:3457))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (4114:4114:4114))
        (PORT d[1] (5128:5128:5128) (5227:5227:5227))
        (PORT d[2] (6871:6871:6871) (6785:6785:6785))
        (PORT d[3] (3565:3565:3565) (3774:3774:3774))
        (PORT d[4] (3861:3861:3861) (3999:3999:3999))
        (PORT d[5] (3900:3900:3900) (4069:4069:4069))
        (PORT d[6] (5766:5766:5766) (5748:5748:5748))
        (PORT d[7] (3016:3016:3016) (3145:3145:3145))
        (PORT d[8] (2414:2414:2414) (2530:2530:2530))
        (PORT d[9] (4287:4287:4287) (4383:4383:4383))
        (PORT d[10] (4738:4738:4738) (4956:4956:4956))
        (PORT d[11] (3199:3199:3199) (3256:3256:3256))
        (PORT d[12] (3844:3844:3844) (3998:3998:3998))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT stall (3216:3216:3216) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5759:5759:5759))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8201:8201:8201) (8263:8263:8263))
        (PORT d[1] (5937:5937:5937) (6275:6275:6275))
        (PORT d[2] (6571:6571:6571) (6744:6744:6744))
        (PORT d[3] (6019:6019:6019) (6304:6304:6304))
        (PORT d[4] (5525:5525:5525) (5683:5683:5683))
        (PORT d[5] (7821:7821:7821) (8008:8008:8008))
        (PORT d[6] (7498:7498:7498) (7641:7641:7641))
        (PORT d[7] (4037:4037:4037) (4334:4334:4334))
        (PORT d[8] (9079:9079:9079) (9050:9050:9050))
        (PORT d[9] (6957:6957:6957) (7033:7033:7033))
        (PORT d[10] (4382:4382:4382) (4666:4666:4666))
        (PORT d[11] (6172:6172:6172) (6336:6336:6336))
        (PORT d[12] (8050:8050:8050) (8092:8092:8092))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2923:2923:2923))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3809:3809:3809))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6091:6091:6091) (6160:6160:6160))
        (PORT d[1] (5826:5826:5826) (5946:5946:5946))
        (PORT d[2] (6184:6184:6184) (6278:6278:6278))
        (PORT d[3] (3613:3613:3613) (3866:3866:3866))
        (PORT d[4] (5420:5420:5420) (5662:5662:5662))
        (PORT d[5] (7256:7256:7256) (7381:7381:7381))
        (PORT d[6] (3009:3009:3009) (3078:3078:3078))
        (PORT d[7] (4499:4499:4499) (4619:4619:4619))
        (PORT d[8] (3963:3963:3963) (4131:4131:4131))
        (PORT d[9] (4601:4601:4601) (4774:4774:4774))
        (PORT d[10] (2329:2329:2329) (2429:2429:2429))
        (PORT d[11] (7329:7329:7329) (7277:7277:7277))
        (PORT d[12] (4202:4202:4202) (4274:4274:4274))
        (PORT clk (2559:2559:2559) (2589:2589:2589))
        (PORT stall (3632:3632:3632) (3516:3516:3516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1531:1531:1531))
        (PORT datab (2496:2496:2496) (2614:2614:2614))
        (PORT datac (2681:2681:2681) (2726:2726:2726))
        (PORT datad (2157:2157:2157) (2202:2202:2202))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (5807:5807:5807))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3492:3492:3492))
        (PORT d[1] (4689:4689:4689) (4876:4876:4876))
        (PORT d[2] (4520:4520:4520) (4679:4679:4679))
        (PORT d[3] (5810:5810:5810) (5970:5970:5970))
        (PORT d[4] (3308:3308:3308) (3381:3381:3381))
        (PORT d[5] (9089:9089:9089) (9101:9101:9101))
        (PORT d[6] (6802:6802:6802) (6875:6875:6875))
        (PORT d[7] (4099:4099:4099) (4402:4402:4402))
        (PORT d[8] (3900:3900:3900) (3808:3808:3808))
        (PORT d[9] (2564:2564:2564) (2510:2510:2510))
        (PORT d[10] (5664:5664:5664) (5803:5803:5803))
        (PORT d[11] (4689:4689:4689) (4877:4877:4877))
        (PORT d[12] (2972:2972:2972) (2902:2902:2902))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2800:2800:2800))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3782:3782:3782) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5018:5018:5018) (5039:5039:5039))
        (PORT d[1] (4638:4638:4638) (4719:4719:4719))
        (PORT d[2] (6084:6084:6084) (6169:6169:6169))
        (PORT d[3] (4351:4351:4351) (4649:4649:4649))
        (PORT d[4] (3920:3920:3920) (3822:3822:3822))
        (PORT d[5] (5240:5240:5240) (5354:5354:5354))
        (PORT d[6] (1907:1907:1907) (1946:1946:1946))
        (PORT d[7] (3766:3766:3766) (3845:3845:3845))
        (PORT d[8] (2757:2757:2757) (2893:2893:2893))
        (PORT d[9] (3237:3237:3237) (3145:3145:3145))
        (PORT d[10] (1833:1833:1833) (1871:1871:1871))
        (PORT d[11] (4096:4096:4096) (3958:3958:3958))
        (PORT d[12] (2258:2258:2258) (2177:2177:2177))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (PORT stall (4103:4103:4103) (3969:3969:3969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5641:5641:5641))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8527:8527:8527) (8582:8582:8582))
        (PORT d[1] (5189:5189:5189) (5509:5509:5509))
        (PORT d[2] (5995:5995:5995) (6178:6178:6178))
        (PORT d[3] (7502:7502:7502) (7704:7704:7704))
        (PORT d[4] (5613:5613:5613) (5854:5854:5854))
        (PORT d[5] (7488:7488:7488) (7652:7652:7652))
        (PORT d[6] (9292:9292:9292) (9280:9280:9280))
        (PORT d[7] (7551:7551:7551) (7809:7809:7809))
        (PORT d[8] (9426:9426:9426) (9396:9396:9396))
        (PORT d[9] (7367:7367:7367) (7448:7448:7448))
        (PORT d[10] (4424:4424:4424) (4716:4716:4716))
        (PORT d[11] (6188:6188:6188) (6349:6349:6349))
        (PORT d[12] (8709:8709:8709) (8813:8813:8813))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2186:2186:2186))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5623:5623:5623) (5801:5801:5801))
        (PORT d[1] (7886:7886:7886) (8045:8045:8045))
        (PORT d[2] (9224:9224:9224) (9227:9227:9227))
        (PORT d[3] (3579:3579:3579) (3837:3837:3837))
        (PORT d[4] (8158:8158:8158) (8110:8110:8110))
        (PORT d[5] (6565:6565:6565) (6698:6698:6698))
        (PORT d[6] (2659:2659:2659) (2729:2729:2729))
        (PORT d[7] (4189:4189:4189) (4320:4320:4320))
        (PORT d[8] (3566:3566:3566) (3739:3739:3739))
        (PORT d[9] (4652:4652:4652) (4826:4826:4826))
        (PORT d[10] (2303:2303:2303) (2406:2406:2406))
        (PORT d[11] (7524:7524:7524) (7438:7438:7438))
        (PORT d[12] (6138:6138:6138) (6297:6297:6297))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT stall (3729:3729:3729) (3598:3598:3598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1529:1529:1529))
        (PORT datab (1945:1945:1945) (1995:1995:1995))
        (PORT datac (2281:2281:2281) (2334:2334:2334))
        (PORT datad (2160:2160:2160) (2206:2206:2206))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (1217:1217:1217) (1297:1297:1297))
        (PORT datac (1265:1265:1265) (1251:1251:1251))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5187:5187:5187) (5554:5554:5554))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4841:4841:4841) (4807:4807:4807))
        (PORT d[1] (3500:3500:3500) (3719:3719:3719))
        (PORT d[2] (4204:4204:4204) (4450:4450:4450))
        (PORT d[3] (4349:4349:4349) (4512:4512:4512))
        (PORT d[4] (3584:3584:3584) (3809:3809:3809))
        (PORT d[5] (7847:7847:7847) (8043:8043:8043))
        (PORT d[6] (9382:9382:9382) (9680:9680:9680))
        (PORT d[7] (3956:3956:3956) (4206:4206:4206))
        (PORT d[8] (7249:7249:7249) (7305:7305:7305))
        (PORT d[9] (6047:6047:6047) (6235:6235:6235))
        (PORT d[10] (2832:2832:2832) (3029:3029:3029))
        (PORT d[11] (4356:4356:4356) (4636:4636:4636))
        (PORT d[12] (5870:5870:5870) (6081:6081:6081))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3216:3216:3216))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5132:5132:5132))
        (PORT d[1] (4771:4771:4771) (4899:4899:4899))
        (PORT d[2] (2910:2910:2910) (3001:3001:3001))
        (PORT d[3] (3727:3727:3727) (3891:3891:3891))
        (PORT d[4] (4174:4174:4174) (4333:4333:4333))
        (PORT d[5] (4446:4446:4446) (4538:4538:4538))
        (PORT d[6] (3551:3551:3551) (3758:3758:3758))
        (PORT d[7] (5201:5201:5201) (5579:5579:5579))
        (PORT d[8] (4074:4074:4074) (4089:4089:4089))
        (PORT d[9] (4144:4144:4144) (4295:4295:4295))
        (PORT d[10] (5247:5247:5247) (5235:5235:5235))
        (PORT d[11] (7347:7347:7347) (7338:7338:7338))
        (PORT d[12] (3907:3907:3907) (4000:4000:4000))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT stall (4050:4050:4050) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5832:5832:5832) (6329:6329:6329))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7689:7689:7689) (7632:7632:7632))
        (PORT d[1] (6190:6190:6190) (6458:6458:6458))
        (PORT d[2] (3088:3088:3088) (3248:3248:3248))
        (PORT d[3] (5455:5455:5455) (5633:5633:5633))
        (PORT d[4] (3472:3472:3472) (3653:3653:3653))
        (PORT d[5] (7127:7127:7127) (7227:7227:7227))
        (PORT d[6] (7422:7422:7422) (7492:7492:7492))
        (PORT d[7] (2473:2473:2473) (2607:2607:2607))
        (PORT d[8] (10072:10072:10072) (10214:10214:10214))
        (PORT d[9] (10494:10494:10494) (10301:10301:10301))
        (PORT d[10] (6908:6908:6908) (7029:7029:7029))
        (PORT d[11] (5864:5864:5864) (5986:5986:5986))
        (PORT d[12] (7793:7793:7793) (7886:7886:7886))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2491:2491:2491))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4818:4818:4818))
        (PORT d[1] (5802:5802:5802) (5894:5894:5894))
        (PORT d[2] (7228:7228:7228) (7147:7147:7147))
        (PORT d[3] (4293:4293:4293) (4496:4496:4496))
        (PORT d[4] (4236:4236:4236) (4375:4375:4375))
        (PORT d[5] (4594:4594:4594) (4753:4753:4753))
        (PORT d[6] (6473:6473:6473) (6454:6454:6454))
        (PORT d[7] (3059:3059:3059) (3232:3232:3232))
        (PORT d[8] (3053:3053:3053) (3154:3154:3154))
        (PORT d[9] (3726:3726:3726) (3860:3860:3860))
        (PORT d[10] (4220:4220:4220) (4530:4530:4530))
        (PORT d[11] (3204:3204:3204) (3268:3268:3268))
        (PORT d[12] (3386:3386:3386) (3542:3542:3542))
        (PORT clk (2506:2506:2506) (2537:2537:2537))
        (PORT stall (3411:3411:3411) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2322:2322:2322))
        (PORT datab (2136:2136:2136) (2193:2193:2193))
        (PORT datac (1421:1421:1421) (1490:1490:1490))
        (PORT datad (1429:1429:1429) (1497:1497:1497))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5794:5794:5794) (6283:6283:6283))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6515:6515:6515) (6468:6468:6468))
        (PORT d[1] (5170:5170:5170) (5435:5435:5435))
        (PORT d[2] (5718:5718:5718) (5951:5951:5951))
        (PORT d[3] (4045:4045:4045) (4222:4222:4222))
        (PORT d[4] (2802:2802:2802) (2949:2949:2949))
        (PORT d[5] (3413:3413:3413) (3418:3418:3418))
        (PORT d[6] (6483:6483:6483) (6426:6426:6426))
        (PORT d[7] (4749:4749:4749) (4950:4950:4950))
        (PORT d[8] (7731:7731:7731) (7875:7875:7875))
        (PORT d[9] (9696:9696:9696) (9494:9494:9494))
        (PORT d[10] (6187:6187:6187) (6182:6182:6182))
        (PORT d[11] (4213:4213:4213) (4362:4362:4362))
        (PORT d[12] (7331:7331:7331) (7429:7429:7429))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2971:2971:2971))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4119:4119:4119))
        (PORT d[1] (4276:4276:4276) (4314:4314:4314))
        (PORT d[2] (3970:3970:3970) (3892:3892:3892))
        (PORT d[3] (2493:2493:2493) (2598:2598:2598))
        (PORT d[4] (4159:4159:4159) (4286:4286:4286))
        (PORT d[5] (2894:2894:2894) (2860:2860:2860))
        (PORT d[6] (3124:3124:3124) (3067:3067:3067))
        (PORT d[7] (3386:3386:3386) (3499:3499:3499))
        (PORT d[8] (3324:3324:3324) (3394:3394:3394))
        (PORT d[9] (2938:2938:2938) (2888:2888:2888))
        (PORT d[10] (3222:3222:3222) (3450:3450:3450))
        (PORT d[11] (3616:3616:3616) (3558:3558:3558))
        (PORT d[12] (3766:3766:3766) (3917:3917:3917))
        (PORT clk (2492:2492:2492) (2514:2514:2514))
        (PORT stall (3454:3454:3454) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6604:6604:6604) (7133:7133:7133))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6927:6927:6927) (6986:6986:6986))
        (PORT d[1] (5676:5676:5676) (5845:5845:5845))
        (PORT d[2] (4674:4674:4674) (4785:4785:4785))
        (PORT d[3] (6131:6131:6131) (6311:6311:6311))
        (PORT d[4] (5748:5748:5748) (6015:6015:6015))
        (PORT d[5] (10026:10026:10026) (10246:10246:10246))
        (PORT d[6] (7291:7291:7291) (7507:7507:7507))
        (PORT d[7] (4680:4680:4680) (4912:4912:4912))
        (PORT d[8] (3375:3375:3375) (3526:3526:3526))
        (PORT d[9] (9123:9123:9123) (9304:9304:9304))
        (PORT d[10] (5465:5465:5465) (5674:5674:5674))
        (PORT d[11] (6028:6028:6028) (6255:6255:6255))
        (PORT d[12] (7906:7906:7906) (8073:8073:8073))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2920:2920:2920))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3781:3781:3781) (3810:3810:3810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7699:7699:7699) (7737:7737:7737))
        (PORT d[1] (4763:4763:4763) (4882:4882:4882))
        (PORT d[2] (5907:5907:5907) (6064:6064:6064))
        (PORT d[3] (2942:2942:2942) (3020:3020:3020))
        (PORT d[4] (4362:4362:4362) (4437:4437:4437))
        (PORT d[5] (4834:4834:4834) (4892:4892:4892))
        (PORT d[6] (5720:5720:5720) (5970:5970:5970))
        (PORT d[7] (5040:5040:5040) (5331:5331:5331))
        (PORT d[8] (3669:3669:3669) (3905:3905:3905))
        (PORT d[9] (2595:2595:2595) (2675:2675:2675))
        (PORT d[10] (7707:7707:7707) (7700:7700:7700))
        (PORT d[11] (7513:7513:7513) (7590:7590:7590))
        (PORT d[12] (4036:4036:4036) (4154:4154:4154))
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (PORT stall (2673:2673:2673) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2415:2415:2415))
        (PORT datab (1998:1998:1998) (2075:2075:2075))
        (PORT datac (1420:1420:1420) (1489:1489:1489))
        (PORT datad (1432:1432:1432) (1501:1501:1501))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1366:1366:1366) (1395:1395:1395))
        (PORT datad (1352:1352:1352) (1396:1396:1396))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6533:6533:6533) (7013:7013:7013))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6870:6870:6870) (6823:6823:6823))
        (PORT d[1] (3192:3192:3192) (3377:3377:3377))
        (PORT d[2] (3378:3378:3378) (3542:3542:3542))
        (PORT d[3] (2904:2904:2904) (3036:3036:3036))
        (PORT d[4] (2812:2812:2812) (2963:2963:2963))
        (PORT d[5] (6397:6397:6397) (6378:6378:6378))
        (PORT d[6] (6818:6818:6818) (6749:6749:6749))
        (PORT d[7] (5474:5474:5474) (5666:5666:5666))
        (PORT d[8] (8141:8141:8141) (8281:8281:8281))
        (PORT d[9] (10058:10058:10058) (9858:9858:9858))
        (PORT d[10] (3341:3341:3341) (3351:3351:3351))
        (PORT d[11] (2910:2910:2910) (2978:2978:2978))
        (PORT d[12] (7695:7695:7695) (7788:7788:7788))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2593:2593:2593))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3747:3747:3747) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4825:4825:4825))
        (PORT d[1] (3892:3892:3892) (3887:3887:3887))
        (PORT d[2] (4323:4323:4323) (4257:4257:4257))
        (PORT d[3] (2183:2183:2183) (2241:2241:2241))
        (PORT d[4] (4503:4503:4503) (4620:4620:4620))
        (PORT d[5] (2565:2565:2565) (2534:2534:2534))
        (PORT d[6] (4105:4105:4105) (4401:4401:4401))
        (PORT d[7] (2696:2696:2696) (2711:2711:2711))
        (PORT d[8] (2748:2748:2748) (2887:2887:2887))
        (PORT d[9] (3268:3268:3268) (3216:3216:3216))
        (PORT d[10] (3583:3583:3583) (3809:3809:3809))
        (PORT d[11] (3989:3989:3989) (3934:3934:3934))
        (PORT d[12] (3472:3472:3472) (3626:3626:3626))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT stall (2675:2675:2675) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4994:4994:4994))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (5503:5503:5503))
        (PORT d[1] (4475:4475:4475) (4659:4659:4659))
        (PORT d[2] (4882:4882:4882) (5116:5116:5116))
        (PORT d[3] (4727:4727:4727) (4889:4889:4889))
        (PORT d[4] (3958:3958:3958) (4160:4160:4160))
        (PORT d[5] (7921:7921:7921) (8115:8115:8115))
        (PORT d[6] (8505:8505:8505) (8830:8830:8830))
        (PORT d[7] (3615:3615:3615) (3862:3862:3862))
        (PORT d[8] (3684:3684:3684) (3793:3793:3793))
        (PORT d[9] (6773:6773:6773) (6959:6959:6959))
        (PORT d[10] (3400:3400:3400) (3550:3550:3550))
        (PORT d[11] (4041:4041:4041) (4334:4334:4334))
        (PORT d[12] (6563:6563:6563) (6757:6757:6757))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3215:3215:3215))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3775:3775:3775))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (5873:5873:5873))
        (PORT d[1] (5134:5134:5134) (5259:5259:5259))
        (PORT d[2] (3577:3577:3577) (3660:3660:3660))
        (PORT d[3] (4507:4507:4507) (4670:4670:4670))
        (PORT d[4] (4558:4558:4558) (4719:4719:4719))
        (PORT d[5] (4147:4147:4147) (4266:4266:4266))
        (PORT d[6] (4175:4175:4175) (4373:4373:4373))
        (PORT d[7] (5151:5151:5151) (5529:5529:5529))
        (PORT d[8] (4501:4501:4501) (4519:4519:4519))
        (PORT d[9] (3444:3444:3444) (3598:3598:3598))
        (PORT d[10] (5624:5624:5624) (5608:5608:5608))
        (PORT d[11] (6425:6425:6425) (6448:6448:6448))
        (PORT d[12] (4623:4623:4623) (4711:4711:4711))
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (PORT stall (3735:3735:3735) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1536:1536:1536))
        (PORT datab (1860:1860:1860) (1846:1846:1846))
        (PORT datac (2503:2503:2503) (2535:2535:2535))
        (PORT datad (1434:1434:1434) (1504:1504:1504))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (5324:5324:5324))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4100:4100:4100))
        (PORT d[1] (4287:4287:4287) (4551:4551:4551))
        (PORT d[2] (4476:4476:4476) (4676:4676:4676))
        (PORT d[3] (3208:3208:3208) (3326:3326:3326))
        (PORT d[4] (4004:4004:4004) (4190:4190:4190))
        (PORT d[5] (4420:4420:4420) (4394:4394:4394))
        (PORT d[6] (9257:9257:9257) (9626:9626:9626))
        (PORT d[7] (4254:4254:4254) (4523:4523:4523))
        (PORT d[8] (7296:7296:7296) (7398:7398:7398))
        (PORT d[9] (4401:4401:4401) (4382:4382:4382))
        (PORT d[10] (3402:3402:3402) (3521:3521:3521))
        (PORT d[11] (5156:5156:5156) (5469:5469:5469))
        (PORT d[12] (4160:4160:4160) (4154:4154:4154))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3049:3049:3049))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3797:3797:3797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4713:4713:4713))
        (PORT d[1] (4812:4812:4812) (4948:4948:4948))
        (PORT d[2] (3181:3181:3181) (3247:3247:3247))
        (PORT d[3] (3408:3408:3408) (3589:3589:3589))
        (PORT d[4] (4250:4250:4250) (4422:4422:4422))
        (PORT d[5] (4645:4645:4645) (4635:4635:4635))
        (PORT d[6] (2869:2869:2869) (3035:3035:3035))
        (PORT d[7] (3909:3909:3909) (4162:4162:4162))
        (PORT d[8] (3985:3985:3985) (3974:3974:3974))
        (PORT d[9] (5023:5023:5023) (5165:5165:5165))
        (PORT d[10] (4453:4453:4453) (4382:4382:4382))
        (PORT d[11] (4240:4240:4240) (4180:4180:4180))
        (PORT d[12] (3745:3745:3745) (3922:3922:3922))
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (PORT stall (2971:2971:2971) (2916:2916:2916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4987:4987:4987))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4814:4814:4814))
        (PORT d[1] (4656:4656:4656) (4929:4929:4929))
        (PORT d[2] (6081:6081:6081) (6247:6247:6247))
        (PORT d[3] (3170:3170:3170) (3279:3279:3279))
        (PORT d[4] (4246:4246:4246) (4465:4465:4465))
        (PORT d[5] (5518:5518:5518) (5483:5483:5483))
        (PORT d[6] (8943:8943:8943) (9319:9319:9319))
        (PORT d[7] (5349:5349:5349) (5607:5607:5607))
        (PORT d[8] (2624:2624:2624) (2726:2726:2726))
        (PORT d[9] (3322:3322:3322) (3313:3313:3313))
        (PORT d[10] (2761:2761:2761) (2898:2898:2898))
        (PORT d[11] (4844:4844:4844) (5180:5180:5180))
        (PORT d[12] (5820:5820:5820) (5961:5961:5961))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2533:2533:2533))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (3966:3966:3966))
        (PORT d[1] (5444:5444:5444) (5575:5575:5575))
        (PORT d[2] (3615:3615:3615) (3706:3706:3706))
        (PORT d[3] (4428:4428:4428) (4608:4608:4608))
        (PORT d[4] (4629:4629:4629) (4803:4803:4803))
        (PORT d[5] (4163:4163:4163) (4103:4103:4103))
        (PORT d[6] (2790:2790:2790) (2923:2923:2923))
        (PORT d[7] (3822:3822:3822) (4084:4084:4084))
        (PORT d[8] (4811:4811:4811) (4819:4819:4819))
        (PORT d[9] (4342:4342:4342) (4493:4493:4493))
        (PORT d[10] (3953:3953:3953) (3893:3893:3893))
        (PORT d[11] (4577:4577:4577) (4514:4514:4514))
        (PORT d[12] (4574:4574:4574) (4740:4740:4740))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (PORT stall (3049:3049:3049) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1933:1933:1933))
        (PORT datab (2108:2108:2108) (2153:2153:2153))
        (PORT datac (1887:1887:1887) (1912:1912:1912))
        (PORT datad (1779:1779:1779) (1851:1851:1851))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1405:1405:1405) (1435:1435:1435))
        (PORT datac (926:926:926) (891:891:891))
        (PORT datad (1349:1349:1349) (1392:1392:1392))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (6827:6827:6827))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6712:6712:6712))
        (PORT d[1] (5675:5675:5675) (5844:5844:5844))
        (PORT d[2] (4396:4396:4396) (4532:4532:4532))
        (PORT d[3] (6400:6400:6400) (6562:6562:6562))
        (PORT d[4] (5759:5759:5759) (6028:6028:6028))
        (PORT d[5] (10015:10015:10015) (10235:10235:10235))
        (PORT d[6] (8793:8793:8793) (9026:9026:9026))
        (PORT d[7] (4700:4700:4700) (4931:4931:4931))
        (PORT d[8] (9455:9455:9455) (9541:9541:9541))
        (PORT d[9] (9145:9145:9145) (9320:9320:9320))
        (PORT d[10] (5795:5795:5795) (6001:6001:6001))
        (PORT d[11] (5966:5966:5966) (6183:6183:6183))
        (PORT d[12] (7941:7941:7941) (8109:8109:8109))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2907:2907:2907))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3779:3779:3779) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7751:7751:7751) (7791:7791:7791))
        (PORT d[1] (4690:4690:4690) (4810:4810:4810))
        (PORT d[2] (5946:5946:5946) (6095:6095:6095))
        (PORT d[3] (2544:2544:2544) (2612:2612:2612))
        (PORT d[4] (4399:4399:4399) (4461:4461:4461))
        (PORT d[5] (4822:4822:4822) (4879:4879:4879))
        (PORT d[6] (5738:5738:5738) (5990:5990:5990))
        (PORT d[7] (5008:5008:5008) (5296:5296:5296))
        (PORT d[8] (3662:3662:3662) (3898:3898:3898))
        (PORT d[9] (2860:2860:2860) (2925:2925:2925))
        (PORT d[10] (7350:7350:7350) (7348:7348:7348))
        (PORT d[11] (7512:7512:7512) (7591:7591:7591))
        (PORT d[12] (4055:4055:4055) (4173:4173:4173))
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (PORT stall (2783:2783:2783) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5665:5665:5665))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6385:6385:6385) (6421:6421:6421))
        (PORT d[1] (5584:5584:5584) (5931:5931:5931))
        (PORT d[2] (4531:4531:4531) (4755:4755:4755))
        (PORT d[3] (4514:4514:4514) (4758:4758:4758))
        (PORT d[4] (5217:5217:5217) (5364:5364:5364))
        (PORT d[5] (6926:6926:6926) (6801:6801:6801))
        (PORT d[6] (6792:6792:6792) (6904:6904:6904))
        (PORT d[7] (4085:4085:4085) (4375:4375:4375))
        (PORT d[8] (6760:6760:6760) (6700:6700:6700))
        (PORT d[9] (3690:3690:3690) (3658:3658:3658))
        (PORT d[10] (4193:4193:4193) (4352:4352:4352))
        (PORT d[11] (5439:5439:5439) (5699:5699:5699))
        (PORT d[12] (5767:5767:5767) (5825:5825:5825))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2830:2830:2830))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5367:5367:5367) (5412:5412:5412))
        (PORT d[1] (4719:4719:4719) (4813:4813:4813))
        (PORT d[2] (4280:4280:4280) (4360:4360:4360))
        (PORT d[3] (5439:5439:5439) (5800:5800:5800))
        (PORT d[4] (5744:5744:5744) (5961:5961:5961))
        (PORT d[5] (6691:6691:6691) (6542:6542:6542))
        (PORT d[6] (4309:4309:4309) (4376:4376:4376))
        (PORT d[7] (4976:4976:4976) (5212:5212:5212))
        (PORT d[8] (4383:4383:4383) (4406:4406:4406))
        (PORT d[9] (4926:4926:4926) (5004:5004:5004))
        (PORT d[10] (2514:2514:2514) (2593:2593:2593))
        (PORT d[11] (4780:4780:4780) (4801:4801:4801))
        (PORT d[12] (4226:4226:4226) (4399:4399:4399))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
        (PORT stall (2685:2685:2685) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1551:1551:1551))
        (PORT datab (2422:2422:2422) (2478:2478:2478))
        (PORT datac (1421:1421:1421) (1490:1490:1490))
        (PORT datad (2070:2070:2070) (2106:2106:2106))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5727:5727:5727) (6141:6141:6141))
        (PORT clk (2578:2578:2578) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1477:1477:1477))
        (PORT d[1] (1725:1725:1725) (1731:1731:1731))
        (PORT d[2] (1168:1168:1168) (1202:1202:1202))
        (PORT d[3] (1378:1378:1378) (1388:1388:1388))
        (PORT d[4] (1781:1781:1781) (1763:1763:1763))
        (PORT d[5] (2826:2826:2826) (2840:2840:2840))
        (PORT d[6] (2187:2187:2187) (2212:2212:2212))
        (PORT d[7] (1270:1270:1270) (1308:1308:1308))
        (PORT d[8] (1536:1536:1536) (1548:1548:1548))
        (PORT d[9] (3549:3549:3549) (3533:3533:3533))
        (PORT d[10] (1963:1963:1963) (2033:2033:2033))
        (PORT d[11] (1446:1446:1446) (1458:1458:1458))
        (PORT d[12] (1486:1486:1486) (1490:1490:1490))
        (PORT clk (2574:2574:2574) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1349:1349:1349))
        (PORT clk (2574:2574:2574) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3796:3796:3796) (3825:3825:3825))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (870:870:870))
        (PORT d[1] (1151:1151:1151) (1141:1141:1141))
        (PORT d[2] (1906:1906:1906) (1841:1841:1841))
        (PORT d[3] (1442:1442:1442) (1431:1431:1431))
        (PORT d[4] (1475:1475:1475) (1470:1470:1470))
        (PORT d[5] (3642:3642:3642) (3588:3588:3588))
        (PORT d[6] (1196:1196:1196) (1197:1197:1197))
        (PORT d[7] (1158:1158:1158) (1149:1149:1149))
        (PORT d[8] (2196:2196:2196) (2191:2191:2191))
        (PORT d[9] (1716:1716:1716) (1673:1673:1673))
        (PORT d[10] (1345:1345:1345) (1311:1311:1311))
        (PORT d[11] (1166:1166:1166) (1161:1161:1161))
        (PORT d[12] (1863:1863:1863) (1856:1856:1856))
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (PORT stall (1787:1787:1787) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5860:5860:5860))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3160:3160:3160))
        (PORT d[1] (3610:3610:3610) (3870:3870:3870))
        (PORT d[2] (4306:4306:4306) (4581:4581:4581))
        (PORT d[3] (2181:2181:2181) (2189:2189:2189))
        (PORT d[4] (1962:1962:1962) (1988:1988:1988))
        (PORT d[5] (2882:2882:2882) (2870:2870:2870))
        (PORT d[6] (2129:2129:2129) (2156:2156:2156))
        (PORT d[7] (6783:6783:6783) (7084:7084:7084))
        (PORT d[8] (4076:4076:4076) (4018:4018:4018))
        (PORT d[9] (2838:2838:2838) (2835:2835:2835))
        (PORT d[10] (4266:4266:4266) (4381:4381:4381))
        (PORT d[11] (4733:4733:4733) (4950:4950:4950))
        (PORT d[12] (3494:3494:3494) (3489:3489:3489))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1618:1618:1618))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3780:3780:3780) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1938:1938:1938))
        (PORT d[1] (4599:4599:4599) (4632:4632:4632))
        (PORT d[2] (3070:3070:3070) (3046:3046:3046))
        (PORT d[3] (2696:2696:2696) (2647:2647:2647))
        (PORT d[4] (4573:4573:4573) (4713:4713:4713))
        (PORT d[5] (2680:2680:2680) (2634:2634:2634))
        (PORT d[6] (1894:1894:1894) (1887:1887:1887))
        (PORT d[7] (1872:1872:1872) (1863:1863:1863))
        (PORT d[8] (2183:2183:2183) (2169:2169:2169))
        (PORT d[9] (3489:3489:3489) (3554:3554:3554))
        (PORT d[10] (3098:3098:3098) (3247:3247:3247))
        (PORT d[11] (1805:1805:1805) (1788:1788:1788))
        (PORT d[12] (1810:1810:1810) (1800:1800:1800))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT stall (2100:2100:2100) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1541:1541:1541))
        (PORT datab (1317:1317:1317) (1285:1285:1285))
        (PORT datac (1956:1956:1956) (1920:1920:1920))
        (PORT datad (1425:1425:1425) (1492:1492:1492))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1082:1082:1082))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (5230:5230:5230))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5533:5533:5533))
        (PORT d[1] (4448:4448:4448) (4634:4634:4634))
        (PORT d[2] (4605:4605:4605) (4824:4824:4824))
        (PORT d[3] (5077:5077:5077) (5236:5236:5236))
        (PORT d[4] (4015:4015:4015) (4243:4243:4243))
        (PORT d[5] (7561:7561:7561) (7759:7759:7759))
        (PORT d[6] (8885:8885:8885) (9210:9210:9210))
        (PORT d[7] (3300:3300:3300) (3519:3519:3519))
        (PORT d[8] (3362:3362:3362) (3478:3478:3478))
        (PORT d[9] (6810:6810:6810) (6998:6998:6998))
        (PORT d[10] (3402:3402:3402) (3553:3553:3553))
        (PORT d[11] (4380:4380:4380) (4669:4669:4669))
        (PORT d[12] (5098:5098:5098) (5258:5258:5258))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (2998:2998:2998))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (5844:5844:5844))
        (PORT d[1] (4292:4292:4292) (4340:4340:4340))
        (PORT d[2] (3598:3598:3598) (3684:3684:3684))
        (PORT d[3] (4869:4869:4869) (5034:5034:5034))
        (PORT d[4] (4879:4879:4879) (5032:5032:5032))
        (PORT d[5] (5135:5135:5135) (5216:5216:5216))
        (PORT d[6] (4256:4256:4256) (4462:4462:4462))
        (PORT d[7] (5480:5480:5480) (5853:5853:5853))
        (PORT d[8] (4872:4872:4872) (4882:4882:4882))
        (PORT d[9] (3390:3390:3390) (3536:3536:3536))
        (PORT d[10] (5951:5951:5951) (5932:5932:5932))
        (PORT d[11] (6707:6707:6707) (6717:6717:6717))
        (PORT d[12] (3874:3874:3874) (3965:3965:3965))
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (PORT stall (3673:3673:3673) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5865:5865:5865) (6355:6355:6355))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6533:6533:6533) (6460:6460:6460))
        (PORT d[1] (4788:4788:4788) (5098:5098:5098))
        (PORT d[2] (3458:3458:3458) (3639:3639:3639))
        (PORT d[3] (3671:3671:3671) (3841:3841:3841))
        (PORT d[4] (4496:4496:4496) (4722:4722:4722))
        (PORT d[5] (6114:6114:6114) (6061:6061:6061))
        (PORT d[6] (6628:6628:6628) (6733:6733:6733))
        (PORT d[7] (3839:3839:3839) (4014:4014:4014))
        (PORT d[8] (6582:6582:6582) (6529:6529:6529))
        (PORT d[9] (9574:9574:9574) (9388:9388:9388))
        (PORT d[10] (5548:5548:5548) (5514:5514:5514))
        (PORT d[11] (4449:4449:4449) (4573:4573:4573))
        (PORT d[12] (5908:5908:5908) (6007:6007:6007))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2924:2924:2924))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3778:3778:3778))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3097:3097:3097))
        (PORT d[1] (4310:4310:4310) (4395:4395:4395))
        (PORT d[2] (6082:6082:6082) (5980:5980:5980))
        (PORT d[3] (3190:3190:3190) (3402:3402:3402))
        (PORT d[4] (4486:4486:4486) (4617:4617:4617))
        (PORT d[5] (6600:6600:6600) (6494:6494:6494))
        (PORT d[6] (5326:5326:5326) (5307:5307:5307))
        (PORT d[7] (3641:3641:3641) (3778:3778:3778))
        (PORT d[8] (2746:2746:2746) (2885:2885:2885))
        (PORT d[9] (4792:4792:4792) (4791:4791:4791))
        (PORT d[10] (3952:3952:3952) (4167:4167:4167))
        (PORT d[11] (5429:5429:5429) (5560:5560:5560))
        (PORT d[12] (3315:3315:3315) (3439:3439:3439))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT stall (3056:3056:3056) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1537:1537:1537))
        (PORT datab (2712:2712:2712) (2777:2777:2777))
        (PORT datac (2529:2529:2529) (2623:2623:2623))
        (PORT datad (1432:1432:1432) (1502:1502:1502))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6071:6071:6071) (6552:6552:6552))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2706:2706:2706))
        (PORT d[1] (2960:2960:2960) (3049:3049:3049))
        (PORT d[2] (2683:2683:2683) (2761:2761:2761))
        (PORT d[3] (3814:3814:3814) (3859:3859:3859))
        (PORT d[4] (4203:4203:4203) (4353:4353:4353))
        (PORT d[5] (4078:4078:4078) (4074:4074:4074))
        (PORT d[6] (1789:1789:1789) (1817:1817:1817))
        (PORT d[7] (3926:3926:3926) (4053:4053:4053))
        (PORT d[8] (2145:2145:2145) (2169:2169:2169))
        (PORT d[9] (2732:2732:2732) (2754:2754:2754))
        (PORT d[10] (2494:2494:2494) (2520:2520:2520))
        (PORT d[11] (3360:3360:3360) (3434:3434:3434))
        (PORT d[12] (4757:4757:4757) (4741:4741:4741))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1820:1820:1820))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3816:3816:3816))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4646:4646:4646))
        (PORT d[1] (1928:1928:1928) (1892:1892:1892))
        (PORT d[2] (2612:2612:2612) (2557:2557:2557))
        (PORT d[3] (1479:1479:1479) (1517:1517:1517))
        (PORT d[4] (1914:1914:1914) (1882:1882:1882))
        (PORT d[5] (2539:2539:2539) (2490:2490:2490))
        (PORT d[6] (2887:2887:2887) (3064:3064:3064))
        (PORT d[7] (1579:1579:1579) (1547:1547:1547))
        (PORT d[8] (4129:4129:4129) (4250:4250:4250))
        (PORT d[9] (2463:2463:2463) (2482:2482:2482))
        (PORT d[10] (3233:3233:3233) (3440:3440:3440))
        (PORT d[11] (1681:1681:1681) (1662:1662:1662))
        (PORT d[12] (2383:2383:2383) (2385:2385:2385))
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (PORT stall (2532:2532:2532) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6610:6610:6610) (7136:7136:7136))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6978:6978:6978) (7041:7041:7041))
        (PORT d[1] (6025:6025:6025) (6199:6199:6199))
        (PORT d[2] (4735:4735:4735) (4864:4864:4864))
        (PORT d[3] (6496:6496:6496) (6671:6671:6671))
        (PORT d[4] (6094:6094:6094) (6358:6358:6358))
        (PORT d[5] (9558:9558:9558) (9661:9661:9661))
        (PORT d[6] (7595:7595:7595) (7791:7791:7791))
        (PORT d[7] (4976:4976:4976) (5208:5208:5208))
        (PORT d[8] (9765:9765:9765) (9846:9846:9846))
        (PORT d[9] (9490:9490:9490) (9667:9667:9667))
        (PORT d[10] (5815:5815:5815) (6025:6025:6025))
        (PORT d[11] (6371:6371:6371) (6593:6593:6593))
        (PORT d[12] (8279:8279:8279) (8438:8438:8438))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2475:2475:2475))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8110:8110:8110) (8147:8147:8147))
        (PORT d[1] (4756:4756:4756) (4863:4863:4863))
        (PORT d[2] (6321:6321:6321) (6476:6476:6476))
        (PORT d[3] (2211:2211:2211) (2284:2284:2284))
        (PORT d[4] (2955:2955:2955) (2992:2992:2992))
        (PORT d[5] (4102:4102:4102) (4171:4171:4171))
        (PORT d[6] (6087:6087:6087) (6369:6369:6369))
        (PORT d[7] (4949:4949:4949) (5153:5153:5153))
        (PORT d[8] (3643:3643:3643) (3880:3880:3880))
        (PORT d[9] (2898:2898:2898) (2963:2963:2963))
        (PORT d[10] (7695:7695:7695) (7687:7687:7687))
        (PORT d[11] (3506:3506:3506) (3559:3559:3559))
        (PORT d[12] (3771:3771:3771) (3908:3908:3908))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT stall (2375:2375:2375) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1537:1537:1537))
        (PORT datab (649:649:649) (640:640:640))
        (PORT datac (2650:2650:2650) (2692:2692:2692))
        (PORT datad (1433:1433:1433) (1503:1503:1503))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1350:1350:1350) (1393:1393:1393))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1040:1040:1040))
        (PORT datab (1218:1218:1218) (1298:1298:1298))
        (PORT datac (1065:1065:1065) (1111:1111:1111))
        (PORT datad (978:978:978) (963:963:963))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2100:2100:2100))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1064:1064:1064) (1110:1110:1110))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5785:5785:5785) (6276:6276:6276))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6493:6493:6493) (6443:6443:6443))
        (PORT d[1] (4851:4851:4851) (5123:5123:5123))
        (PORT d[2] (5724:5724:5724) (5956:5956:5956))
        (PORT d[3] (4046:4046:4046) (4223:4223:4223))
        (PORT d[4] (3127:3127:3127) (3264:3264:3264))
        (PORT d[5] (5765:5765:5765) (5757:5757:5757))
        (PORT d[6] (6128:6128:6128) (6072:6072:6072))
        (PORT d[7] (4741:4741:4741) (4941:4941:4941))
        (PORT d[8] (7677:7677:7677) (7813:7813:7813))
        (PORT d[9] (9340:9340:9340) (9146:9146:9146))
        (PORT d[10] (5849:5849:5849) (5851:5851:5851))
        (PORT d[11] (4213:4213:4213) (4361:4361:4361))
        (PORT d[12] (6963:6963:6963) (7056:7056:7056))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2725:2725:2725))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4087:4087:4087))
        (PORT d[1] (4234:4234:4234) (4271:4271:4271))
        (PORT d[2] (3595:3595:3595) (3533:3533:3533))
        (PORT d[3] (2529:2529:2529) (2621:2621:2621))
        (PORT d[4] (5181:5181:5181) (5332:5332:5332))
        (PORT d[5] (3251:3251:3251) (3212:3212:3212))
        (PORT d[6] (3646:3646:3646) (3869:3869:3869))
        (PORT d[7] (3360:3360:3360) (3468:3468:3468))
        (PORT d[8] (2658:2658:2658) (2749:2749:2749))
        (PORT d[9] (3868:3868:3868) (3805:3805:3805))
        (PORT d[10] (3174:3174:3174) (3397:3397:3397))
        (PORT d[11] (3259:3259:3259) (3208:3208:3208))
        (PORT d[12] (3575:3575:3575) (3652:3652:3652))
        (PORT clk (2489:2489:2489) (2518:2518:2518))
        (PORT stall (3252:3252:3252) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1535:1535:1535))
        (PORT datab (2202:2202:2202) (2242:2242:2242))
        (PORT datac (2454:2454:2454) (2372:2372:2372))
        (PORT datad (1085:1085:1085) (1094:1094:1094))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1186:1186:1186) (1266:1266:1266))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (847:847:847))
        (PORT datab (1279:1279:1279) (1262:1262:1262))
        (PORT datad (1137:1137:1137) (1208:1208:1208))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (5316:5316:5316) (5768:5768:5768))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (369:369:369))
        (PORT datab (1025:1025:1025) (1023:1023:1023))
        (PORT datad (918:918:918) (941:941:941))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (679:679:679) (785:785:785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5912:5912:5912) (6402:6402:6402))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4667:4667:4667) (4645:4645:4645))
        (PORT d[1] (4035:4035:4035) (4287:4287:4287))
        (PORT d[2] (4120:4120:4120) (4314:4314:4314))
        (PORT d[3] (4634:4634:4634) (4850:4850:4850))
        (PORT d[4] (3402:3402:3402) (3591:3591:3591))
        (PORT d[5] (5584:5584:5584) (5596:5596:5596))
        (PORT d[6] (4624:4624:4624) (4577:4577:4577))
        (PORT d[7] (3237:3237:3237) (3446:3446:3446))
        (PORT d[8] (6652:6652:6652) (6572:6572:6572))
        (PORT d[9] (6996:6996:6996) (6863:6863:6863))
        (PORT d[10] (4560:4560:4560) (4556:4556:4556))
        (PORT d[11] (2988:2988:2988) (3075:3075:3075))
        (PORT d[12] (4827:4827:4827) (4877:4877:4877))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2751:2751:2751))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2271:2271:2271))
        (PORT d[1] (4921:4921:4921) (4999:4999:4999))
        (PORT d[2] (4642:4642:4642) (4549:4549:4549))
        (PORT d[3] (3411:3411:3411) (3546:3546:3546))
        (PORT d[4] (4298:4298:4298) (4280:4280:4280))
        (PORT d[5] (4696:4696:4696) (4934:4934:4934))
        (PORT d[6] (3550:3550:3550) (3753:3753:3753))
        (PORT d[7] (2796:2796:2796) (2834:2834:2834))
        (PORT d[8] (3127:3127:3127) (3301:3301:3301))
        (PORT d[9] (5230:5230:5230) (5122:5122:5122))
        (PORT d[10] (3374:3374:3374) (3527:3527:3527))
        (PORT d[11] (5134:5134:5134) (5013:5013:5013))
        (PORT d[12] (4231:4231:4231) (4338:4338:4338))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
        (PORT stall (3587:3587:3587) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1672:1672:1672))
        (PORT datab (1736:1736:1736) (1722:1722:1722))
        (PORT datac (1186:1186:1186) (1236:1236:1236))
        (PORT datad (3177:3177:3177) (3120:3120:3120))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5879:5879:5879))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8682:8682:8682) (8519:8519:8519))
        (PORT d[1] (3485:3485:3485) (3666:3666:3666))
        (PORT d[2] (3739:3739:3739) (3878:3878:3878))
        (PORT d[3] (4789:4789:4789) (4947:4947:4947))
        (PORT d[4] (2285:2285:2285) (2377:2377:2377))
        (PORT d[5] (8002:8002:8002) (8013:8013:8013))
        (PORT d[6] (5964:5964:5964) (6001:6001:6001))
        (PORT d[7] (5847:5847:5847) (6079:6079:6079))
        (PORT d[8] (3707:3707:3707) (3635:3635:3635))
        (PORT d[9] (3346:3346:3346) (3316:3316:3316))
        (PORT d[10] (6826:6826:6826) (6874:6874:6874))
        (PORT d[11] (3868:3868:3868) (4041:4041:4041))
        (PORT d[12] (7445:7445:7445) (7528:7528:7528))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2295:2295:2295))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4221:4221:4221))
        (PORT d[1] (6204:6204:6204) (6333:6333:6333))
        (PORT d[2] (6807:6807:6807) (6773:6773:6773))
        (PORT d[3] (2776:2776:2776) (2952:2952:2952))
        (PORT d[4] (6823:6823:6823) (6721:6721:6721))
        (PORT d[5] (5390:5390:5390) (5554:5554:5554))
        (PORT d[6] (3580:3580:3580) (3761:3761:3761))
        (PORT d[7] (2285:2285:2285) (2378:2378:2378))
        (PORT d[8] (2756:2756:2756) (2867:2867:2867))
        (PORT d[9] (3485:3485:3485) (3498:3498:3498))
        (PORT d[10] (2534:2534:2534) (2615:2615:2615))
        (PORT d[11] (7058:7058:7058) (6896:6896:6896))
        (PORT d[12] (4766:4766:4766) (4883:4883:4883))
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (PORT stall (4214:4214:4214) (4036:4036:4036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4537:4537:4537))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7467:7467:7467) (7523:7523:7523))
        (PORT d[1] (6984:6984:6984) (7333:7333:7333))
        (PORT d[2] (6674:6674:6674) (6949:6949:6949))
        (PORT d[3] (5304:5304:5304) (5588:5588:5588))
        (PORT d[4] (4859:4859:4859) (5026:5026:5026))
        (PORT d[5] (7801:7801:7801) (7986:7986:7986))
        (PORT d[6] (7197:7197:7197) (7344:7344:7344))
        (PORT d[7] (5128:5128:5128) (5460:5460:5460))
        (PORT d[8] (7725:7725:7725) (7705:7705:7705))
        (PORT d[9] (6299:6299:6299) (6382:6382:6382))
        (PORT d[10] (4048:4048:4048) (4300:4300:4300))
        (PORT d[11] (6062:6062:6062) (6365:6365:6365))
        (PORT d[12] (7371:7371:7371) (7418:7418:7418))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2897:2897:2897))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3764:3764:3764) (3792:3792:3792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5512:5512:5512))
        (PORT d[1] (5495:5495:5495) (5617:5617:5617))
        (PORT d[2] (5476:5476:5476) (5582:5582:5582))
        (PORT d[3] (4293:4293:4293) (4540:4540:4540))
        (PORT d[4] (6166:6166:6166) (6432:6432:6432))
        (PORT d[5] (6920:6920:6920) (7002:7002:7002))
        (PORT d[6] (3085:3085:3085) (3193:3193:3193))
        (PORT d[7] (3796:3796:3796) (3995:3995:3995))
        (PORT d[8] (3935:3935:3935) (4136:4136:4136))
        (PORT d[9] (4323:4323:4323) (4472:4472:4472))
        (PORT d[10] (2341:2341:2341) (2476:2476:2476))
        (PORT d[11] (7029:7029:7029) (6979:6979:6979))
        (PORT d[12] (3284:3284:3284) (3391:3391:3391))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT stall (3610:3610:3610) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1674:1674:1674))
        (PORT datab (1226:1226:1226) (1280:1280:1280))
        (PORT datac (2573:2573:2573) (2678:2678:2678))
        (PORT datad (3635:3635:3635) (3610:3610:3610))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6049:6049:6049) (6604:6604:6604))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6705:6705:6705) (6577:6577:6577))
        (PORT d[1] (4818:4818:4818) (5057:5057:5057))
        (PORT d[2] (3753:3753:3753) (3935:3935:3935))
        (PORT d[3] (5032:5032:5032) (5251:5251:5251))
        (PORT d[4] (4022:4022:4022) (4196:4196:4196))
        (PORT d[5] (6028:6028:6028) (6087:6087:6087))
        (PORT d[6] (6353:6353:6353) (6348:6348:6348))
        (PORT d[7] (4572:4572:4572) (4799:4799:4799))
        (PORT d[8] (6127:6127:6127) (5985:5985:5985))
        (PORT d[9] (5687:5687:5687) (5596:5596:5596))
        (PORT d[10] (4942:4942:4942) (4993:4993:4993))
        (PORT d[11] (4322:4322:4322) (4443:4443:4443))
        (PORT d[12] (5591:5591:5591) (5682:5682:5682))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3099:3099:3099))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2811:2811:2811))
        (PORT d[1] (5785:5785:5785) (5926:5926:5926))
        (PORT d[2] (6300:6300:6300) (6280:6280:6280))
        (PORT d[3] (5083:5083:5083) (5398:5398:5398))
        (PORT d[4] (5374:5374:5374) (5279:5279:5279))
        (PORT d[5] (6195:6195:6195) (6247:6247:6247))
        (PORT d[6] (3607:3607:3607) (3806:3806:3806))
        (PORT d[7] (3932:3932:3932) (4029:4029:4029))
        (PORT d[8] (3155:3155:3155) (3289:3289:3289))
        (PORT d[9] (3829:3829:3829) (3909:3909:3909))
        (PORT d[10] (2609:2609:2609) (2727:2727:2727))
        (PORT d[11] (6072:6072:6072) (5903:5903:5903))
        (PORT d[12] (3578:3578:3578) (3699:3699:3699))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (PORT stall (4435:4435:4435) (4252:4252:4252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5996:5996:5996) (6539:6539:6539))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5991:5991:5991) (5865:5865:5865))
        (PORT d[1] (4140:4140:4140) (4378:4378:4378))
        (PORT d[2] (3750:3750:3750) (3915:3915:3915))
        (PORT d[3] (4317:4317:4317) (4546:4546:4546))
        (PORT d[4] (3711:3711:3711) (3885:3885:3885))
        (PORT d[5] (5992:5992:5992) (6044:6044:6044))
        (PORT d[6] (5610:5610:5610) (5618:5618:5618))
        (PORT d[7] (3996:3996:3996) (4235:4235:4235))
        (PORT d[8] (5413:5413:5413) (5274:5274:5274))
        (PORT d[9] (6240:6240:6240) (6127:6127:6127))
        (PORT d[10] (4896:4896:4896) (4938:4938:4938))
        (PORT d[11] (3695:3695:3695) (3813:3813:3813))
        (PORT d[12] (5523:5523:5523) (5606:5606:5606))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3069:3069:3069))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3782:3782:3782))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2724:2724:2724))
        (PORT d[1] (5068:5068:5068) (5214:5214:5214))
        (PORT d[2] (6279:6279:6279) (6236:6236:6236))
        (PORT d[3] (4334:4334:4334) (4651:4651:4651))
        (PORT d[4] (5508:5508:5508) (5379:5379:5379))
        (PORT d[5] (5870:5870:5870) (5919:5919:5919))
        (PORT d[6] (3609:3609:3609) (3815:3815:3815))
        (PORT d[7] (3242:3242:3242) (3350:3350:3350))
        (PORT d[8] (3011:3011:3011) (3134:3134:3134))
        (PORT d[9] (3895:3895:3895) (3980:3980:3980))
        (PORT d[10] (2591:2591:2591) (2705:2705:2705))
        (PORT d[11] (5998:5998:5998) (5821:5821:5821))
        (PORT d[12] (3642:3642:3642) (3788:3788:3788))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT stall (3971:3971:3971) (3815:3815:3815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1671:1671:1671))
        (PORT datab (1223:1223:1223) (1276:1276:1276))
        (PORT datac (3287:3287:3287) (3252:3252:3252))
        (PORT datad (4289:4289:4289) (4259:4259:4259))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5712:5712:5712))
        (PORT clk (2539:2539:2539) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8793:8793:8793) (8739:8739:8739))
        (PORT d[1] (2815:2815:2815) (2993:2993:2993))
        (PORT d[2] (4442:4442:4442) (4589:4589:4589))
        (PORT d[3] (6156:6156:6156) (6339:6339:6339))
        (PORT d[4] (3534:3534:3534) (3748:3748:3748))
        (PORT d[5] (7850:7850:7850) (7953:7953:7953))
        (PORT d[6] (8012:8012:8012) (8214:8214:8214))
        (PORT d[7] (2821:2821:2821) (2951:2951:2951))
        (PORT d[8] (7660:7660:7660) (7802:7802:7802))
        (PORT d[9] (6552:6552:6552) (6792:6792:6792))
        (PORT d[10] (7594:7594:7594) (7715:7715:7715))
        (PORT d[11] (2770:2770:2770) (2894:2894:2894))
        (PORT d[12] (8888:8888:8888) (8978:8978:8978))
        (PORT clk (2535:2535:2535) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2641:2641:2641))
        (PORT clk (2535:2535:2535) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2195:2195:2195))
        (PORT d[1] (4662:4662:4662) (4710:4710:4710))
        (PORT d[2] (8733:8733:8733) (8627:8627:8627))
        (PORT d[3] (3274:3274:3274) (3373:3373:3373))
        (PORT d[4] (2941:2941:2941) (2958:2958:2958))
        (PORT d[5] (4223:4223:4223) (4310:4310:4310))
        (PORT d[6] (4106:4106:4106) (4415:4415:4415))
        (PORT d[7] (3082:3082:3082) (3259:3259:3259))
        (PORT d[8] (3795:3795:3795) (3895:3895:3895))
        (PORT d[9] (2845:2845:2845) (2871:2871:2871))
        (PORT d[10] (4573:4573:4573) (4877:4877:4877))
        (PORT d[11] (2844:2844:2844) (2865:2865:2865))
        (PORT d[12] (4266:4266:4266) (4417:4417:4417))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT stall (2534:2534:2534) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (6486:6486:6486))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6475:6475:6475) (6402:6402:6402))
        (PORT d[1] (4792:4792:4792) (5059:5059:5059))
        (PORT d[2] (5338:5338:5338) (5573:5573:5573))
        (PORT d[3] (4071:4071:4071) (4249:4249:4249))
        (PORT d[4] (4882:4882:4882) (5072:5072:5072))
        (PORT d[5] (5733:5733:5733) (5721:5721:5721))
        (PORT d[6] (6472:6472:6472) (6407:6407:6407))
        (PORT d[7] (3010:3010:3010) (3120:3120:3120))
        (PORT d[8] (8709:8709:8709) (8860:8860:8860))
        (PORT d[9] (9666:9666:9666) (9460:9460:9460))
        (PORT d[10] (5843:5843:5843) (5845:5845:5845))
        (PORT d[11] (4226:4226:4226) (4375:4375:4375))
        (PORT d[12] (6646:6646:6646) (6746:6746:6746))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2597:2597:2597))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4113:4113:4113))
        (PORT d[1] (4695:4695:4695) (4739:4739:4739))
        (PORT d[2] (3936:3936:3936) (3864:3864:3864))
        (PORT d[3] (2197:2197:2197) (2305:2305:2305))
        (PORT d[4] (3797:3797:3797) (3927:3927:3927))
        (PORT d[5] (3533:3533:3533) (3666:3666:3666))
        (PORT d[6] (3321:3321:3321) (3561:3561:3561))
        (PORT d[7] (2997:2997:2997) (3115:3115:3115))
        (PORT d[8] (3032:3032:3032) (3116:3116:3116))
        (PORT d[9] (4539:4539:4539) (4469:4469:4469))
        (PORT d[10] (3190:3190:3190) (3418:3418:3418))
        (PORT d[11] (4233:4233:4233) (4175:4175:4175))
        (PORT d[12] (3200:3200:3200) (3278:3278:3278))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT stall (3094:3094:3094) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1582:1582:1582))
        (PORT datab (1935:1935:1935) (1829:1829:1829))
        (PORT datac (1438:1438:1438) (1505:1505:1505))
        (PORT datad (1495:1495:1495) (1469:1469:1469))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6970:6970:6970) (7513:7513:7513))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8062:8062:8062) (7927:7927:7927))
        (PORT d[1] (5846:5846:5846) (6080:6080:6080))
        (PORT d[2] (4509:4509:4509) (4678:4678:4678))
        (PORT d[3] (4402:4402:4402) (4564:4564:4564))
        (PORT d[4] (5009:5009:5009) (5182:5182:5182))
        (PORT d[5] (7075:7075:7075) (7126:7126:7126))
        (PORT d[6] (6002:6002:6002) (6043:6043:6043))
        (PORT d[7] (5487:5487:5487) (5722:5722:5722))
        (PORT d[8] (4015:4015:4015) (3931:3931:3931))
        (PORT d[9] (4311:4311:4311) (4233:4233:4233))
        (PORT d[10] (6003:6003:6003) (6053:6053:6053))
        (PORT d[11] (5307:5307:5307) (5410:5410:5410))
        (PORT d[12] (7079:7079:7079) (7165:7165:7165))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2890:2890:2890))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3862:3862:3862))
        (PORT d[1] (5863:5863:5863) (5999:5999:5999))
        (PORT d[2] (6414:6414:6414) (6380:6380:6380))
        (PORT d[3] (6200:6200:6200) (6518:6518:6518))
        (PORT d[4] (6481:6481:6481) (6382:6382:6382))
        (PORT d[5] (5047:5047:5047) (5211:5211:5211))
        (PORT d[6] (3207:3207:3207) (3389:3389:3389))
        (PORT d[7] (2274:2274:2274) (2368:2368:2368))
        (PORT d[8] (2362:2362:2362) (2466:2466:2466))
        (PORT d[9] (3803:3803:3803) (3857:3857:3857))
        (PORT d[10] (2185:2185:2185) (2272:2272:2272))
        (PORT d[11] (6723:6723:6723) (6568:6568:6568))
        (PORT d[12] (4402:4402:4402) (4519:4519:4519))
        (PORT clk (2485:2485:2485) (2506:2506:2506))
        (PORT stall (3829:3829:3829) (3647:3647:3647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6426:6426:6426) (7021:7021:7021))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7644:7644:7644) (7501:7501:7501))
        (PORT d[1] (5196:5196:5196) (5535:5535:5535))
        (PORT d[2] (4057:4057:4057) (4239:4239:4239))
        (PORT d[3] (4108:4108:4108) (4321:4321:4321))
        (PORT d[4] (4839:4839:4839) (5103:5103:5103))
        (PORT d[5] (7131:7131:7131) (7254:7254:7254))
        (PORT d[6] (6809:6809:6809) (6958:6958:6958))
        (PORT d[7] (3605:3605:3605) (3818:3818:3818))
        (PORT d[8] (8407:8407:8407) (8565:8565:8565))
        (PORT d[9] (10624:10624:10624) (10387:10387:10387))
        (PORT d[10] (6940:6940:6940) (7121:7121:7121))
        (PORT d[11] (4246:4246:4246) (4429:4429:4429))
        (PORT d[12] (6300:6300:6300) (6437:6437:6437))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3198:3198:3198))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3794:3794:3794))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2961:2961:2961))
        (PORT d[1] (4666:4666:4666) (4783:4783:4783))
        (PORT d[2] (7583:7583:7583) (7420:7420:7420))
        (PORT d[3] (2760:2760:2760) (2938:2938:2938))
        (PORT d[4] (3714:3714:3714) (3828:3828:3828))
        (PORT d[5] (5444:5444:5444) (5464:5464:5464))
        (PORT d[6] (5414:5414:5414) (5436:5436:5436))
        (PORT d[7] (3469:3469:3469) (3677:3677:3677))
        (PORT d[8] (3209:3209:3209) (3382:3382:3382))
        (PORT d[9] (5178:5178:5178) (5215:5215:5215))
        (PORT d[10] (3699:3699:3699) (3977:3977:3977))
        (PORT d[11] (4000:4000:4000) (4130:4130:4130))
        (PORT d[12] (3832:3832:3832) (4015:4015:4015))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT stall (3680:3680:3680) (3552:3552:3552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1582:1582:1582))
        (PORT datab (3078:3078:3078) (3118:3118:3118))
        (PORT datac (1439:1439:1439) (1507:1507:1507))
        (PORT datad (2611:2611:2611) (2740:2740:2740))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6409:6409:6409) (6972:6972:6972))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6520:6520:6520) (6542:6542:6542))
        (PORT d[1] (4957:4957:4957) (5140:5140:5140))
        (PORT d[2] (3368:3368:3368) (3515:3515:3515))
        (PORT d[3] (5440:5440:5440) (5622:5622:5622))
        (PORT d[4] (5064:5064:5064) (5334:5334:5334))
        (PORT d[5] (9046:9046:9046) (9285:9285:9285))
        (PORT d[6] (9894:9894:9894) (10156:10156:10156))
        (PORT d[7] (3678:3678:3678) (3952:3952:3952))
        (PORT d[8] (3325:3325:3325) (3470:3470:3470))
        (PORT d[9] (8374:8374:8374) (8554:8554:8554))
        (PORT d[10] (4727:4727:4727) (4937:4937:4937))
        (PORT d[11] (5310:5310:5310) (5541:5541:5541))
        (PORT d[12] (7224:7224:7224) (7396:7396:7396))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2698:2698:2698))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3778:3778:3778))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7016:7016:7016) (7060:7060:7060))
        (PORT d[1] (4399:4399:4399) (4492:4492:4492))
        (PORT d[2] (5174:5174:5174) (5322:5322:5322))
        (PORT d[3] (4629:4629:4629) (4747:4747:4747))
        (PORT d[4] (3688:3688:3688) (3760:3760:3760))
        (PORT d[5] (3400:3400:3400) (3483:3483:3483))
        (PORT d[6] (5741:5741:5741) (5995:5995:5995))
        (PORT d[7] (4341:4341:4341) (4640:4640:4640))
        (PORT d[8] (3664:3664:3664) (3898:3898:3898))
        (PORT d[9] (4098:4098:4098) (4171:4171:4171))
        (PORT d[10] (7017:7017:7017) (7018:7018:7018))
        (PORT d[11] (8250:8250:8250) (8298:8298:8298))
        (PORT d[12] (3361:3361:3361) (3490:3490:3490))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT stall (2841:2841:2841) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (5641:5641:5641))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (5714:5714:5714))
        (PORT d[1] (2872:2872:2872) (3069:3069:3069))
        (PORT d[2] (3491:3491:3491) (3561:3561:3561))
        (PORT d[3] (5530:5530:5530) (5767:5767:5767))
        (PORT d[4] (2701:2701:2701) (2842:2842:2842))
        (PORT d[5] (4481:4481:4481) (4456:4456:4456))
        (PORT d[6] (4321:4321:4321) (4294:4294:4294))
        (PORT d[7] (2207:2207:2207) (2265:2265:2265))
        (PORT d[8] (8127:8127:8127) (8048:8048:8048))
        (PORT d[9] (9428:9428:9428) (9271:9271:9271))
        (PORT d[10] (5894:5894:5894) (5880:5880:5880))
        (PORT d[11] (2275:2275:2275) (2327:2327:2327))
        (PORT d[12] (3045:3045:3045) (3065:3065:3065))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2514:2514:2514))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3775:3775:3775))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2988:2988:2988))
        (PORT d[1] (5828:5828:5828) (5930:5930:5930))
        (PORT d[2] (3027:3027:3027) (2951:2951:2951))
        (PORT d[3] (2702:2702:2702) (2808:2808:2808))
        (PORT d[4] (3270:3270:3270) (3253:3253:3253))
        (PORT d[5] (4777:4777:4777) (4995:4995:4995))
        (PORT d[6] (4358:4358:4358) (4603:4603:4603))
        (PORT d[7] (2523:2523:2523) (2613:2613:2613))
        (PORT d[8] (2207:2207:2207) (2241:2241:2241))
        (PORT d[9] (2975:2975:2975) (2907:2907:2907))
        (PORT d[10] (3486:3486:3486) (3661:3661:3661))
        (PORT d[11] (3276:3276:3276) (3198:3198:3198))
        (PORT d[12] (3675:3675:3675) (3837:3837:3837))
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (PORT stall (3227:3227:3227) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1581:1581:1581))
        (PORT datab (2565:2565:2565) (2658:2658:2658))
        (PORT datac (1443:1443:1443) (1511:1511:1511))
        (PORT datad (1720:1720:1720) (1702:1702:1702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6071:6071:6071) (6627:6627:6627))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8771:8771:8771) (8637:8637:8637))
        (PORT d[1] (5934:5934:5934) (6273:6273:6273))
        (PORT d[2] (5180:5180:5180) (5361:5361:5361))
        (PORT d[3] (5166:5166:5166) (5389:5389:5389))
        (PORT d[4] (3849:3849:3849) (4059:4059:4059))
        (PORT d[5] (7432:7432:7432) (7542:7542:7542))
        (PORT d[6] (7270:7270:7270) (7408:7408:7408))
        (PORT d[7] (3259:3259:3259) (3430:3430:3430))
        (PORT d[8] (8451:8451:8451) (8618:8618:8618))
        (PORT d[9] (12254:12254:12254) (11971:11971:11971))
        (PORT d[10] (6954:6954:6954) (7115:7115:7115))
        (PORT d[11] (5283:5283:5283) (5465:5465:5465))
        (PORT d[12] (7658:7658:7658) (7779:7779:7779))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3347:3347:3347))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (4399:4399:4399))
        (PORT d[1] (5852:5852:5852) (5987:5987:5987))
        (PORT d[2] (8895:8895:8895) (8726:8726:8726))
        (PORT d[3] (2683:2683:2683) (2816:2816:2816))
        (PORT d[4] (3462:3462:3462) (3548:3548:3548))
        (PORT d[5] (3817:3817:3817) (3933:3933:3933))
        (PORT d[6] (6094:6094:6094) (6149:6149:6149))
        (PORT d[7] (3461:3461:3461) (3675:3675:3675))
        (PORT d[8] (3167:3167:3167) (3353:3353:3353))
        (PORT d[9] (3720:3720:3720) (3887:3887:3887))
        (PORT d[10] (4927:4927:4927) (5187:5187:5187))
        (PORT d[11] (3606:3606:3606) (3701:3701:3701))
        (PORT d[12] (4133:4133:4133) (4310:4310:4310))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT stall (3647:3647:3647) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5514:5514:5514))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11021:11021:11021) (10661:10661:10661))
        (PORT d[1] (4441:4441:4441) (4768:4768:4768))
        (PORT d[2] (4512:4512:4512) (4709:4709:4709))
        (PORT d[3] (6513:6513:6513) (6709:6709:6709))
        (PORT d[4] (4503:4503:4503) (4755:4755:4755))
        (PORT d[5] (7329:7329:7329) (7413:7413:7413))
        (PORT d[6] (8263:8263:8263) (8246:8246:8246))
        (PORT d[7] (6480:6480:6480) (6744:6744:6744))
        (PORT d[8] (10149:10149:10149) (10313:10313:10313))
        (PORT d[9] (10356:10356:10356) (10040:10040:10040))
        (PORT d[10] (4819:4819:4819) (5104:5104:5104))
        (PORT d[11] (4796:4796:4796) (4971:4971:4971))
        (PORT d[12] (7601:7601:7601) (7711:7711:7711))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3244:3244:3244))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4358:4358:4358))
        (PORT d[1] (6816:6816:6816) (6972:6972:6972))
        (PORT d[2] (8182:8182:8182) (8192:8192:8192))
        (PORT d[3] (3482:3482:3482) (3680:3680:3680))
        (PORT d[4] (7317:7317:7317) (7255:7255:7255))
        (PORT d[5] (7600:7600:7600) (7670:7670:7670))
        (PORT d[6] (4177:4177:4177) (4313:4313:4313))
        (PORT d[7] (3031:3031:3031) (3156:3156:3156))
        (PORT d[8] (3399:3399:3399) (3529:3529:3529))
        (PORT d[9] (3899:3899:3899) (3988:3988:3988))
        (PORT d[10] (3184:3184:3184) (3400:3400:3400))
        (PORT d[11] (8397:8397:8397) (8244:8244:8244))
        (PORT d[12] (5087:5087:5087) (5258:5258:5258))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
        (PORT stall (4562:4562:4562) (4347:4347:4347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2598:2598:2598) (2676:2676:2676))
        (PORT datab (2485:2485:2485) (2534:2534:2534))
        (PORT datac (1443:1443:1443) (1511:1511:1511))
        (PORT datad (1462:1462:1462) (1526:1526:1526))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5709:5709:5709) (6226:6226:6226))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10800:10800:10800) (10627:10627:10627))
        (PORT d[1] (7361:7361:7361) (7686:7686:7686))
        (PORT d[2] (2926:2926:2926) (3030:3030:3030))
        (PORT d[3] (6193:6193:6193) (6409:6409:6409))
        (PORT d[4] (4880:4880:4880) (5089:5089:5089))
        (PORT d[5] (8881:8881:8881) (8986:8986:8986))
        (PORT d[6] (8966:8966:8966) (9064:9064:9064))
        (PORT d[7] (4285:4285:4285) (4448:4448:4448))
        (PORT d[8] (9876:9876:9876) (10033:10033:10033))
        (PORT d[9] (9829:9829:9829) (10005:10005:10005))
        (PORT d[10] (6192:6192:6192) (6403:6403:6403))
        (PORT d[11] (7087:7087:7087) (7303:7303:7303))
        (PORT d[12] (8548:8548:8548) (8705:8705:8705))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2604:2604:2604))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5745:5745:5745))
        (PORT d[1] (5179:5179:5179) (5302:5302:5302))
        (PORT d[2] (6646:6646:6646) (6806:6806:6806))
        (PORT d[3] (2309:2309:2309) (2401:2401:2401))
        (PORT d[4] (4112:4112:4112) (4197:4197:4197))
        (PORT d[5] (4733:4733:4733) (4835:4835:4835))
        (PORT d[6] (6141:6141:6141) (6431:6431:6431))
        (PORT d[7] (4207:4207:4207) (4414:4414:4414))
        (PORT d[8] (3544:3544:3544) (3730:3730:3730))
        (PORT d[9] (4063:4063:4063) (4190:4190:4190))
        (PORT d[10] (4378:4378:4378) (4652:4652:4652))
        (PORT d[11] (2875:2875:2875) (2934:2934:2934))
        (PORT d[12] (3374:3374:3374) (3510:3510:3510))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT stall (2812:2812:2812) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (5115:5115:5115))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9148:9148:9148) (9014:9014:9014))
        (PORT d[1] (3945:3945:3945) (4139:4139:4139))
        (PORT d[2] (3440:3440:3440) (3631:3631:3631))
        (PORT d[3] (5450:5450:5450) (5612:5612:5612))
        (PORT d[4] (2641:2641:2641) (2729:2729:2729))
        (PORT d[5] (8716:8716:8716) (8726:8726:8726))
        (PORT d[6] (6427:6427:6427) (6502:6502:6502))
        (PORT d[7] (4111:4111:4111) (4414:4414:4414))
        (PORT d[8] (3525:3525:3525) (3432:3432:3432))
        (PORT d[9] (2619:2619:2619) (2592:2592:2592))
        (PORT d[10] (7530:7530:7530) (7578:7578:7578))
        (PORT d[11] (4219:4219:4219) (4397:4397:4397))
        (PORT d[12] (8139:8139:8139) (8226:8226:8226))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2452:2452:2452))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3766:3766:3766) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4491:4491:4491) (4618:4618:4618))
        (PORT d[1] (4960:4960:4960) (5031:5031:5031))
        (PORT d[2] (7914:7914:7914) (7868:7868:7868))
        (PORT d[3] (3549:3549:3549) (3731:3731:3731))
        (PORT d[4] (3586:3586:3586) (3492:3492:3492))
        (PORT d[5] (4544:4544:4544) (4662:4662:4662))
        (PORT d[6] (2428:2428:2428) (2558:2558:2558))
        (PORT d[7] (2180:2180:2180) (2253:2253:2253))
        (PORT d[8] (3746:3746:3746) (3847:3847:3847))
        (PORT d[9] (3458:3458:3458) (3467:3467:3467))
        (PORT d[10] (3028:3028:3028) (3107:3107:3107))
        (PORT d[11] (3696:3696:3696) (3557:3557:3557))
        (PORT d[12] (2639:2639:2639) (2562:2562:2562))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT stall (3732:3732:3732) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1582:1582:1582))
        (PORT datab (1921:1921:1921) (2014:2014:2014))
        (PORT datac (1438:1438:1438) (1505:1505:1505))
        (PORT datad (1695:1695:1695) (1653:1653:1653))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (5052:5052:5052))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2573:2573:2573))
        (PORT d[1] (5062:5062:5062) (5353:5353:5353))
        (PORT d[2] (5837:5837:5837) (6163:6163:6163))
        (PORT d[3] (2522:2522:2522) (2524:2524:2524))
        (PORT d[4] (4500:4500:4500) (4659:4659:4659))
        (PORT d[5] (2517:2517:2517) (2513:2513:2513))
        (PORT d[6] (2475:2475:2475) (2498:2498:2498))
        (PORT d[7] (6471:6471:6471) (6781:6781:6781))
        (PORT d[8] (3189:3189:3189) (3110:3110:3110))
        (PORT d[9] (2460:2460:2460) (2458:2458:2458))
        (PORT d[10] (1619:1619:1619) (1691:1691:1691))
        (PORT d[11] (4342:4342:4342) (4559:4559:4559))
        (PORT d[12] (3161:3161:3161) (3158:3158:3158))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2040:2040:2040))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3551:3551:3551))
        (PORT d[1] (4295:4295:4295) (4334:4334:4334))
        (PORT d[2] (2710:2710:2710) (2691:2691:2691))
        (PORT d[3] (2516:2516:2516) (2491:2491:2491))
        (PORT d[4] (4246:4246:4246) (4378:4378:4378))
        (PORT d[5] (2173:2173:2173) (2123:2123:2123))
        (PORT d[6] (2991:2991:2991) (3098:3098:3098))
        (PORT d[7] (2971:2971:2971) (3136:3136:3136))
        (PORT d[8] (2363:2363:2363) (2312:2312:2312))
        (PORT d[9] (3474:3474:3474) (3536:3536:3536))
        (PORT d[10] (2608:2608:2608) (2541:2541:2541))
        (PORT d[11] (3182:3182:3182) (3163:3163:3163))
        (PORT d[12] (4119:4119:4119) (4294:4294:4294))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT stall (2907:2907:2907) (2940:2940:2940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (4264:4264:4264))
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5180:5180:5180))
        (PORT d[1] (4846:4846:4846) (5214:5214:5214))
        (PORT d[2] (4635:4635:4635) (4946:4946:4946))
        (PORT d[3] (4192:4192:4192) (4455:4455:4455))
        (PORT d[4] (3354:3354:3354) (3497:3497:3497))
        (PORT d[5] (8776:8776:8776) (8972:8972:8972))
        (PORT d[6] (10390:10390:10390) (10850:10850:10850))
        (PORT d[7] (5116:5116:5116) (5481:5481:5481))
        (PORT d[8] (6945:6945:6945) (6903:6903:6903))
        (PORT d[9] (6127:6127:6127) (6168:6168:6168))
        (PORT d[10] (2884:2884:2884) (3088:3088:3088))
        (PORT d[11] (4427:4427:4427) (4756:4756:4756))
        (PORT d[12] (4999:4999:4999) (5088:5088:5088))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3449:3449:3449))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4130:4130:4130))
        (PORT d[1] (5811:5811:5811) (5961:5961:5961))
        (PORT d[2] (3304:3304:3304) (3427:3427:3427))
        (PORT d[3] (4272:4272:4272) (4574:4574:4574))
        (PORT d[4] (5058:5058:5058) (5322:5322:5322))
        (PORT d[5] (6237:6237:6237) (6371:6371:6371))
        (PORT d[6] (3508:3508:3508) (3636:3636:3636))
        (PORT d[7] (4206:4206:4206) (4441:4441:4441))
        (PORT d[8] (5855:5855:5855) (5799:5799:5799))
        (PORT d[9] (4996:4996:4996) (5173:5173:5173))
        (PORT d[10] (2693:2693:2693) (2874:2874:2874))
        (PORT d[11] (6611:6611:6611) (6576:6576:6576))
        (PORT d[12] (5207:5207:5207) (5420:5420:5420))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT stall (3671:3671:3671) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1581:1581:1581))
        (PORT datab (2429:2429:2429) (2405:2405:2405))
        (PORT datac (1440:1440:1440) (1508:1508:1508))
        (PORT datad (3350:3350:3350) (3504:3504:3504))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1720:1720:1720) (1727:1727:1727))
        (PORT datad (2140:2140:2140) (2162:2162:2162))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1445:1445:1445) (1445:1445:1445))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2216:2216:2216))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1042:1042:1042))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (996:996:996) (965:965:965))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6064:6064:6064) (6630:6630:6630))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7723:7723:7723) (7708:7708:7708))
        (PORT d[1] (4910:4910:4910) (5099:5099:5099))
        (PORT d[2] (5237:5237:5237) (5462:5462:5462))
        (PORT d[3] (5738:5738:5738) (5908:5908:5908))
        (PORT d[4] (5416:5416:5416) (5688:5688:5688))
        (PORT d[5] (9372:9372:9372) (9606:9606:9606))
        (PORT d[6] (8399:8399:8399) (8639:8639:8639))
        (PORT d[7] (3977:3977:3977) (4218:4218:4218))
        (PORT d[8] (3665:3665:3665) (3804:3804:3804))
        (PORT d[9] (9064:9064:9064) (9238:9238:9238))
        (PORT d[10] (5091:5091:5091) (5298:5298:5298))
        (PORT d[11] (5318:5318:5318) (5550:5550:5550))
        (PORT d[12] (7586:7586:7586) (7742:7742:7742))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3472:3472:3472))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3760:3760:3760) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7388:7388:7388) (7429:7429:7429))
        (PORT d[1] (4762:4762:4762) (4848:4848:4848))
        (PORT d[2] (5221:5221:5221) (5359:5359:5359))
        (PORT d[3] (4651:4651:4651) (4771:4771:4771))
        (PORT d[4] (3728:3728:3728) (3810:3810:3810))
        (PORT d[5] (4192:4192:4192) (4261:4261:4261))
        (PORT d[6] (5782:5782:5782) (6042:6042:6042))
        (PORT d[7] (4661:4661:4661) (4954:4954:4954))
        (PORT d[8] (3650:3650:3650) (3884:3884:3884))
        (PORT d[9] (3267:3267:3267) (3335:3335:3335))
        (PORT d[10] (7003:7003:7003) (7004:7004:7004))
        (PORT d[11] (8271:8271:8271) (8322:8322:8322))
        (PORT d[12] (3338:3338:3338) (3464:3464:3464))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT stall (2814:2814:2814) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (5216:5216:5216))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8796:8796:8796) (8663:8663:8663))
        (PORT d[1] (3552:3552:3552) (3748:3748:3748))
        (PORT d[2] (3783:3783:3783) (3943:3943:3943))
        (PORT d[3] (5097:5097:5097) (5261:5261:5261))
        (PORT d[4] (2310:2310:2310) (2391:2391:2391))
        (PORT d[5] (8717:8717:8717) (8725:8725:8725))
        (PORT d[6] (7126:7126:7126) (7155:7155:7155))
        (PORT d[7] (4094:4094:4094) (4395:4395:4395))
        (PORT d[8] (3638:3638:3638) (3551:3551:3551))
        (PORT d[9] (2675:2675:2675) (2657:2657:2657))
        (PORT d[10] (7194:7194:7194) (7247:7247:7247))
        (PORT d[11] (3892:3892:3892) (4073:4073:4073))
        (PORT d[12] (7801:7801:7801) (7895:7895:7895))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2079:2079:2079))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3789:3789:3789))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4605:4605:4605))
        (PORT d[1] (4658:4658:4658) (4732:4732:4732))
        (PORT d[2] (7550:7550:7550) (7521:7521:7521))
        (PORT d[3] (3182:3182:3182) (3350:3350:3350))
        (PORT d[4] (3205:3205:3205) (3114:3114:3114))
        (PORT d[5] (4493:4493:4493) (4606:4606:4606))
        (PORT d[6] (4328:4328:4328) (4511:4511:4511))
        (PORT d[7] (3010:3010:3010) (3095:3095:3095))
        (PORT d[8] (3412:3412:3412) (3518:3518:3518))
        (PORT d[9] (3114:3114:3114) (3132:3132:3132))
        (PORT d[10] (2661:2661:2661) (2749:2749:2749))
        (PORT d[11] (3302:3302:3302) (3159:3159:3159))
        (PORT d[12] (2994:2994:2994) (2916:2916:2916))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT stall (3367:3367:3367) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1676:1676:1676))
        (PORT datab (1228:1228:1228) (1282:1282:1282))
        (PORT datac (2545:2545:2545) (2627:2627:2627))
        (PORT datad (1827:1827:1827) (1794:1794:1794))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6345:6345:6345) (6900:6900:6900))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7380:7380:7380) (7249:7249:7249))
        (PORT d[1] (5512:5512:5512) (5746:5746:5746))
        (PORT d[2] (3777:3777:3777) (3957:3957:3957))
        (PORT d[3] (3696:3696:3696) (3858:3858:3858))
        (PORT d[4] (4351:4351:4351) (4533:4533:4533))
        (PORT d[5] (7046:7046:7046) (7100:7100:7100))
        (PORT d[6] (6305:6305:6305) (6305:6305:6305))
        (PORT d[7] (4767:4767:4767) (5007:5007:5007))
        (PORT d[8] (6843:6843:6843) (6701:6701:6701))
        (PORT d[9] (5876:5876:5876) (5763:5763:5763))
        (PORT d[10] (5737:5737:5737) (5794:5794:5794))
        (PORT d[11] (3467:3467:3467) (3604:3604:3604))
        (PORT d[12] (6678:6678:6678) (6771:6771:6771))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2555:2555:2555))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2866:2866:2866))
        (PORT d[1] (5455:5455:5455) (5586:5586:5586))
        (PORT d[2] (6021:6021:6021) (5983:5983:5983))
        (PORT d[3] (5799:5799:5799) (6117:6117:6117))
        (PORT d[4] (6069:6069:6069) (5965:5965:5965))
        (PORT d[5] (4920:4920:4920) (5048:5048:5048))
        (PORT d[6] (3215:3215:3215) (3398:3398:3398))
        (PORT d[7] (2675:2675:2675) (2777:2777:2777))
        (PORT d[8] (2354:2354:2354) (2455:2455:2455))
        (PORT d[9] (3533:3533:3533) (3591:3591:3591))
        (PORT d[10] (2270:2270:2270) (2406:2406:2406))
        (PORT d[11] (6774:6774:6774) (6599:6599:6599))
        (PORT d[12] (3925:3925:3925) (4032:4032:4032))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT stall (3800:3800:3800) (3619:3619:3619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6632:6632:6632) (7182:7182:7182))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7967:7967:7967) (7803:7803:7803))
        (PORT d[1] (5515:5515:5515) (5755:5755:5755))
        (PORT d[2] (4158:4158:4158) (4334:4334:4334))
        (PORT d[3] (4041:4041:4041) (4201:4201:4201))
        (PORT d[4] (4678:4678:4678) (4855:4855:4855))
        (PORT d[5] (7393:7393:7393) (7432:7432:7432))
        (PORT d[6] (5692:5692:5692) (5739:5739:5739))
        (PORT d[7] (5172:5172:5172) (5408:5408:5408))
        (PORT d[8] (6849:6849:6849) (6708:6708:6708))
        (PORT d[9] (4638:4638:4638) (4556:4556:4556))
        (PORT d[10] (5715:5715:5715) (5769:5769:5769))
        (PORT d[11] (3475:3475:3475) (3613:3613:3613))
        (PORT d[12] (6663:6663:6663) (6746:6746:6746))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2546:2546:2546))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3516:3516:3516))
        (PORT d[1] (5501:5501:5501) (5636:5636:5636))
        (PORT d[2] (6045:6045:6045) (6010:6010:6010))
        (PORT d[3] (5834:5834:5834) (6154:6154:6154))
        (PORT d[4] (6130:6130:6130) (6030:6030:6030))
        (PORT d[5] (4622:4622:4622) (4780:4780:4780))
        (PORT d[6] (3163:3163:3163) (3342:3342:3342))
        (PORT d[7] (2687:2687:2687) (2785:2785:2785))
        (PORT d[8] (2373:2373:2373) (2474:2474:2474))
        (PORT d[9] (3520:3520:3520) (3578:3578:3578))
        (PORT d[10] (2573:2573:2573) (2690:2690:2690))
        (PORT d[11] (7044:7044:7044) (6858:6858:6858))
        (PORT d[12] (4039:4039:4039) (4159:4159:4159))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT stall (3791:3791:3791) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1675:1675:1675))
        (PORT datab (1227:1227:1227) (1282:1282:1282))
        (PORT datac (2920:2920:2920) (3023:3023:3023))
        (PORT datad (2460:2460:2460) (2508:2508:2508))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1018:1018:1018) (1001:1001:1001))
        (PORT datad (1077:1077:1077) (1128:1128:1128))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5143:5143:5143) (5615:5615:5615))
        (PORT clk (2567:2567:2567) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2693:2693:2693))
        (PORT d[1] (2919:2919:2919) (3006:3006:3006))
        (PORT d[2] (2691:2691:2691) (2770:2770:2770))
        (PORT d[3] (3786:3786:3786) (3829:3829:3829))
        (PORT d[4] (4537:4537:4537) (4685:4685:4685))
        (PORT d[5] (3770:3770:3770) (3764:3764:3764))
        (PORT d[6] (1445:1445:1445) (1483:1483:1483))
        (PORT d[7] (3896:3896:3896) (4018:4018:4018))
        (PORT d[8] (2451:2451:2451) (2464:2464:2464))
        (PORT d[9] (2769:2769:2769) (2785:2785:2785))
        (PORT d[10] (2501:2501:2501) (2527:2527:2527))
        (PORT d[11] (1387:1387:1387) (1422:1422:1422))
        (PORT d[12] (4768:4768:4768) (4754:4754:4754))
        (PORT clk (2563:2563:2563) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2677:2677:2677))
        (PORT clk (2563:2563:2563) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4311:4311:4311))
        (PORT d[1] (1927:1927:1927) (1877:1877:1877))
        (PORT d[2] (2316:2316:2316) (2274:2274:2274))
        (PORT d[3] (1490:1490:1490) (1530:1530:1530))
        (PORT d[4] (1931:1931:1931) (1902:1902:1902))
        (PORT d[5] (2520:2520:2520) (2467:2467:2467))
        (PORT d[6] (2854:2854:2854) (3030:3030:3030))
        (PORT d[7] (1561:1561:1561) (1527:1527:1527))
        (PORT d[8] (4104:4104:4104) (4224:4224:4224))
        (PORT d[9] (2481:2481:2481) (2501:2501:2501))
        (PORT d[10] (2875:2875:2875) (3087:3087:3087))
        (PORT d[11] (1664:1664:1664) (1643:1643:1643))
        (PORT d[12] (2396:2396:2396) (2400:2400:2400))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT stall (2506:2506:2506) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (5425:5425:5425))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5698:5698:5698) (5667:5667:5667))
        (PORT d[1] (5373:5373:5373) (5644:5644:5644))
        (PORT d[2] (7048:7048:7048) (7196:7196:7196))
        (PORT d[3] (2818:2818:2818) (2879:2879:2879))
        (PORT d[4] (4979:4979:4979) (5204:5204:5204))
        (PORT d[5] (2743:2743:2743) (2749:2749:2749))
        (PORT d[6] (9626:9626:9626) (9997:9997:9997))
        (PORT d[7] (3972:3972:3972) (4218:4218:4218))
        (PORT d[8] (2517:2517:2517) (2581:2581:2581))
        (PORT d[9] (5807:5807:5807) (5781:5781:5781))
        (PORT d[10] (3172:3172:3172) (3326:3326:3326))
        (PORT d[11] (3561:3561:3561) (3782:3782:3782))
        (PORT d[12] (3088:3088:3088) (3093:3093:3093))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2493:2493:2493))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3236:3236:3236))
        (PORT d[1] (4074:4074:4074) (4041:4041:4041))
        (PORT d[2] (3992:3992:3992) (4091:4091:4091))
        (PORT d[3] (5080:5080:5080) (5246:5246:5246))
        (PORT d[4] (3879:3879:3879) (4021:4021:4021))
        (PORT d[5] (2819:2819:2819) (2761:2761:2761))
        (PORT d[6] (3191:3191:3191) (3362:3362:3362))
        (PORT d[7] (4268:4268:4268) (4560:4560:4560))
        (PORT d[8] (3114:3114:3114) (3144:3144:3144))
        (PORT d[9] (3254:3254:3254) (3279:3279:3279))
        (PORT d[10] (3856:3856:3856) (3792:3792:3792))
        (PORT d[11] (2561:2561:2561) (2526:2526:2526))
        (PORT d[12] (3387:3387:3387) (3517:3517:3517))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (PORT stall (2345:2345:2345) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1213:1213:1213))
        (PORT datab (2226:2226:2226) (2149:2149:2149))
        (PORT datac (813:813:813) (876:876:876))
        (PORT datad (918:918:918) (994:994:994))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4704:4704:4704))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6032:6032:6032) (6072:6072:6072))
        (PORT d[1] (5218:5218:5218) (5560:5560:5560))
        (PORT d[2] (5295:5295:5295) (5568:5568:5568))
        (PORT d[3] (4497:4497:4497) (4743:4743:4743))
        (PORT d[4] (4860:4860:4860) (5011:5011:5011))
        (PORT d[5] (6571:6571:6571) (6452:6452:6452))
        (PORT d[6] (10734:10734:10734) (11196:11196:11196))
        (PORT d[7] (5122:5122:5122) (5430:5430:5430))
        (PORT d[8] (6390:6390:6390) (6326:6326:6326))
        (PORT d[9] (4004:4004:4004) (3967:3967:3967))
        (PORT d[10] (3561:3561:3561) (3723:3723:3723))
        (PORT d[11] (5033:5033:5033) (5289:5289:5289))
        (PORT d[12] (5413:5413:5413) (5474:5474:5474))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2799:2799:2799))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5061:5061:5061))
        (PORT d[1] (5804:5804:5804) (5923:5923:5923))
        (PORT d[2] (3932:3932:3932) (4017:4017:4017))
        (PORT d[3] (5462:5462:5462) (5811:5811:5811))
        (PORT d[4] (5396:5396:5396) (5618:5618:5618))
        (PORT d[5] (6388:6388:6388) (6248:6248:6248))
        (PORT d[6] (3984:3984:3984) (4057:4057:4057))
        (PORT d[7] (4621:4621:4621) (4862:4862:4862))
        (PORT d[8] (4430:4430:4430) (4461:4461:4461))
        (PORT d[9] (5751:5751:5751) (5892:5892:5892))
        (PORT d[10] (2525:2525:2525) (2610:2610:2610))
        (PORT d[11] (4483:4483:4483) (4513:4513:4513))
        (PORT d[12] (3844:3844:3844) (4024:4024:4024))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
        (PORT stall (2807:2807:2807) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6041:6041:6041) (6595:6595:6595))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9190:9190:9190) (9138:9138:9138))
        (PORT d[1] (3233:3233:3233) (3414:3414:3414))
        (PORT d[2] (4901:4901:4901) (5060:5060:5060))
        (PORT d[3] (5199:5199:5199) (5407:5407:5407))
        (PORT d[4] (3526:3526:3526) (3736:3736:3736))
        (PORT d[5] (8545:8545:8545) (8645:8645:8645))
        (PORT d[6] (8347:8347:8347) (8547:8547:8547))
        (PORT d[7] (2854:2854:2854) (3026:3026:3026))
        (PORT d[8] (3127:3127:3127) (3288:3288:3288))
        (PORT d[9] (7175:7175:7175) (7367:7367:7367))
        (PORT d[10] (5837:5837:5837) (5970:5970:5970))
        (PORT d[11] (3028:3028:3028) (3149:3149:3149))
        (PORT d[12] (5850:5850:5850) (6025:6025:6025))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2385:2385:2385))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1847:1847:1847))
        (PORT d[1] (2680:2680:2680) (2606:2606:2606))
        (PORT d[2] (5759:5759:5759) (5840:5840:5840))
        (PORT d[3] (1790:1790:1790) (1822:1822:1822))
        (PORT d[4] (2606:2606:2606) (2625:2625:2625))
        (PORT d[5] (3055:3055:3055) (3031:3031:3031))
        (PORT d[6] (4793:4793:4793) (5074:5074:5074))
        (PORT d[7] (3808:3808:3808) (3977:3977:3977))
        (PORT d[8] (3485:3485:3485) (3626:3626:3626))
        (PORT d[9] (2519:2519:2519) (2549:2549:2549))
        (PORT d[10] (3811:3811:3811) (4007:4007:4007))
        (PORT d[11] (3062:3062:3062) (3071:3071:3071))
        (PORT d[12] (2865:2865:2865) (2911:2911:2911))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT stall (2144:2144:2144) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1046:1046:1046))
        (PORT datab (1830:1830:1830) (1877:1877:1877))
        (PORT datac (814:814:814) (877:877:877))
        (PORT datad (1617:1617:1617) (1512:1512:1512))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (6814:6814:6814))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7707:7707:7707) (7650:7650:7650))
        (PORT d[1] (6157:6157:6157) (6422:6422:6422))
        (PORT d[2] (3075:3075:3075) (3233:3233:3233))
        (PORT d[3] (5460:5460:5460) (5624:5624:5624))
        (PORT d[4] (5558:5558:5558) (5779:5779:5779))
        (PORT d[5] (7113:7113:7113) (7210:7210:7210))
        (PORT d[6] (7139:7139:7139) (7215:7215:7215))
        (PORT d[7] (2529:2529:2529) (2669:2669:2669))
        (PORT d[8] (10097:10097:10097) (10240:10240:10240))
        (PORT d[9] (10488:10488:10488) (10294:10294:10294))
        (PORT d[10] (6898:6898:6898) (7020:7020:7020))
        (PORT d[11] (2922:2922:2922) (3018:3018:3018))
        (PORT d[12] (7760:7760:7760) (7851:7851:7851))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2486:2486:2486))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4470:4470:4470))
        (PORT d[1] (5822:5822:5822) (5915:5915:5915))
        (PORT d[2] (7253:7253:7253) (7168:7168:7168))
        (PORT d[3] (4316:4316:4316) (4522:4522:4522))
        (PORT d[4] (4220:4220:4220) (4357:4357:4357))
        (PORT d[5] (4266:4266:4266) (4430:4430:4430))
        (PORT d[6] (6441:6441:6441) (6417:6417:6417))
        (PORT d[7] (3357:3357:3357) (3485:3485:3485))
        (PORT d[8] (2733:2733:2733) (2842:2842:2842))
        (PORT d[9] (4652:4652:4652) (4745:4745:4745))
        (PORT d[10] (5419:5419:5419) (5634:5634:5634))
        (PORT d[11] (2847:2847:2847) (2915:2915:2915))
        (PORT d[12] (3464:3464:3464) (3617:3617:3617))
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (PORT stall (3364:3364:3364) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4678:4678:4678) (5114:5114:5114))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4672:4672:4672))
        (PORT d[1] (6715:6715:6715) (7065:7065:7065))
        (PORT d[2] (3847:3847:3847) (4068:4068:4068))
        (PORT d[3] (5441:5441:5441) (5658:5658:5658))
        (PORT d[4] (3558:3558:3558) (3623:3623:3623))
        (PORT d[5] (9440:9440:9440) (9450:9450:9450))
        (PORT d[6] (5621:5621:5621) (5677:5677:5677))
        (PORT d[7] (3643:3643:3643) (3900:3900:3900))
        (PORT d[8] (4247:4247:4247) (4155:4155:4155))
        (PORT d[9] (2264:2264:2264) (2234:2234:2234))
        (PORT d[10] (5311:5311:5311) (5450:5450:5450))
        (PORT d[11] (4602:4602:4602) (4794:4794:4794))
        (PORT d[12] (6807:6807:6807) (6858:6858:6858))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2225:2225:2225))
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3778:3778:3778) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4343:4343:4343))
        (PORT d[1] (6148:6148:6148) (6243:6243:6243))
        (PORT d[2] (5738:5738:5738) (5814:5814:5814))
        (PORT d[3] (4004:4004:4004) (4306:4306:4306))
        (PORT d[4] (5268:5268:5268) (5433:5433:5433))
        (PORT d[5] (5271:5271:5271) (5388:5388:5388))
        (PORT d[6] (3030:3030:3030) (3106:3106:3106))
        (PORT d[7] (4113:4113:4113) (4188:4188:4188))
        (PORT d[8] (3107:3107:3107) (3240:3240:3240))
        (PORT d[9] (2888:2888:2888) (2799:2799:2799))
        (PORT d[10] (1768:1768:1768) (1817:1817:1817))
        (PORT d[11] (4396:4396:4396) (4250:4250:4250))
        (PORT d[12] (2630:2630:2630) (2542:2542:2542))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
        (PORT stall (3626:3626:3626) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1047:1047:1047))
        (PORT datab (1886:1886:1886) (1963:1963:1963))
        (PORT datac (1690:1690:1690) (1750:1750:1750))
        (PORT datad (1016:1016:1016) (1061:1061:1061))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (881:881:881))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (742:742:742) (796:796:796))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5483:5483:5483) (5973:5973:5973))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8965:8965:8965) (8646:8646:8646))
        (PORT d[1] (4013:4013:4013) (4300:4300:4300))
        (PORT d[2] (3795:3795:3795) (4020:4020:4020))
        (PORT d[3] (4338:4338:4338) (4554:4554:4554))
        (PORT d[4] (3732:3732:3732) (3938:3938:3938))
        (PORT d[5] (6855:6855:6855) (6901:6901:6901))
        (PORT d[6] (6515:6515:6515) (6513:6513:6513))
        (PORT d[7] (4703:4703:4703) (4969:4969:4969))
        (PORT d[8] (8371:8371:8371) (8551:8551:8551))
        (PORT d[9] (7487:7487:7487) (7247:7247:7247))
        (PORT d[10] (5510:5510:5510) (5566:5566:5566))
        (PORT d[11] (3749:3749:3749) (3938:3938:3938))
        (PORT d[12] (6227:6227:6227) (6345:6345:6345))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3850:3850:3850))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2970:2970:2970))
        (PORT d[1] (5438:5438:5438) (5595:5595:5595))
        (PORT d[2] (6749:6749:6749) (6753:6753:6753))
        (PORT d[3] (3498:3498:3498) (3732:3732:3732))
        (PORT d[4] (7310:7310:7310) (7279:7279:7279))
        (PORT d[5] (6592:6592:6592) (6675:6675:6675))
        (PORT d[6] (3096:3096:3096) (3238:3238:3238))
        (PORT d[7] (3027:3027:3027) (3184:3184:3184))
        (PORT d[8] (3457:3457:3457) (3607:3607:3607))
        (PORT d[9] (5922:5922:5922) (5879:5879:5879))
        (PORT d[10] (2739:2739:2739) (2909:2909:2909))
        (PORT d[11] (7654:7654:7654) (7547:7547:7547))
        (PORT d[12] (4407:4407:4407) (4571:4571:4571))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT stall (4635:4635:4635) (4388:4388:4388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6307:6307:6307) (6837:6837:6837))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5459:5459:5459) (5409:5409:5409))
        (PORT d[1] (3788:3788:3788) (4066:4066:4066))
        (PORT d[2] (3879:3879:3879) (4120:4120:4120))
        (PORT d[3] (3917:3917:3917) (4083:4083:4083))
        (PORT d[4] (3479:3479:3479) (3676:3676:3676))
        (PORT d[5] (4680:4680:4680) (4663:4663:4663))
        (PORT d[6] (6379:6379:6379) (6491:6491:6491))
        (PORT d[7] (3275:3275:3275) (3489:3489:3489))
        (PORT d[8] (5645:5645:5645) (5589:5589:5589))
        (PORT d[9] (8331:8331:8331) (8162:8162:8162))
        (PORT d[10] (4713:4713:4713) (4719:4719:4719))
        (PORT d[11] (3459:3459:3459) (3596:3596:3596))
        (PORT d[12] (5321:5321:5321) (5428:5428:5428))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3224:3224:3224))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3788:3788:3788))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2692:2692:2692))
        (PORT d[1] (4552:4552:4552) (4587:4587:4587))
        (PORT d[2] (4972:4972:4972) (4902:4902:4902))
        (PORT d[3] (4246:4246:4246) (4505:4505:4505))
        (PORT d[4] (4227:4227:4227) (4388:4388:4388))
        (PORT d[5] (5746:5746:5746) (5746:5746:5746))
        (PORT d[6] (4497:4497:4497) (4427:4427:4427))
        (PORT d[7] (2790:2790:2790) (2843:2843:2843))
        (PORT d[8] (3463:3463:3463) (3634:3634:3634))
        (PORT d[9] (4678:4678:4678) (4622:4622:4622))
        (PORT d[10] (3521:3521:3521) (3768:3768:3768))
        (PORT d[11] (4638:4638:4638) (4572:4572:4572))
        (PORT d[12] (3220:3220:3220) (3323:3323:3323))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
        (PORT stall (3843:3843:3843) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1046:1046:1046))
        (PORT datab (2920:2920:2920) (3049:3049:3049))
        (PORT datac (814:814:814) (878:878:878))
        (PORT datad (2048:2048:2048) (2053:2053:2053))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5970:5970:5970) (6516:6516:6516))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6137:6137:6137) (6088:6088:6088))
        (PORT d[1] (4467:4467:4467) (4738:4738:4738))
        (PORT d[2] (5368:5368:5368) (5603:5603:5603))
        (PORT d[3] (3754:3754:3754) (3940:3940:3940))
        (PORT d[4] (4548:4548:4548) (4744:4744:4744))
        (PORT d[5] (5408:5408:5408) (5397:5397:5397))
        (PORT d[6] (5768:5768:5768) (5720:5720:5720))
        (PORT d[7] (4359:4359:4359) (4564:4564:4564))
        (PORT d[8] (8467:8467:8467) (8636:8636:8636))
        (PORT d[9] (8446:8446:8446) (8284:8284:8284))
        (PORT d[10] (5502:5502:5502) (5504:5504:5504))
        (PORT d[11] (3870:3870:3870) (4024:4024:4024))
        (PORT d[12] (6285:6285:6285) (6387:6387:6387))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2720:2720:2720))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3827:3827:3827))
        (PORT d[1] (4674:4674:4674) (4716:4716:4716))
        (PORT d[2] (5655:5655:5655) (5586:5586:5586))
        (PORT d[3] (2229:2229:2229) (2334:2334:2334))
        (PORT d[4] (4845:4845:4845) (5000:5000:5000))
        (PORT d[5] (3583:3583:3583) (3722:3722:3722))
        (PORT d[6] (3365:3365:3365) (3595:3595:3595))
        (PORT d[7] (2939:2939:2939) (3060:3060:3060))
        (PORT d[8] (2739:2739:2739) (2839:2839:2839))
        (PORT d[9] (4208:4208:4208) (4144:4144:4144))
        (PORT d[10] (3182:3182:3182) (3403:3403:3403))
        (PORT d[11] (3970:3970:3970) (3916:3916:3916))
        (PORT d[12] (3473:3473:3473) (3543:3543:3543))
        (PORT clk (2516:2516:2516) (2546:2546:2546))
        (PORT stall (3441:3441:3441) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5478:5478:5478) (5924:5924:5924))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6028:6028:6028) (5998:5998:5998))
        (PORT d[1] (4381:4381:4381) (4647:4647:4647))
        (PORT d[2] (3476:3476:3476) (3546:3546:3546))
        (PORT d[3] (2500:2500:2500) (2587:2587:2587))
        (PORT d[4] (2748:2748:2748) (2895:2895:2895))
        (PORT d[5] (4754:4754:4754) (4729:4729:4729))
        (PORT d[6] (4620:4620:4620) (4585:4585:4585))
        (PORT d[7] (2580:2580:2580) (2641:2641:2641))
        (PORT d[8] (4974:4974:4974) (4883:4883:4883))
        (PORT d[9] (9721:9721:9721) (9555:9555:9555))
        (PORT d[10] (2519:2519:2519) (2530:2530:2530))
        (PORT d[11] (2254:2254:2254) (2305:2305:2305))
        (PORT d[12] (2710:2710:2710) (2743:2743:2743))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2020:2020:2020))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3786:3786:3786))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1529:1529:1529))
        (PORT d[1] (6150:6150:6150) (6251:6251:6251))
        (PORT d[2] (3020:3020:3020) (2943:2943:2943))
        (PORT d[3] (2372:2372:2372) (2510:2510:2510))
        (PORT d[4] (2530:2530:2530) (2521:2521:2521))
        (PORT d[5] (3553:3553:3553) (3690:3690:3690))
        (PORT d[6] (3218:3218:3218) (3140:3140:3140))
        (PORT d[7] (2089:2089:2089) (2097:2097:2097))
        (PORT d[8] (2251:2251:2251) (2290:2290:2290))
        (PORT d[9] (2954:2954:2954) (2884:2884:2884))
        (PORT d[10] (3492:3492:3492) (3667:3667:3667))
        (PORT d[11] (3281:3281:3281) (3205:3205:3205))
        (PORT d[12] (4044:4044:4044) (4199:4199:4199))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT stall (2816:2816:2816) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1044:1044:1044))
        (PORT datab (2311:2311:2311) (2338:2338:2338))
        (PORT datac (819:819:819) (883:883:883))
        (PORT datad (2293:2293:2293) (2295:2295:2295))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (263:263:263) (289:289:289))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7160:7160:7160) (7710:7710:7710))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6613:6613:6613) (6616:6616:6616))
        (PORT d[1] (4225:4225:4225) (4406:4406:4406))
        (PORT d[2] (4563:4563:4563) (4791:4791:4791))
        (PORT d[3] (4704:4704:4704) (4889:4889:4889))
        (PORT d[4] (4353:4353:4353) (4617:4617:4617))
        (PORT d[5] (8645:8645:8645) (8886:8886:8886))
        (PORT d[6] (9220:9220:9220) (9494:9494:9494))
        (PORT d[7] (3947:3947:3947) (4186:4186:4186))
        (PORT d[8] (8056:8056:8056) (8154:8154:8154))
        (PORT d[9] (7483:7483:7483) (7695:7695:7695))
        (PORT d[10] (3978:3978:3978) (4188:4188:4188))
        (PORT d[11] (4805:4805:4805) (5009:5009:5009))
        (PORT d[12] (6462:6462:6462) (6635:6635:6635))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4066:4066:4066))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6251:6251:6251) (6289:6289:6289))
        (PORT d[1] (6008:6008:6008) (6071:6071:6071))
        (PORT d[2] (4442:4442:4442) (4584:4584:4584))
        (PORT d[3] (3927:3927:3927) (4052:4052:4052))
        (PORT d[4] (3419:3419:3419) (3510:3510:3510))
        (PORT d[5] (3472:3472:3472) (3551:3551:3551))
        (PORT d[6] (5335:5335:5335) (5547:5547:5547))
        (PORT d[7] (4680:4680:4680) (4968:4968:4968))
        (PORT d[8] (3985:3985:3985) (4249:4249:4249))
        (PORT d[9] (3716:3716:3716) (3789:3789:3789))
        (PORT d[10] (4345:4345:4345) (4578:4578:4578))
        (PORT d[11] (7568:7568:7568) (7621:7621:7621))
        (PORT d[12] (4408:4408:4408) (4558:4558:4558))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (PORT stall (2847:2847:2847) (2760:2760:2760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6397:6397:6397) (6959:6959:6959))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6547:6547:6547) (6570:6570:6570))
        (PORT d[1] (4930:4930:4930) (5112:5112:5112))
        (PORT d[2] (3973:3973:3973) (4109:4109:4109))
        (PORT d[3] (5383:5383:5383) (5561:5561:5561))
        (PORT d[4] (5399:5399:5399) (5668:5668:5668))
        (PORT d[5] (9334:9334:9334) (9564:9564:9564))
        (PORT d[6] (8080:8080:8080) (8327:8327:8327))
        (PORT d[7] (3933:3933:3933) (4172:4172:4172))
        (PORT d[8] (8738:8738:8738) (8832:8832:8832))
        (PORT d[9] (8407:8407:8407) (8589:8589:8589))
        (PORT d[10] (4785:4785:4785) (5000:5000:5000))
        (PORT d[11] (5286:5286:5286) (5514:5514:5514))
        (PORT d[12] (7197:7197:7197) (7364:7364:7364))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2987:2987:2987))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3783:3783:3783))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7276:7276:7276) (7312:7312:7312))
        (PORT d[1] (4756:4756:4756) (4842:4842:4842))
        (PORT d[2] (5182:5182:5182) (5332:5332:5332))
        (PORT d[3] (4669:4669:4669) (4787:4787:4787))
        (PORT d[4] (3696:3696:3696) (3776:3776:3776))
        (PORT d[5] (4160:4160:4160) (4226:4226:4226))
        (PORT d[6] (5724:5724:5724) (5977:5977:5977))
        (PORT d[7] (4624:4624:4624) (4916:4916:4916))
        (PORT d[8] (3632:3632:3632) (3864:3864:3864))
        (PORT d[9] (3211:3211:3211) (3273:3273:3273))
        (PORT d[10] (3622:3622:3622) (3868:3868:3868))
        (PORT d[11] (8290:8290:8290) (8341:8341:8341))
        (PORT d[12] (3337:3337:3337) (3463:3463:3463))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT stall (2777:2777:2777) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1737:1737:1737))
        (PORT datab (1377:1377:1377) (1432:1432:1432))
        (PORT datac (2175:2175:2175) (2264:2264:2264))
        (PORT datad (2526:2526:2526) (2616:2616:2616))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1016:1016:1016) (990:990:990))
        (PORT datad (746:746:746) (801:801:801))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (5182:5182:5182))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9087:9087:9087) (8948:8948:8948))
        (PORT d[1] (4166:4166:4166) (4334:4334:4334))
        (PORT d[2] (4128:4128:4128) (4276:4276:4276))
        (PORT d[3] (5455:5455:5455) (5617:5617:5617))
        (PORT d[4] (2589:2589:2589) (2672:2672:2672))
        (PORT d[5] (9093:9093:9093) (9099:9099:9099))
        (PORT d[6] (7131:7131:7131) (7159:7159:7159))
        (PORT d[7] (4382:4382:4382) (4682:4682:4682))
        (PORT d[8] (2910:2910:2910) (2831:2831:2831))
        (PORT d[9] (2643:2643:2643) (2620:2620:2620))
        (PORT d[10] (7571:7571:7571) (7620:7620:7620))
        (PORT d[11] (3895:3895:3895) (4073:4073:4073))
        (PORT d[12] (2776:2776:2776) (2725:2725:2725))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2940:2940:2940))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4646:4646:4646))
        (PORT d[1] (4606:4606:4606) (4684:4684:4684))
        (PORT d[2] (7557:7557:7557) (7528:7528:7528))
        (PORT d[3] (3170:3170:3170) (3352:3352:3352))
        (PORT d[4] (3201:3201:3201) (3097:3097:3097))
        (PORT d[5] (4531:4531:4531) (4644:4644:4644))
        (PORT d[6] (4329:4329:4329) (4512:4512:4512))
        (PORT d[7] (3017:3017:3017) (3103:3103:3103))
        (PORT d[8] (3413:3413:3413) (3519:3519:3519))
        (PORT d[9] (3438:3438:3438) (3452:3452:3452))
        (PORT d[10] (3026:3026:3026) (3106:3106:3106))
        (PORT d[11] (3641:3641:3641) (3494:3494:3494))
        (PORT d[12] (2955:2955:2955) (2873:2873:2873))
        (PORT clk (2543:2543:2543) (2575:2575:2575))
        (PORT stall (3741:3741:3741) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (5524:5524:5524))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9035:9035:9035) (8872:8872:8872))
        (PORT d[1] (3838:3838:3838) (4018:4018:4018))
        (PORT d[2] (4064:4064:4064) (4207:4207:4207))
        (PORT d[3] (5115:5115:5115) (5273:5273:5273))
        (PORT d[4] (2660:2660:2660) (2749:2749:2749))
        (PORT d[5] (8358:8358:8358) (8368:8368:8368))
        (PORT d[6] (6767:6767:6767) (6802:6802:6802))
        (PORT d[7] (4076:4076:4076) (4376:4376:4376))
        (PORT d[8] (3300:3300:3300) (3218:3218:3218))
        (PORT d[9] (3017:3017:3017) (2993:2993:2993))
        (PORT d[10] (7215:7215:7215) (7260:7260:7260))
        (PORT d[11] (3534:3534:3534) (3718:3718:3718))
        (PORT d[12] (7780:7780:7780) (7858:7858:7858))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (2958:2958:2958))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3785:3785:3785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4309:4309:4309))
        (PORT d[1] (4947:4947:4947) (5017:5017:5017))
        (PORT d[2] (7181:7181:7181) (7150:7150:7150))
        (PORT d[3] (3145:3145:3145) (3323:3323:3323))
        (PORT d[4] (3199:3199:3199) (3105:3105:3105))
        (PORT d[5] (5718:5718:5718) (5873:5873:5873))
        (PORT d[6] (3946:3946:3946) (4127:4127:4127))
        (PORT d[7] (2660:2660:2660) (2749:2749:2749))
        (PORT d[8] (3111:3111:3111) (3224:3224:3224))
        (PORT d[9] (3406:3406:3406) (3423:3423:3423))
        (PORT d[10] (2621:2621:2621) (2704:2704:2704))
        (PORT d[11] (7407:7407:7407) (7243:7243:7243))
        (PORT d[12] (3292:3292:3292) (3204:3204:3204))
        (PORT clk (2536:2536:2536) (2565:2565:2565))
        (PORT stall (3358:3358:3358) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1581:1581:1581))
        (PORT datab (1494:1494:1494) (1543:1543:1543))
        (PORT datac (1443:1443:1443) (1510:1510:1510))
        (PORT datad (2321:2321:2321) (2321:2321:2321))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5670:5670:5670))
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7904:7904:7904) (7828:7828:7828))
        (PORT d[1] (3206:3206:3206) (3387:3387:3387))
        (PORT d[2] (4462:4462:4462) (4616:4616:4616))
        (PORT d[3] (2793:2793:2793) (2826:2826:2826))
        (PORT d[4] (3539:3539:3539) (3690:3690:3690))
        (PORT d[5] (2620:2620:2620) (2628:2628:2628))
        (PORT d[6] (7563:7563:7563) (7501:7501:7501))
        (PORT d[7] (3099:3099:3099) (3223:3223:3223))
        (PORT d[8] (7637:7637:7637) (7765:7765:7765))
        (PORT d[9] (3476:3476:3476) (3500:3500:3500))
        (PORT d[10] (7237:7237:7237) (7220:7220:7220))
        (PORT d[11] (2588:2588:2588) (2658:2658:2658))
        (PORT d[12] (2106:2106:2106) (2143:2143:2143))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2164:2164:2164))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3773:3773:3773) (3805:3805:3805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5399:5399:5399) (5499:5499:5499))
        (PORT d[1] (4296:4296:4296) (4298:4298:4298))
        (PORT d[2] (2246:2246:2246) (2197:2197:2197))
        (PORT d[3] (2740:2740:2740) (2778:2778:2778))
        (PORT d[4] (2309:2309:2309) (2286:2286:2286))
        (PORT d[5] (1936:1936:1936) (1907:1907:1907))
        (PORT d[6] (3622:3622:3622) (3836:3836:3836))
        (PORT d[7] (2628:2628:2628) (2604:2604:2604))
        (PORT d[8] (3726:3726:3726) (3842:3842:3842))
        (PORT d[9] (3261:3261:3261) (3205:3205:3205))
        (PORT d[10] (3275:3275:3275) (3520:3520:3520))
        (PORT d[11] (4725:4725:4725) (4668:4668:4668))
        (PORT d[12] (4210:4210:4210) (4365:4365:4365))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT stall (2908:2908:2908) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (6547:6547:6547))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6164:6164:6164))
        (PORT d[1] (5173:5173:5173) (5481:5481:5481))
        (PORT d[2] (3819:3819:3819) (3995:3995:3995))
        (PORT d[3] (4324:4324:4324) (4490:4490:4490))
        (PORT d[4] (4503:4503:4503) (4730:4730:4730))
        (PORT d[5] (6741:6741:6741) (6671:6671:6671))
        (PORT d[6] (6985:6985:6985) (7084:7084:7084))
        (PORT d[7] (3567:3567:3567) (3764:3764:3764))
        (PORT d[8] (8997:8997:8997) (9148:9148:9148))
        (PORT d[9] (9531:9531:9531) (9345:9345:9345))
        (PORT d[10] (6215:6215:6215) (6336:6336:6336))
        (PORT d[11] (4772:4772:4772) (4893:4893:4893))
        (PORT d[12] (6302:6302:6302) (6396:6396:6396))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2896:2896:2896))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3441:3441:3441))
        (PORT d[1] (4423:4423:4423) (4522:4522:4522))
        (PORT d[2] (5756:5756:5756) (5679:5679:5679))
        (PORT d[3] (3067:3067:3067) (3267:3267:3267))
        (PORT d[4] (4466:4466:4466) (4596:4596:4596))
        (PORT d[5] (5042:5042:5042) (4986:4986:4986))
        (PORT d[6] (5088:5088:5088) (5076:5076:5076))
        (PORT d[7] (3693:3693:3693) (3834:3834:3834))
        (PORT d[8] (2708:2708:2708) (2846:2846:2846))
        (PORT d[9] (4807:4807:4807) (4803:4803:4803))
        (PORT d[10] (3976:3976:3976) (4193:4193:4193))
        (PORT d[11] (5437:5437:5437) (5568:5568:5568))
        (PORT d[12] (3998:3998:3998) (4172:4172:4172))
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (PORT stall (3421:3421:3421) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (959:959:959))
        (PORT datab (2472:2472:2472) (2518:2518:2518))
        (PORT datac (1445:1445:1445) (1513:1513:1513))
        (PORT datad (1462:1462:1462) (1526:1526:1526))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (1722:1722:1722) (1730:1730:1730))
        (PORT datad (2142:2142:2142) (2165:2165:2165))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (5400:5400:5400))
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3238:3238:3238))
        (PORT d[1] (4395:4395:4395) (4690:4690:4690))
        (PORT d[2] (5027:5027:5027) (5336:5336:5336))
        (PORT d[3] (3743:3743:3743) (3923:3923:3923))
        (PORT d[4] (3814:3814:3814) (3975:3975:3975))
        (PORT d[5] (4217:4217:4217) (4195:4195:4195))
        (PORT d[6] (10306:10306:10306) (10725:10725:10725))
        (PORT d[7] (5097:5097:5097) (5414:5414:5414))
        (PORT d[8] (4287:4287:4287) (4220:4220:4220))
        (PORT d[9] (4799:4799:4799) (4850:4850:4850))
        (PORT d[10] (2627:2627:2627) (2735:2735:2735))
        (PORT d[11] (4496:4496:4496) (4839:4839:4839))
        (PORT d[12] (5033:5033:5033) (5132:5132:5132))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2841:2841:2841))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3774:3774:3774) (3805:3805:3805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4894:4894:4894))
        (PORT d[1] (4709:4709:4709) (4791:4791:4791))
        (PORT d[2] (3627:3627:3627) (3714:3714:3714))
        (PORT d[3] (4270:4270:4270) (4515:4515:4515))
        (PORT d[4] (4304:4304:4304) (4491:4491:4491))
        (PORT d[5] (3956:3956:3956) (3884:3884:3884))
        (PORT d[6] (3007:3007:3007) (3139:3139:3139))
        (PORT d[7] (3394:3394:3394) (3603:3603:3603))
        (PORT d[8] (3086:3086:3086) (3048:3048:3048))
        (PORT d[9] (4272:4272:4272) (4373:4373:4373))
        (PORT d[10] (5045:5045:5045) (5053:5053:5053))
        (PORT d[11] (3137:3137:3137) (3109:3109:3109))
        (PORT d[12] (4950:4950:4950) (5154:5154:5154))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (PORT stall (2636:2636:2636) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5151:5151:5151) (5588:5588:5588))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8443:8443:8443) (8311:8311:8311))
        (PORT d[1] (3229:3229:3229) (3426:3426:3426))
        (PORT d[2] (3437:3437:3437) (3598:3598:3598))
        (PORT d[3] (4752:4752:4752) (4917:4917:4917))
        (PORT d[4] (2640:2640:2640) (2727:2727:2727))
        (PORT d[5] (8362:8362:8362) (8370:8370:8370))
        (PORT d[6] (6400:6400:6400) (6439:6439:6439))
        (PORT d[7] (4132:4132:4132) (4433:4433:4433))
        (PORT d[8] (3691:3691:3691) (3612:3612:3612))
        (PORT d[9] (3409:3409:3409) (3382:3382:3382))
        (PORT d[10] (6836:6836:6836) (6886:6886:6886))
        (PORT d[11] (4754:4754:4754) (4868:4868:4868))
        (PORT d[12] (7427:7427:7427) (7517:7517:7517))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2482:2482:2482))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3749:3749:3749) (3779:3779:3779))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4262:4262:4262))
        (PORT d[1] (4942:4942:4942) (5012:5012:5012))
        (PORT d[2] (7173:7173:7173) (7143:7143:7143))
        (PORT d[3] (2813:2813:2813) (2979:2979:2979))
        (PORT d[4] (3247:3247:3247) (3157:3157:3157))
        (PORT d[5] (4128:4128:4128) (4235:4235:4235))
        (PORT d[6] (3937:3937:3937) (4117:4117:4117))
        (PORT d[7] (2652:2652:2652) (2741:2741:2741))
        (PORT d[8] (3037:3037:3037) (3139:3139:3139))
        (PORT d[9] (3119:3119:3119) (3138:3138:3138))
        (PORT d[10] (1902:1902:1902) (1994:1994:1994))
        (PORT d[11] (7064:7064:7064) (6903:6903:6903))
        (PORT d[12] (5065:5065:5065) (5178:5178:5178))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
        (PORT stall (3228:3228:3228) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1671:1671:1671))
        (PORT datab (2761:2761:2761) (2761:2761:2761))
        (PORT datac (1185:1185:1185) (1236:1236:1236))
        (PORT datad (2124:2124:2124) (2152:2152:2152))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6789:6789:6789) (7347:7347:7347))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6238:6238:6238) (6267:6267:6267))
        (PORT d[1] (4586:4586:4586) (4768:4768:4768))
        (PORT d[2] (4902:4902:4902) (5128:5128:5128))
        (PORT d[3] (5051:5051:5051) (5235:5235:5235))
        (PORT d[4] (5054:5054:5054) (5318:5318:5318))
        (PORT d[5] (8987:8987:8987) (9223:9223:9223))
        (PORT d[6] (7719:7719:7719) (7970:7970:7970))
        (PORT d[7] (3735:3735:3735) (4004:4004:4004))
        (PORT d[8] (8412:8412:8412) (8509:8509:8509))
        (PORT d[9] (7801:7801:7801) (8016:8016:8016))
        (PORT d[10] (4351:4351:4351) (4563:4563:4563))
        (PORT d[11] (5252:5252:5252) (5482:5482:5482))
        (PORT d[12] (6859:6859:6859) (7034:7034:7034))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3484:3484:3484))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6913:6913:6913) (6945:6945:6945))
        (PORT d[1] (4361:4361:4361) (4436:4436:4436))
        (PORT d[2] (4784:4784:4784) (4934:4934:4934))
        (PORT d[3] (4327:4327:4327) (4454:4454:4454))
        (PORT d[4] (3349:3349:3349) (3431:3431:3431))
        (PORT d[5] (3395:3395:3395) (3472:3472:3472))
        (PORT d[6] (5661:5661:5661) (5908:5908:5908))
        (PORT d[7] (4308:4308:4308) (4607:4607:4607))
        (PORT d[8] (4900:4900:4900) (4972:4972:4972))
        (PORT d[9] (3551:3551:3551) (3607:3607:3607))
        (PORT d[10] (6661:6661:6661) (6665:6665:6665))
        (PORT d[11] (7929:7929:7929) (7983:7983:7983))
        (PORT d[12] (3320:3320:3320) (3443:3443:3443))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (PORT stall (2837:2837:2837) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5096:5096:5096) (5523:5523:5523))
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3458:3458:3458))
        (PORT d[1] (1821:1821:1821) (1826:1826:1826))
        (PORT d[2] (1124:1124:1124) (1153:1153:1153))
        (PORT d[3] (2839:2839:2839) (2915:2915:2915))
        (PORT d[4] (1286:1286:1286) (1314:1314:1314))
        (PORT d[5] (2166:2166:2166) (2182:2182:2182))
        (PORT d[6] (1441:1441:1441) (1465:1465:1465))
        (PORT d[7] (2207:2207:2207) (2223:2223:2223))
        (PORT d[8] (1982:1982:1982) (1950:1950:1950))
        (PORT d[9] (2432:2432:2432) (2423:2423:2423))
        (PORT d[10] (2259:2259:2259) (2273:2273:2273))
        (PORT d[11] (1533:1533:1533) (1549:1549:1549))
        (PORT d[12] (1549:1549:1549) (1563:1563:1563))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1626:1626:1626))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3784:3784:3784) (3816:3816:3816))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (886:886:886))
        (PORT d[1] (1480:1480:1480) (1482:1482:1482))
        (PORT d[2] (3361:3361:3361) (3291:3291:3291))
        (PORT d[3] (3068:3068:3068) (3196:3196:3196))
        (PORT d[4] (1530:1530:1530) (1523:1523:1523))
        (PORT d[5] (4287:4287:4287) (4427:4427:4427))
        (PORT d[6] (1581:1581:1581) (1577:1577:1577))
        (PORT d[7] (2123:2123:2123) (2078:2078:2078))
        (PORT d[8] (1494:1494:1494) (1493:1493:1493))
        (PORT d[9] (2582:2582:2582) (2519:2519:2519))
        (PORT d[10] (3326:3326:3326) (3444:3444:3444))
        (PORT d[11] (1979:1979:1979) (1922:1922:1922))
        (PORT d[12] (1786:1786:1786) (1760:1760:1760))
        (PORT clk (2564:2564:2564) (2596:2596:2596))
        (PORT stall (1841:1841:1841) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1676:1676:1676))
        (PORT datab (2605:2605:2605) (2684:2684:2684))
        (PORT datac (945:945:945) (923:923:923))
        (PORT datad (1381:1381:1381) (1418:1418:1418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6247:6247:6247) (6795:6795:6795))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7350:7350:7350) (7294:7294:7294))
        (PORT d[1] (5854:5854:5854) (6113:6113:6113))
        (PORT d[2] (3422:3422:3422) (3571:3571:3571))
        (PORT d[3] (5102:5102:5102) (5278:5278:5278))
        (PORT d[4] (5603:5603:5603) (5827:5827:5827))
        (PORT d[5] (6804:6804:6804) (6905:6905:6905))
        (PORT d[6] (7122:7122:7122) (7199:7199:7199))
        (PORT d[7] (2870:2870:2870) (3002:3002:3002))
        (PORT d[8] (10076:10076:10076) (10216:10216:10216))
        (PORT d[9] (10180:10180:10180) (9992:9992:9992))
        (PORT d[10] (6571:6571:6571) (6696:6696:6696))
        (PORT d[11] (5524:5524:5524) (5649:5649:5649))
        (PORT d[12] (7393:7393:7393) (7481:7481:7481))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3167:3167:3167))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4459:4459:4459))
        (PORT d[1] (5430:5430:5430) (5517:5517:5517))
        (PORT d[2] (7219:7219:7219) (7133:7133:7133))
        (PORT d[3] (3929:3929:3929) (4139:4139:4139))
        (PORT d[4] (3874:3874:3874) (4012:4012:4012))
        (PORT d[5] (4258:4258:4258) (4421:4421:4421))
        (PORT d[6] (6420:6420:6420) (6393:6393:6393))
        (PORT d[7] (3025:3025:3025) (3196:3196:3196))
        (PORT d[8] (2712:2712:2712) (2817:2817:2817))
        (PORT d[9] (4633:4633:4633) (4726:4726:4726))
        (PORT d[10] (5105:5105:5105) (5323:5323:5323))
        (PORT d[11] (3144:3144:3144) (3201:3201:3201))
        (PORT d[12] (3488:3488:3488) (3644:3644:3644))
        (PORT clk (2476:2476:2476) (2498:2498:2498))
        (PORT stall (2733:2733:2733) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4667:4667:4667))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7150:7150:7150) (7211:7211:7211))
        (PORT d[1] (6350:6350:6350) (6713:6713:6713))
        (PORT d[2] (6354:6354:6354) (6637:6637:6637))
        (PORT d[3] (4940:4940:4940) (5224:5224:5224))
        (PORT d[4] (4473:4473:4473) (4640:4640:4640))
        (PORT d[5] (7813:7813:7813) (8000:8000:8000))
        (PORT d[6] (11933:11933:11933) (12352:12352:12352))
        (PORT d[7] (5563:5563:5563) (5893:5893:5893))
        (PORT d[8] (7387:7387:7387) (7368:7368:7368))
        (PORT d[9] (5310:5310:5310) (5414:5414:5414))
        (PORT d[10] (4364:4364:4364) (4602:4602:4602))
        (PORT d[11] (5697:5697:5697) (5999:5999:5999))
        (PORT d[12] (6960:6960:6960) (7000:7000:7000))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2937:2937:2937))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (5171:5171:5171))
        (PORT d[1] (5357:5357:5357) (5474:5474:5474))
        (PORT d[2] (4789:4789:4789) (4902:4902:4902))
        (PORT d[3] (4634:4634:4634) (4882:4882:4882))
        (PORT d[4] (5819:5819:5819) (6087:6087:6087))
        (PORT d[5] (6160:6160:6160) (6249:6249:6249))
        (PORT d[6] (2672:2672:2672) (2779:2779:2779))
        (PORT d[7] (4968:4968:4968) (5202:5202:5202))
        (PORT d[8] (3937:3937:3937) (4138:4138:4138))
        (PORT d[9] (6498:6498:6498) (6684:6684:6684))
        (PORT d[10] (2346:2346:2346) (2492:2492:2492))
        (PORT d[11] (6711:6711:6711) (6662:6662:6662))
        (PORT d[12] (5360:5360:5360) (5637:5637:5637))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT stall (3294:3294:3294) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2630:2630:2630) (2643:2643:2643))
        (PORT datab (1227:1227:1227) (1281:1281:1281))
        (PORT datac (2206:2206:2206) (2295:2295:2295))
        (PORT datad (1561:1561:1561) (1622:1622:1622))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (6233:6233:6233))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6595:6595:6595) (6657:6657:6657))
        (PORT d[1] (7722:7722:7722) (8045:8045:8045))
        (PORT d[2] (3019:3019:3019) (3150:3150:3150))
        (PORT d[3] (6541:6541:6541) (6758:6758:6758))
        (PORT d[4] (4908:4908:4908) (5118:5118:5118))
        (PORT d[5] (8856:8856:8856) (8959:8959:8959))
        (PORT d[6] (8947:8947:8947) (9046:9046:9046))
        (PORT d[7] (5392:5392:5392) (5613:5613:5613))
        (PORT d[8] (9845:9845:9845) (9999:9999:9999))
        (PORT d[9] (9797:9797:9797) (9969:9969:9969))
        (PORT d[10] (6191:6191:6191) (6402:6402:6402))
        (PORT d[11] (6766:6766:6766) (6989:6989:6989))
        (PORT d[12] (8733:8733:8733) (8853:8853:8853))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2568:2568:2568))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3801:3801:3801))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5747:5747:5747))
        (PORT d[1] (5172:5172:5172) (5294:5294:5294))
        (PORT d[2] (6919:6919:6919) (7066:7066:7066))
        (PORT d[3] (2273:2273:2273) (2361:2361:2361))
        (PORT d[4] (4429:4429:4429) (4512:4512:4512))
        (PORT d[5] (3759:3759:3759) (3827:3827:3827))
        (PORT d[6] (6135:6135:6135) (6424:6424:6424))
        (PORT d[7] (4578:4578:4578) (4785:4785:4785))
        (PORT d[8] (3620:3620:3620) (3851:3851:3851))
        (PORT d[9] (4063:4063:4063) (4191:4191:4191))
        (PORT d[10] (4717:4717:4717) (4988:4988:4988))
        (PORT d[11] (3483:3483:3483) (3538:3538:3538))
        (PORT d[12] (3579:3579:3579) (3699:3699:3699))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT stall (2472:2472:2472) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (5431:5431:5431))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11703:11703:11703) (11337:11337:11337))
        (PORT d[1] (5180:5180:5180) (5510:5510:5510))
        (PORT d[2] (5581:5581:5581) (5763:5763:5763))
        (PORT d[3] (7205:7205:7205) (7400:7400:7400))
        (PORT d[4] (5210:5210:5210) (5458:5458:5458))
        (PORT d[5] (7736:7736:7736) (7886:7886:7886))
        (PORT d[6] (9311:9311:9311) (9297:9297:9297))
        (PORT d[7] (7196:7196:7196) (7458:7458:7458))
        (PORT d[8] (10819:10819:10819) (10976:10976:10976))
        (PORT d[9] (10715:10715:10715) (10399:10399:10399))
        (PORT d[10] (4473:4473:4473) (4768:4768:4768))
        (PORT d[11] (5485:5485:5485) (5655:5655:5655))
        (PORT d[12] (8688:8688:8688) (8791:8791:8791))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2186:2186:2186))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3767:3767:3767) (3799:3799:3799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (5059:5059:5059))
        (PORT d[1] (7540:7540:7540) (7696:7696:7696))
        (PORT d[2] (8881:8881:8881) (8890:8890:8890))
        (PORT d[3] (4259:4259:4259) (4496:4496:4496))
        (PORT d[4] (7988:7988:7988) (7913:7913:7913))
        (PORT d[5] (8679:8679:8679) (8750:8750:8750))
        (PORT d[6] (5019:5019:5019) (5155:5155:5155))
        (PORT d[7] (3799:3799:3799) (3923:3923:3923))
        (PORT d[8] (4102:4102:4102) (4224:4224:4224))
        (PORT d[9] (4996:4996:4996) (5074:5074:5074))
        (PORT d[10] (3877:3877:3877) (4092:4092:4092))
        (PORT d[11] (8167:8167:8167) (8071:8071:8071))
        (PORT d[12] (5770:5770:5770) (5934:5934:5934))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT stall (4347:4347:4347) (4211:4211:4211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1556:1556:1556))
        (PORT datab (1984:1984:1984) (2061:2061:2061))
        (PORT datac (2029:2029:2029) (2080:2080:2080))
        (PORT datad (1462:1462:1462) (1527:1527:1527))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6841:6841:6841))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6951:6951:6951) (6890:6890:6890))
        (PORT d[1] (5472:5472:5472) (5776:5776:5776))
        (PORT d[2] (3443:3443:3443) (3624:3624:3624))
        (PORT d[3] (4741:4741:4741) (4915:4915:4915))
        (PORT d[4] (5201:5201:5201) (5426:5426:5426))
        (PORT d[5] (6831:6831:6831) (6773:6773:6773))
        (PORT d[6] (6422:6422:6422) (6505:6505:6505))
        (PORT d[7] (4278:4278:4278) (4473:4473:4473))
        (PORT d[8] (9383:9383:9383) (9536:9536:9536))
        (PORT d[9] (9823:9823:9823) (9635:9635:9635))
        (PORT d[10] (6239:6239:6239) (6366:6366:6366))
        (PORT d[11] (5128:5128:5128) (5249:5249:5249))
        (PORT d[12] (7016:7016:7016) (7108:7108:7108))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2856:2856:2856))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3793:3793:3793))
        (PORT d[1] (5100:5100:5100) (5197:5197:5197))
        (PORT d[2] (6528:6528:6528) (6450:6450:6450))
        (PORT d[3] (3906:3906:3906) (4101:4101:4101))
        (PORT d[4] (3849:3849:3849) (3988:3988:3988))
        (PORT d[5] (3818:3818:3818) (3979:3979:3979))
        (PORT d[6] (5775:5775:5775) (5756:5756:5756))
        (PORT d[7] (2671:2671:2671) (2817:2817:2817))
        (PORT d[8] (2393:2393:2393) (2499:2499:2499))
        (PORT d[9] (4007:4007:4007) (4112:4112:4112))
        (PORT d[10] (3884:3884:3884) (4157:4157:4157))
        (PORT d[11] (3200:3200:3200) (3257:3257:3257))
        (PORT d[12] (3901:3901:3901) (4061:4061:4061))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT stall (2701:2701:2701) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (5559:5559:5559))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11092:11092:11092) (10737:10737:10737))
        (PORT d[1] (5052:5052:5052) (5329:5329:5329))
        (PORT d[2] (4505:4505:4505) (4698:4698:4698))
        (PORT d[3] (6131:6131:6131) (6342:6342:6342))
        (PORT d[4] (4158:4158:4158) (4410:4410:4410))
        (PORT d[5] (7421:7421:7421) (7566:7566:7566))
        (PORT d[6] (7908:7908:7908) (7898:7898:7898))
        (PORT d[7] (6455:6455:6455) (6715:6715:6715))
        (PORT d[8] (9809:9809:9809) (9975:9975:9975))
        (PORT d[9] (9806:9806:9806) (9528:9528:9528))
        (PORT d[10] (6980:6980:6980) (7040:7040:7040))
        (PORT d[11] (4454:4454:4454) (4631:4631:4631))
        (PORT d[12] (7627:7627:7627) (7735:7735:7735))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2718:2718:2718))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4374:4374:4374))
        (PORT d[1] (6501:6501:6501) (6666:6666:6666))
        (PORT d[2] (8198:8198:8198) (8201:8201:8201))
        (PORT d[3] (3730:3730:3730) (3918:3918:3918))
        (PORT d[4] (6695:6695:6695) (6657:6657:6657))
        (PORT d[5] (7618:7618:7618) (7697:7697:7697))
        (PORT d[6] (3897:3897:3897) (4044:4044:4044))
        (PORT d[7] (3000:3000:3000) (3116:3116:3116))
        (PORT d[8] (3412:3412:3412) (3542:3542:3542))
        (PORT d[9] (3890:3890:3890) (3978:3978:3978))
        (PORT d[10] (3174:3174:3174) (3389:3389:3389))
        (PORT d[11] (8068:8068:8068) (7921:7921:7921))
        (PORT d[12] (5109:5109:5109) (5275:5275:5275))
        (PORT clk (2516:2516:2516) (2548:2548:2548))
        (PORT stall (3734:3734:3734) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1581:1581:1581))
        (PORT datab (2833:2833:2833) (2852:2852:2852))
        (PORT datac (1444:1444:1444) (1512:1512:1512))
        (PORT datad (2228:2228:2228) (2332:2332:2332))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2214:2214:2214))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1720:1720:1720) (1727:1727:1727))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4516:4516:4516))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6787:6787:6787) (6848:6848:6848))
        (PORT d[1] (6259:6259:6259) (6607:6607:6607))
        (PORT d[2] (5987:5987:5987) (6268:6268:6268))
        (PORT d[3] (4566:4566:4566) (4853:4853:4853))
        (PORT d[4] (4146:4146:4146) (4310:4310:4310))
        (PORT d[5] (8184:8184:8184) (8367:8367:8367))
        (PORT d[6] (11429:11429:11429) (11885:11885:11885))
        (PORT d[7] (5177:5177:5177) (5509:5509:5509))
        (PORT d[8] (7049:7049:7049) (7038:7038:7038))
        (PORT d[9] (7503:7503:7503) (7524:7524:7524))
        (PORT d[10] (4002:4002:4002) (4248:4248:4248))
        (PORT d[11] (5355:5355:5355) (5662:5662:5662))
        (PORT d[12] (6954:6954:6954) (6999:6999:6999))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2892:2892:2892))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4714:4714:4714) (4794:4794:4794))
        (PORT d[1] (5049:5049:5049) (5171:5171:5171))
        (PORT d[2] (4752:4752:4752) (4848:4848:4848))
        (PORT d[3] (4973:4973:4973) (5214:5214:5214))
        (PORT d[4] (5462:5462:5462) (5728:5728:5728))
        (PORT d[5] (6160:6160:6160) (6257:6257:6257))
        (PORT d[6] (2393:2393:2393) (2519:2519:2519))
        (PORT d[7] (4608:4608:4608) (4849:4849:4849))
        (PORT d[8] (4927:4927:4927) (5153:5153:5153))
        (PORT d[9] (6106:6106:6106) (6291:6291:6291))
        (PORT d[10] (2307:2307:2307) (2457:2457:2457))
        (PORT d[11] (6326:6326:6326) (6284:6284:6284))
        (PORT d[12] (4176:4176:4176) (4369:4369:4369))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT stall (3212:3212:3212) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (5143:5143:5143))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11445:11445:11445) (11087:11087:11087))
        (PORT d[1] (4437:4437:4437) (4766:4766:4766))
        (PORT d[2] (4904:4904:4904) (5095:5095:5095))
        (PORT d[3] (6471:6471:6471) (6680:6680:6680))
        (PORT d[4] (4536:4536:4536) (4773:4773:4773))
        (PORT d[5] (7457:7457:7457) (7610:7610:7610))
        (PORT d[6] (8243:8243:8243) (8226:8226:8226))
        (PORT d[7] (6816:6816:6816) (7076:7076:7076))
        (PORT d[8] (10132:10132:10132) (10295:10295:10295))
        (PORT d[9] (10373:10373:10373) (10062:10062:10062))
        (PORT d[10] (4838:4838:4838) (5123:5123:5123))
        (PORT d[11] (4804:4804:4804) (4980:4980:4980))
        (PORT d[12] (7958:7958:7958) (8060:8060:8060))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3011:3011:3011))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3754:3754:3754) (3784:3784:3784))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4732:4732:4732))
        (PORT d[1] (6848:6848:6848) (7013:7013:7013))
        (PORT d[2] (8551:8551:8551) (8556:8556:8556))
        (PORT d[3] (3471:3471:3471) (3672:3672:3672))
        (PORT d[4] (7067:7067:7067) (7029:7029:7029))
        (PORT d[5] (7975:7975:7975) (8053:8053:8053))
        (PORT d[6] (4257:4257:4257) (4402:4402:4402))
        (PORT d[7] (3053:3053:3053) (3181:3181:3181))
        (PORT d[8] (3766:3766:3766) (3895:3895:3895))
        (PORT d[9] (4266:4266:4266) (4352:4352:4352))
        (PORT d[10] (3587:3587:3587) (3799:3799:3799))
        (PORT d[11] (8417:8417:8417) (8267:8267:8267))
        (PORT d[12] (5455:5455:5455) (5620:5620:5620))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT stall (4080:4080:4080) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1673:1673:1673))
        (PORT datab (1225:1225:1225) (1279:1279:1279))
        (PORT datac (3061:3061:3061) (3204:3204:3204))
        (PORT datad (2445:2445:2445) (2505:2505:2505))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1735:1735:1735) (1720:1720:1720))
        (PORT datac (956:956:956) (937:937:937))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (626:626:626) (622:622:622))
        (PORT datac (1788:1788:1788) (1832:1832:1832))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1870:1870:1870))
        (PORT datab (1120:1120:1120) (1169:1169:1169))
        (PORT datac (1221:1221:1221) (1193:1193:1193))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (1869:1869:1869))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1236:1236:1236) (1202:1202:1202))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1115:1115:1115))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~2feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4674:4674:4674) (5112:5112:5112))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2213:2213:2213))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1440:1440:1440) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1306:1306:1306))
        (PORT datab (456:456:456) (517:517:517))
        (PORT datad (1136:1136:1136) (1206:1206:1206))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (4670:4670:4670) (5111:5111:5111))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2216:2216:2216))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (5243:5243:5243) (4881:4881:4881))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (1398:1398:1398) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (370:370:370))
        (PORT datab (1025:1025:1025) (1024:1024:1024))
        (PORT datad (711:711:711) (740:740:740))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4915:4915:4915) (5214:5214:5214))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1027:1027:1027))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (964:964:964) (942:942:942))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|tx_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6295:6295:6295) (5906:5906:5906))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE nrst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5970:5970:5970) (5602:5602:5602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE calib_ena_FPGA\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE adc_ena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (997:997:997) (988:988:988))
        (PORT datad (944:944:944) (935:935:935))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adc_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5220:5220:5220) (4844:4844:4844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3737:3737:3737) (4004:4004:4004))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3649:3649:3649) (3880:3880:3880))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3610:3610:3610) (3837:3837:3837))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3637:3637:3637) (3886:3886:3886))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (4001:4001:4001) (4248:4248:4248))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (3742:3742:3742) (3963:3963:3963))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3396:3396:3396) (3637:3637:3637))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT asdata (4072:4072:4072) (4303:4303:4303))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3346:3346:3346) (3576:3576:3576))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5103:5103:5103) (4766:4766:4766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
)
