--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (0.858 - 1.204)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y8.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y9.G2       net (fanout=1)        0.362   ftop/clkN210/locked_d
    SLICE_X51Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (1.197ns logic, 0.362ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y9.BX       net (fanout=2)        0.520   ftop/clkN210/unlock2
    SLICE_X51Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.695ns logic, 0.520ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y9.BX       net (fanout=2)        0.416   ftop/clkN210/unlock2
    SLICE_X51Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.481ns logic, 0.416ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.073 - 0.963)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y8.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y9.G2       net (fanout=1)        0.290   ftop/clkN210/locked_d
    SLICE_X51Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.883ns logic, 0.290ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X48Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X48Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X48Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X69Y69.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X69Y69.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X69Y69.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 265055 paths analyzed, 4135 endpoints analyzed, 1479 failing endpoints
 1479 timing errors detected. (1469 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.273ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.091ns (0.790 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y98.F1      net (fanout=4)        0.867   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.F2     net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     14.182ns (6.399ns logic, 7.783ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.895ns (Levels of Logic = 9)
  Clock Path Skew:      -0.110ns (0.790 - 0.900)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y102.XQ    Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X98Y102.G4     net (fanout=6)        0.771   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X98Y102.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.G2     net (fanout=1)        0.629   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.895ns (6.468ns logic, 7.427ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.897ns (Levels of Logic = 9)
  Clock Path Skew:      -0.103ns (0.790 - 0.893)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y101.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X98Y102.G1     net (fanout=6)        0.747   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X98Y102.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.G2     net (fanout=1)        0.629   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.897ns (6.494ns logic, 7.403ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.804ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.790 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X96Y98.F2      net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X96Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.F2     net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.804ns (6.500ns logic, 7.304ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.827ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.436 - 0.419)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y105.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X97Y105.F2     net (fanout=4)        0.690   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X97Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X97Y102.F1     net (fanout=1)        0.411   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.827ns (6.360ns logic, 7.467ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.720ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.790 - 0.836)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y96.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X96Y98.F4      net (fanout=4)        0.379   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X96Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.F2     net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.720ns (6.425ns logic, 7.295ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.720ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.790 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y99.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X96Y98.G1      net (fanout=2)        0.692   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X96Y98.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X94Y104.G3     net (fanout=1)        0.507   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.720ns (6.494ns logic, 7.226ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.821ns (Levels of Logic = 9)
  Clock Path Skew:      0.077ns (0.436 - 0.359)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X98Y102.F1     net (fanout=4)        0.761   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X98Y102.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X97Y102.F4     net (fanout=1)        0.269   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.821ns (6.425ns logic, 7.396ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.091ns (0.790 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y99.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38
    SLICE_X96Y98.G4      net (fanout=6)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
    SLICE_X96Y98.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X94Y104.G3     net (fanout=1)        0.507   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.652ns (6.494ns logic, 7.158ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.692ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.790 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y99.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X96Y98.F3      net (fanout=2)        0.351   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X96Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.F2     net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.692ns (6.425ns logic, 7.267ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.577ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X98Y102.G2     net (fanout=2)        0.424   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X98Y102.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.G2     net (fanout=1)        0.629   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.577ns (6.497ns logic, 7.080ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.689ns (Levels of Logic = 9)
  Clock Path Skew:      0.049ns (0.790 - 0.741)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y102.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X94Y102.F1     net (fanout=2)        0.861   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X94Y102.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X94Y104.G1     net (fanout=1)        0.348   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.689ns (6.453ns logic, 7.236ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.340ns (Levels of Logic = 9)
  Clock Path Skew:      -0.291ns (0.590 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y98.F1      net (fanout=4)        0.867   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.F2     net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X86Y125.G3     net (fanout=42)       1.157   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X86Y125.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N24
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<37>_SW0
    SLICE_X89Y123.SR     net (fanout=1)        0.717   ftop/gbe0/dcp_dcp_dcpRespF/N26
    SLICE_X89Y123.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     13.340ns (6.399ns logic, 6.941ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.330ns (Levels of Logic = 9)
  Clock Path Skew:      -0.291ns (0.590 - 0.881)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X96Y98.F1      net (fanout=4)        0.867   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X96Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.F2     net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X86Y124.G3     net (fanout=42)       1.157   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X86Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N80
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<10>_SW0
    SLICE_X88Y123.SR     net (fanout=1)        0.707   ftop/gbe0/dcp_dcp_dcpRespF/N82
    SLICE_X88Y123.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.330ns (6.399ns logic, 6.931ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.526ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X98Y102.G3     net (fanout=2)        0.402   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X98Y102.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.G2     net (fanout=1)        0.629   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.526ns (6.468ns logic, 7.058ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.527ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.790 - 0.824)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y99.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X96Y98.G2      net (fanout=2)        0.424   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X96Y98.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X94Y104.G3     net (fanout=1)        0.507   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.527ns (6.569ns logic, 6.958ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.551ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.436 - 0.419)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y105.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X97Y105.G2     net (fanout=6)        0.706   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X97Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X94Y104.G4     net (fanout=1)        0.379   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X94Y104.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X94Y104.F4     net (fanout=5)        0.075   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.551ns (6.439ns logic, 7.112ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.451ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X98Y102.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X98Y102.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X97Y102.F4     net (fanout=1)        0.269   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.451ns (6.428ns logic, 7.023ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.435ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.790 - 0.866)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y103.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X98Y102.F3     net (fanout=2)        0.401   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X98Y102.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X97Y102.F4     net (fanout=1)        0.269   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.435ns (6.399ns logic, 7.036ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.589ns (Levels of Logic = 9)
  Clock Path Skew:      0.082ns (0.436 - 0.354)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y106.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X97Y105.F1     net (fanout=2)        0.423   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X97Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X97Y102.F1     net (fanout=1)        0.411   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X97Y102.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X94Y104.F2     net (fanout=3)        0.414   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X94Y104.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.G1     net (fanout=1)        0.431   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X95Y104.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.G2     net (fanout=6)        0.133   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y114.G2     net (fanout=10)       1.518   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y114.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y114.F3     net (fanout=59)       0.363   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y114.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X84Y124.G3     net (fanout=7)        0.791   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X84Y124.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y120.G2     net (fanout=42)       1.186   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y120.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X103Y106.SR    net (fanout=1)        1.530   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X103Y106.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.589ns (6.389ns logic, 7.200ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 0)
  Clock Path Skew:      6.236ns (6.922 - 0.686)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y152.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X98Y179.BX     net (fanout=1)        0.733   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X98Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (1.252ns logic, 0.733ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 0)
  Clock Path Skew:      6.229ns (6.922 - 0.693)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y148.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X98Y178.BX     net (fanout=1)        0.738   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X98Y178.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (1.252ns logic, 0.738ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 0)
  Clock Path Skew:      6.231ns (6.922 - 0.691)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y154.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X98Y178.BY     net (fanout=1)        0.822   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X98Y178.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (1.287ns logic, 0.822ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.164ns (Levels of Logic = 0)
  Clock Path Skew:      6.186ns (6.882 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y157.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X94Y178.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X94Y178.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (1.287ns logic, 0.877ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.270ns (Levels of Logic = 0)
  Clock Path Skew:      6.217ns (6.915 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y146.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X98Y183.BY     net (fanout=1)        0.983   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X98Y183.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (1.287ns logic, 0.983ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 0)
  Clock Path Skew:      6.229ns (6.915 - 0.686)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y153.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X98Y183.BX     net (fanout=1)        1.046   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X98Y183.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (1.252ns logic, 1.046ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 0)
  Clock Path Skew:      6.183ns (6.882 - 0.699)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y159.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X94Y178.BX     net (fanout=1)        1.044   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X94Y178.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (1.252ns logic, 1.044ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 0)
  Clock Path Skew:      6.226ns (6.895 - 0.669)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y146.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X97Y185.BX     net (fanout=1)        1.155   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X97Y185.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.212ns logic, 1.155ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (6.895 - 0.686)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y150.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X97Y185.BY     net (fanout=1)        1.301   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X97Y185.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (1.272ns logic, 1.301ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 0)
  Clock Path Skew:      6.223ns (6.922 - 0.699)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y158.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X98Y179.BY     net (fanout=1)        4.008   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X98Y179.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.287ns logic, 4.008ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y118.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X104Y118.BX    net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<25>
    SLICE_X104Y118.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.244ns logic, 0.316ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y118.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X104Y118.BY    net (fanout=2)        0.328   ftop/gbe0/rxDCPMesg<24>
    SLICE_X104Y118.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.289ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_31 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.348 - 0.294)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_31 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y109.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<31>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_31
    SLICE_X79Y109.BX     net (fanout=2)        0.316   ftop/gbe0/dcp_cpRespAF_dD_OUT<31>
    SLICE_X79Y109.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<31>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_9 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.438 - 0.347)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_9 to ftop/gbe0/rxDCPMesg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y114.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<9>
                                                       ftop/gbe0/rxDCPMesg_9
    SLICE_X104Y115.BX    net (fanout=3)        0.325   ftop/gbe0/rxDCPMesg<9>
    SLICE_X104Y115.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<17>
                                                       ftop/gbe0/rxDCPMesg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.101 - 0.079)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y77.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqAF/sSyncReg1_1
    SLICE_X93Y74.BX      net (fanout=1)        0.297   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
    SLICE_X93Y74.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.019 - 0.017)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y158.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X105Y159.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X105Y159.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y85.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespAF/dSyncReg1_1
    SLICE_X81Y84.BX      net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
    SLICE_X81Y84.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.669 - 0.604)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y75.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X98Y71.BY      net (fanout=2)        0.463   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X98Y71.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.347ns logic, 0.463ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_3 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.443 - 0.376)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_3 to ftop/gbe0/rxDCPMesg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y127.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<3>
                                                       ftop/gbe0/rxDCPMesg_3
    SLICE_X104Y127.BX    net (fanout=3)        0.314   ftop/gbe0/rxDCPMesg<3>
    SLICE_X104Y127.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<11>
                                                       ftop/gbe0/rxDCPMesg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.498ns logic, 0.314ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.669 - 0.604)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y75.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X98Y71.BY      net (fanout=2)        0.463   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X98Y71.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.348ns logic, 0.463ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y156.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X96Y150.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X96Y150.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X96Y150.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X96Y150.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X96Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X96Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X76Y90.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X76Y90.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X76Y90.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X76Y90.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X98Y67.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X98Y67.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.441ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.162ns (0.555 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X107Y169.G2    net (fanout=2)        0.357   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y166.F2    net (fanout=11)       0.619   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y149.SR    net (fanout=17)       1.963   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y149.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (2.716ns logic, 4.563ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (0.223 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X85Y171.CE     net (fanout=20)       1.733   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X85Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.145ns (2.633ns logic, 4.512ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.286 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y173.CE     net (fanout=20)       1.705   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y173.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (2.633ns logic, 4.484ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.286 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y173.CE     net (fanout=20)       1.705   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y173.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (2.633ns logic, 4.484ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.110ns (0.286 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y172.CE     net (fanout=20)       1.705   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y172.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (2.633ns logic, 4.484ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.291 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y173.CE     net (fanout=20)       1.687   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y173.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (2.633ns logic, 4.466ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.145ns (0.572 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X107Y169.G2    net (fanout=2)        0.357   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y166.F2    net (fanout=11)       0.619   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y149.SR    net (fanout=17)       1.738   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y149.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (2.716ns logic, 4.338ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (0.560 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X107Y169.G2    net (fanout=2)        0.357   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y166.F2    net (fanout=11)       0.619   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y143.SR    net (fanout=17)       1.715   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y143.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (2.716ns logic, 4.315ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.050ns (Levels of Logic = 3)
  Clock Path Skew:      -0.130ns (0.587 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X107Y169.G2    net (fanout=2)        0.357   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y166.F2    net (fanout=11)       0.619   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y149.SR    net (fanout=17)       1.734   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y149.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (2.716ns logic, 4.334ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (0.578 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X107Y169.G2    net (fanout=2)        0.357   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y166.F2    net (fanout=11)       0.619   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y143.SR    net (fanout=17)       1.720   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y143.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (2.716ns logic, 4.320ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (0.592 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X107Y169.G2    net (fanout=2)        0.357   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y166.F2    net (fanout=11)       0.619   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y149.SR    net (fanout=17)       1.720   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y149.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (2.716ns logic, 4.320ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (0.223 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y171.CE     net (fanout=20)       1.459   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.633ns logic, 4.238ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.297 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y170.CE     net (fanout=20)       1.493   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (2.633ns logic, 4.272ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.297 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y171.CE     net (fanout=20)       1.493   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (2.633ns logic, 4.272ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.297 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y170.CE     net (fanout=20)       1.493   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (2.633ns logic, 4.272ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.297 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y171.CE     net (fanout=20)       1.493   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (2.633ns logic, 4.272ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.303 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y170.CE     net (fanout=20)       1.483   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (2.633ns logic, 4.262ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.303 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y170.CE     net (fanout=20)       1.483   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y170.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (2.633ns logic, 4.262ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.303 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y169.CE     net (fanout=20)       1.461   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y169.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.633ns logic, 4.240ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.303 - 0.396)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y171.BX    net (fanout=20)       1.624   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y171.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X96Y170.G4     net (fanout=2)        0.568   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X96Y170.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y168.G3    net (fanout=34)       0.587   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y169.CE     net (fanout=20)       1.461   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y169.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.633ns logic, 4.240ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.355 - 0.251)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y170.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X89Y171.BX     net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X89Y171.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.364 - 0.252)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y168.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X88Y169.BX     net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X88Y169.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.098 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y171.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X88Y168.BX     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X88Y168.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.296 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y168.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X90Y168.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X90Y168.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.579 - 0.582)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y169.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X89Y167.BX     net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X89Y167.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.031 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y164.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X110Y165.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X110Y165.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.026 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X102Y167.BX    net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X102Y167.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.082 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y167.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X108Y167.BX    net (fanout=4)        0.329   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X108Y167.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.498ns logic, 0.329ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.364 - 0.252)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y168.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X88Y169.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X88Y169.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.284 - 0.244)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y167.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X88Y166.BX     net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X88Y166.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.355 - 0.251)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y170.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X89Y171.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X89Y171.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.599ns logic, 0.345ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.098 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y171.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X88Y168.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X88Y168.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y165.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X109Y165.BX    net (fanout=6)        0.380   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X109Y165.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.478ns logic, 0.380ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.296 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y168.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X90Y168.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X90Y168.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.723 - 0.609)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y167.CE    net (fanout=20)       0.505   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y167.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.477ns logic, 0.505ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y153.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X101Y152.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X101Y152.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.065 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y157.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X109Y162.BX    net (fanout=1)        0.451   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X109Y162.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.479ns logic, 0.451ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.026 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X102Y167.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X102Y167.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.556ns logic, 0.340ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.098 - 0.077)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X89Y169.BX     net (fanout=2)        0.458   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X89Y169.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.479ns logic, 0.458ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.284 - 0.244)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y167.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X88Y166.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X88Y166.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.614ns logic, 0.345ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y167.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y163.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y163.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1360040 paths analyzed, 20665 endpoints analyzed, 383 failing endpoints
 383 timing errors detected. (383 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.621ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.411ns (Levels of Logic = 14)
  Clock Path Skew:      -0.210ns (0.503 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.411ns (7.197ns logic, 8.214ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.371ns (Levels of Logic = 13)
  Clock Path Skew:      -0.210ns (0.503 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X70Y50.F1      net (fanout=13)       0.943   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X70Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X70Y60.F3      net (fanout=4)        0.993   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X70Y60.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.371ns (7.047ns logic, 8.324ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.334ns (Levels of Logic = 14)
  Clock Path Skew:      -0.224ns (0.503 - 0.727)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y58.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y60.F3      net (fanout=11)       0.643   ftop/cp/cpReq<24>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.334ns (7.168ns logic, 8.166ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.294ns (Levels of Logic = 13)
  Clock Path Skew:      -0.224ns (0.503 - 0.727)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y58.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y60.F3      net (fanout=11)       0.643   ftop/cp/cpReq<24>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X70Y50.F1      net (fanout=13)       0.943   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X70Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X70Y60.F3      net (fanout=4)        0.993   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X70Y60.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.294ns (7.018ns logic, 8.276ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.192ns (Levels of Logic = 14)
  Clock Path Skew:      -0.226ns (0.503 - 0.729)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y62.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X68Y60.F1      net (fanout=4)        0.501   ftop/cp/cpReq<27>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.192ns (7.168ns logic, 8.024ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.152ns (Levels of Logic = 13)
  Clock Path Skew:      -0.226ns (0.503 - 0.729)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y62.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X68Y60.F1      net (fanout=4)        0.501   ftop/cp/cpReq<27>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X70Y50.F1      net (fanout=13)       0.943   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X70Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X70Y60.F3      net (fanout=4)        0.993   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X70Y60.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.152ns (7.018ns logic, 8.134ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.126ns (Levels of Logic = 14)
  Clock Path Skew:      -0.210ns (0.503 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X68Y60.F2      net (fanout=6)        0.435   ftop/cp/cpReq<26>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.126ns (7.168ns logic, 7.958ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.086ns (Levels of Logic = 13)
  Clock Path Skew:      -0.210ns (0.503 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.XQ      Tcko                  0.495   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X68Y60.F2      net (fanout=6)        0.435   ftop/cp/cpReq<26>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X70Y50.F1      net (fanout=13)       0.943   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X70Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X70Y60.F3      net (fanout=4)        0.993   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X70Y60.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.086ns (7.018ns logic, 8.068ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.061ns (Levels of Logic = 13)
  Clock Path Skew:      -0.210ns (0.503 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X71Y50.F3      net (fanout=13)       0.808   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X71Y50.X       Tilo                  0.562   ftop/cp/N748
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X70Y60.G1      net (fanout=1)        0.863   ftop/cp/N748
    SLICE_X70Y60.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.061ns (7.002ns logic, 8.059ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.044ns (Levels of Logic = 15)
  Clock Path Skew:      -0.210ns (0.503 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X69Y56.F3      net (fanout=11)       0.112   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00011
    SLICE_X68Y70.F1      net (fanout=13)       1.654   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
    SLICE_X68Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y58.G3      net (fanout=10)       0.528   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y58.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X70Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X70Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.044ns (7.354ns logic, 7.690ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.984ns (Levels of Logic = 13)
  Clock Path Skew:      -0.224ns (0.503 - 0.727)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y58.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y60.F3      net (fanout=11)       0.643   ftop/cp/cpReq<24>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X71Y50.F3      net (fanout=13)       0.808   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X71Y50.X       Tilo                  0.562   ftop/cp/N748
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X70Y60.G1      net (fanout=1)        0.863   ftop/cp/N748
    SLICE_X70Y60.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     14.984ns (6.973ns logic, 8.011ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.967ns (Levels of Logic = 15)
  Clock Path Skew:      -0.224ns (0.503 - 0.727)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y58.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y60.F3      net (fanout=11)       0.643   ftop/cp/cpReq<24>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X69Y56.F3      net (fanout=11)       0.112   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00011
    SLICE_X68Y70.F1      net (fanout=13)       1.654   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
    SLICE_X68Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y58.G3      net (fanout=10)       0.528   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y58.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X70Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X70Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     14.967ns (7.325ns logic, 7.642ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.920ns (Levels of Logic = 14)
  Clock Path Skew:      -0.205ns (0.508 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y85.G3      net (fanout=40)       1.311   ftop/cp/cpRespF/d0h
    SLICE_X72Y85.Y       Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X72Y85.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X72Y85.CLK     Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     14.920ns (7.306ns logic, 7.614ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.928ns (Levels of Logic = 14)
  Clock Path Skew:      -0.178ns (0.535 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y82.G2      net (fanout=40)       1.305   ftop/cp/cpRespF/d0h
    SLICE_X72Y82.Y       Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X72Y82.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X72Y82.CLK     Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.928ns (7.306ns logic, 7.622ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.880ns (Levels of Logic = 13)
  Clock Path Skew:      -0.205ns (0.508 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X70Y50.F1      net (fanout=13)       0.943   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X70Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X70Y60.F3      net (fanout=4)        0.993   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X70Y60.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y85.G3      net (fanout=40)       1.311   ftop/cp/cpRespF/d0h
    SLICE_X72Y85.Y       Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X72Y85.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X72Y85.CLK     Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     14.880ns (7.156ns logic, 7.724ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.842ns (Levels of Logic = 13)
  Clock Path Skew:      -0.226ns (0.503 - 0.729)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y62.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X68Y60.F1      net (fanout=4)        0.501   ftop/cp/cpReq<27>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X71Y50.F3      net (fanout=13)       0.808   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X71Y50.X       Tilo                  0.562   ftop/cp/N748
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>_SW0
    SLICE_X70Y60.G1      net (fanout=1)        0.863   ftop/cp/N748
    SLICE_X70Y60.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     14.842ns (6.973ns logic, 7.869ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.888ns (Levels of Logic = 13)
  Clock Path Skew:      -0.178ns (0.535 - 0.713)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X68Y60.F4      net (fanout=9)        0.691   ftop/cp/cpReq<25>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X70Y50.F1      net (fanout=13)       0.943   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X70Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X70Y60.F3      net (fanout=4)        0.993   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X70Y60.COUT    Topcyf                1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y82.G2      net (fanout=40)       1.305   ftop/cp/cpRespF/d0h
    SLICE_X72Y82.Y       Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X72Y82.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X72Y82.CLK     Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.888ns (7.156ns logic, 7.732ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.843ns (Levels of Logic = 14)
  Clock Path Skew:      -0.219ns (0.508 - 0.727)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y58.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y60.F3      net (fanout=11)       0.643   ftop/cp/cpReq<24>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y85.G3      net (fanout=40)       1.311   ftop/cp/cpRespF/d0h
    SLICE_X72Y85.Y       Tilo                  0.616   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X72Y85.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X72Y85.CLK     Tfck                  0.656   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     14.843ns (7.277ns logic, 7.566ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.825ns (Levels of Logic = 15)
  Clock Path Skew:      -0.226ns (0.503 - 0.729)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y62.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X68Y60.F1      net (fanout=4)        0.501   ftop/cp/cpReq<27>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X69Y56.F3      net (fanout=11)       0.112   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00011
    SLICE_X68Y70.F1      net (fanout=13)       1.654   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
    SLICE_X68Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y58.G3      net (fanout=10)       0.528   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y58.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X70Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X70Y59.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y81.G2      net (fanout=40)       1.618   ftop/cp/cpRespF/d0h
    SLICE_X77Y81.Y       Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X77Y81.F2      net (fanout=1)        0.314   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X77Y81.CLK     Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     14.825ns (7.325ns logic, 7.500ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.851ns (Levels of Logic = 14)
  Clock Path Skew:      -0.192ns (0.535 - 0.727)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y58.XQ      Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y60.F3      net (fanout=11)       0.643   ftop/cp/cpReq<24>
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N677
                                                       ftop/cp/_theResult_____1__h32172<3>1_SW1
    SLICE_X69Y56.G1      net (fanout=1)        0.800   ftop/cp/N677
    SLICE_X69Y56.Y       Tilo                  0.561   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h32172<3>1
    SLICE_X71Y55.G1      net (fanout=11)       0.992   ftop/cp/_theResult_____1__h32172<3>
    SLICE_X71Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00021
    SLICE_X62Y59.F4      net (fanout=13)       1.272   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0002
    SLICE_X62Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y59.G4      net (fanout=9)        0.554   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y59.COUT    Topcyg                1.127   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X70Y60.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X70Y61.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X70Y62.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X70Y63.COUT    Tbyp                  0.156   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X70Y64.XB      Tcinxb                0.313   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X71Y72.G1      net (fanout=10)       1.234   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y72.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y76.G2      net (fanout=7)        0.739   ftop/cp/cpRespF_ENQ
    SLICE_X73Y76.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y82.G2      net (fanout=40)       1.305   ftop/cp/cpRespF/d0h
    SLICE_X72Y82.Y       Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X72Y82.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X72Y82.CLK     Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     14.851ns (7.277ns logic, 7.574ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.434 - 0.344)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y9.XQ       Tcko                  0.417   ftop/cp_wci_Vm_7_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X66Y10.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_7_MData<1>
    SLICE_X66Y10.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.434 - 0.344)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y9.XQ       Tcko                  0.417   ftop/cp_wci_Vm_7_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X66Y10.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_7_MData<1>
    SLICE_X66Y10.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_36 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.052 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_36 to ftop/cap0/wsiS_reqFifo/Mram_arr37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y116.YQ     Tcko                  0.419   ftop/iqadc_wsiM0_MData<25>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_36
    SLICE_X36Y115.BY     net (fanout=2)        0.295   ftop/iqadc_wsiM0_MData<24>
    SLICE_X36Y115.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<36>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_36 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.052 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_36 to ftop/cap0/wsiS_reqFifo/Mram_arr37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y116.YQ     Tcko                  0.419   ftop/iqadc_wsiM0_MData<25>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_36
    SLICE_X36Y115.BY     net (fanout=2)        0.295   ftop/iqadc_wsiM0_MData<24>
    SLICE_X36Y115.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<36>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.424 - 0.358)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X66Y6.BY       net (fanout=2)        0.359   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X66Y6.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.266ns logic, 0.359ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.424 - 0.358)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X66Y6.BY       net (fanout=2)        0.359   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X66Y6.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.267ns logic, 0.359ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_3 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.483 - 0.507)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_3 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.XQ      Tcko                  0.396   ftop/cap0/wsiS_reqFifo_D_OUT<3>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_3
    RAMB16_X1Y12.DIA3    net (fanout=1)        0.227   ftop/cap0/wsiS_reqFifo_D_OUT<3>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.311ns logic, 0.227ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.480 - 0.407)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y12.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X48Y12.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X48Y12.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.480 - 0.407)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y12.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X48Y12.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X48Y12.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_17 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.401 - 0.347)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_17 to ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y120.XQ     Tcko                  0.417   ftop/iqadc_wsiM0_MData<5>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_17
    SLICE_X38Y119.BY     net (fanout=2)        0.341   ftop/iqadc_wsiM0_MData<5>
    SLICE_X38Y119.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<17>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_17 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.401 - 0.347)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_17 to ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y120.XQ     Tcko                  0.417   ftop/iqadc_wsiM0_MData<5>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_17
    SLICE_X38Y119.BY     net (fanout=2)        0.341   ftop/iqadc_wsiM0_MData<5>
    SLICE_X38Y119.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<17>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_33 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.459 - 0.393)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_33 to ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y118.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<21>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_33
    SLICE_X40Y120.BY     net (fanout=2)        0.379   ftop/iqadc_wsiM0_MData<21>
    SLICE_X40Y120.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<33>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.266ns logic, 0.379ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_33 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.459 - 0.393)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_33 to ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y118.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<21>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_33
    SLICE_X40Y120.BY     net (fanout=2)        0.379   ftop/iqadc_wsiM0_MData<21>
    SLICE_X40Y120.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<33>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.267ns logic, 0.379ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.430 - 0.417)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_13 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y72.XQ      Tcko                  0.417   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    SLICE_X74Y73.BY      net (fanout=2)        0.311   ftop/cp_server_response_get<13>
    SLICE_X74Y73.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<13>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_2 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.483 - 0.507)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_2 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y98.YQ      Tcko                  0.419   ftop/cap0/wsiS_reqFifo_D_OUT<3>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_2
    RAMB16_X1Y12.DIA2    net (fanout=1)        0.227   ftop/cap0/wsiS_reqFifo_D_OUT<2>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.334ns logic, 0.227ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.430 - 0.417)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_13 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y72.XQ      Tcko                  0.417   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    SLICE_X74Y73.BY      net (fanout=2)        0.311   ftop/cp_server_response_get<13>
    SLICE_X74Y73.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<13>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_27 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.009 - 0.020)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_27 to ftop/cap0/wsiS_reqFifo/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<15>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_27
    SLICE_X36Y121.BY     net (fanout=2)        0.310   ftop/iqadc_wsiM0_MData<15>
    SLICE_X36Y121.CLK    Tdh         (-Th)     0.130   ftop/cap0/wsiS_reqFifo/_varindex0000<27>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wsiM_reqFifo_q_0_27 (FF)
  Destination:          ftop/cap0/wsiS_reqFifo/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.009 - 0.020)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wsiM_reqFifo_q_0_27 to ftop/cap0/wsiS_reqFifo/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y122.XQ     Tcko                  0.396   ftop/iqadc_wsiM0_MData<15>
                                                       ftop/iqadc/wsiM_reqFifo_q_0_27
    SLICE_X36Y121.BY     net (fanout=2)        0.310   ftop/iqadc_wsiM0_MData<15>
    SLICE_X36Y121.CLK    Tdh         (-Th)     0.129   ftop/cap0/wsiS_reqFifo/_varindex0000<27>
                                                       ftop/cap0/wsiS_reqFifo/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_30 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.460 - 0.394)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_30 to ftop/cap0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.YQ      Tcko                  0.419   ftop/cp_wci_Vm_11_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_30
    SLICE_X40Y56.BY      net (fanout=2)        0.366   ftop/cp_wci_Vm_11_MData<30>
    SLICE_X40Y56.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.289ns logic, 0.366ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_30 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.460 - 0.394)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_30 to ftop/cap0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.YQ      Tcko                  0.419   ftop/cp_wci_Vm_11_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_30
    SLICE_X40Y56.BY      net (fanout=2)        0.366   ftop/cp_wci_Vm_11_MData<30>
    SLICE_X40Y56.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.290ns logic, 0.366ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X12Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X12Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X12Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X12Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_3/SR
  Location pin: SLICE_X12Y144.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_3/SR
  Location pin: SLICE_X12Y144.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_2/SR
  Location pin: SLICE_X12Y144.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_2/SR
  Location pin: SLICE_X12Y144.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_5/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_5/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_4/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_4/SR
  Location pin: SLICE_X10Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X12Y143.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X12Y143.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_6/SR
  Location pin: SLICE_X12Y143.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_6/SR
  Location pin: SLICE_X12Y143.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cap0/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/cap0/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X40Y87.SR
  Clock network: ftop/cp_RST_N_wci_Vm_11
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cap0/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/cap0/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X40Y87.SR
  Clock network: ftop/cp_RST_N_wci_Vm_11
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X52Y176.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X52Y176.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.621ns|            0|          383|            2|      1360040|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.621ns|          N/A|          383|            0|      1360040|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.441|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.273|         |    3.849|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.621|         |         |         |
sys0_clkp      |   15.621|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.621|         |         |         |
sys0_clkp      |   15.621|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1862  Score: 3592240  (Setup/Max: 3555418, Hold: 36822)

Constraints cover 1627634 paths, 0 nets, and 43757 connections

Design statistics:
   Minimum period:  15.621ns{1}   (Maximum frequency:  64.016MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 28 15:09:13 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 639 MB



