{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763145900824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763145900833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 12:45:00 2025 " "Processing started: Fri Nov 14 12:45:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763145900833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145900833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145900833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763145903537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763145903537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mnrch.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mnrch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mnrch " "Found entity 1: SPI_mnrch" {  } { { "SPI_mnrch.sv" "" { Text "I:/ECE551/EX21/SPI_mnrch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763145909499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145909499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(2) " "Verilog HDL Declaration information at rst_synch.sv(2): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/EX21/rst_synch.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763145909610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/EX21/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763145909622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145909622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "I:/ECE551/EX21/PB_release.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763145909745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145909745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n A2D_test.sv(3) " "Verilog HDL Declaration information at A2D_test.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "A2D_test.sv" "" { Text "I:/ECE551/EX21/A2D_test.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763145909852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_test " "Found entity 1: A2D_test" {  } { { "A2D_test.sv" "" { Text "I:/ECE551/EX21/A2D_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763145909869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145909869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/EX21/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763145909989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145909989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A2D_test " "Elaborating entity \"A2D_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763145910302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 A2D_test.sv(31) " "Verilog HDL assignment warning at A2D_test.sv(31): truncated value with size 32 to match size of target (19)" {  } { { "A2D_test.sv" "" { Text "I:/ECE551/EX21/A2D_test.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910303 "|A2D_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2D_test.sv(39) " "Verilog HDL assignment warning at A2D_test.sv(39): truncated value with size 32 to match size of target (2)" {  } { { "A2D_test.sv" "" { Text "I:/ECE551/EX21/A2D_test.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910303 "|A2D_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iDUT " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iDUT\"" {  } { { "A2D_test.sv" "iDUT" { Text "I:/ECE551/EX21/A2D_test.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763145910505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 A2D_intf.sv(55) " "Verilog HDL assignment warning at A2D_intf.sv(55): truncated value with size 19 to match size of target (16)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/EX21/A2D_intf.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910523 "|A2D_test|A2D_intf:iDUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 A2D_intf.sv(56) " "Verilog HDL assignment warning at A2D_intf.sv(56): truncated value with size 19 to match size of target (16)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/EX21/A2D_intf.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910524 "|A2D_test|A2D_intf:iDUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 A2D_intf.sv(57) " "Verilog HDL assignment warning at A2D_intf.sv(57): truncated value with size 19 to match size of target (16)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/EX21/A2D_intf.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910524 "|A2D_test|A2D_intf:iDUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 A2D_intf.sv(58) " "Verilog HDL assignment warning at A2D_intf.sv(58): truncated value with size 19 to match size of target (16)" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/EX21/A2D_intf.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910525 "|A2D_test|A2D_intf:iDUT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "A2D_intf.sv(85) " "Verilog HDL Case Statement warning at A2D_intf.sv(85): incomplete case statement has no default case item" {  } { { "A2D_intf.sv" "" { Text "I:/ECE551/EX21/A2D_intf.sv" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763145910525 "|A2D_test|A2D_intf:iDUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mnrch A2D_intf:iDUT\|SPI_mnrch:u_spi_mnrch " "Elaborating entity \"SPI_mnrch\" for hierarchy \"A2D_intf:iDUT\|SPI_mnrch:u_spi_mnrch\"" {  } { { "A2D_intf.sv" "u_spi_mnrch" { Text "I:/ECE551/EX21/A2D_intf.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763145910550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mnrch.sv(27) " "Verilog HDL assignment warning at SPI_mnrch.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mnrch.sv" "" { Text "I:/ECE551/EX21/SPI_mnrch.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910571 "|A2D_test|A2D_intf:iDUT|SPI_mnrch:u_spi_mnrch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mnrch.sv(43) " "Verilog HDL assignment warning at SPI_mnrch.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mnrch.sv" "" { Text "I:/ECE551/EX21/SPI_mnrch.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763145910571 "|A2D_test|A2D_intf:iDUT|SPI_mnrch:u_spi_mnrch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:iPB " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:iPB\"" {  } { { "A2D_test.sv" "iPB" { Text "I:/ECE551/EX21/A2D_test.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763145910594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "A2D_test.sv" "iRST" { Text "I:/ECE551/EX21/A2D_test.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763145910631 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mnrch.sv" "" { Text "I:/ECE551/EX21/SPI_mnrch.sv" 9 -1 0 } } { "PB_release.sv" "" { Text "I:/ECE551/EX21/PB_release.sv" 9 -1 0 } } { "PB_release.sv" "" { Text "I:/ECE551/EX21/PB_release.sv" 8 -1 0 } } { "PB_release.sv" "" { Text "I:/ECE551/EX21/PB_release.sv" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1763145911578 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1763145911578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763145911653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763145911934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551/EX21/A2D_test.map.smsg " "Generated suppressed messages file I:/ECE551/EX21/A2D_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145912030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763145912709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763145912709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763145913235 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763145913235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763145913235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763145913235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763145913404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 12:45:13 2025 " "Processing ended: Fri Nov 14 12:45:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763145913404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763145913404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763145913404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763145913404 ""}
