Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 12 14:29:09 2021
| Host         : DESKTOP-RPQ2DOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_simple_timing_summary_routed.rpt -pb top_simple_timing_summary_routed.pb -rpx top_simple_timing_summary_routed.rpx -warn_on_violation
| Design       : top_simple
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.617    -2928.728                   3674                71153        0.052        0.000                      0                71153        3.750        0.000                       0                 27188  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -9.617    -2928.728                   3674                71153        0.052        0.000                      0                71153        3.750        0.000                       0                 27188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3674  Failing Endpoints,  Worst Slack       -9.617ns,  Total Violation    -2928.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.617ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.390ns  (logic 8.726ns (45.002%)  route 10.664ns (54.998%))
  Logic Levels:           31  (CARRY4=21 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.657     2.951    pool_layer2/pool_controller/CLK
    SLICE_X52Y1          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.456     3.407 r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/Q
                         net (fo=3, routed)           0.721     4.128    pool_layer2/pool_controller/dataSet_reg[0][2]_12[3]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  pool_layer2/pool_controller/avg_buff[11]_i_68/O
                         net (fo=1, routed)           0.754     5.005    pool_layer2/pool_controller/avg_buff[11]_i_68_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.531 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.531    pool_layer2/pool_controller/avg_buff_reg[11]_i_44_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.645    pool_layer2/pool_controller/avg_buff_reg[15]_i_43_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.979 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_43/O[1]
                         net (fo=5, routed)           0.815     6.794    pool_layer2/pool_controller/avg_buff_reg[19]_i_43_n_6
    SLICE_X46Y5          LUT3 (Prop_lut3_I2_O)        0.303     7.097 f  pool_layer2/pool_controller/avg_buff[15]_i_42/O
                         net (fo=1, routed)           0.590     7.687    pool_layer2/pool_controller/avg_buff[15]_i_42_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.811 r  pool_layer2/pool_controller/avg_buff[15]_i_33/O
                         net (fo=1, routed)           0.873     8.684    pool_layer2/pool_controller/avg_buff[15]_i_33_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.082 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.082    pool_layer2/pool_controller/avg_buff_reg[15]_i_15_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.196    pool_layer2/pool_controller/avg_buff_reg[19]_i_15_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.530 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=18, routed)          0.711    10.241    pool_controller/avg_buff0[21]
    SLICE_X50Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.544 r  avg_buff[3]_i_145/O
                         net (fo=1, routed)           0.000    10.544    avg_buff[3]_i_145_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.077 r  avg_buff_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.077    avg_buff_reg[3]_i_104_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.296 r  avg_buff_reg[3]_i_88/O[0]
                         net (fo=3, routed)           0.862    12.157    avg_buff_reg[3]_i_88_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.295    12.452 r  avg_buff[3]_i_68/O
                         net (fo=1, routed)           0.863    13.315    avg_buff[3]_i_68_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.713 r  avg_buff_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.713    avg_buff_reg[3]_i_36_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  avg_buff_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.827    avg_buff_reg[3]_i_24_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  avg_buff_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.941    avg_buff_reg[7]_i_13_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  avg_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.055    avg_buff_reg[11]_i_13_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.389 r  avg_buff_reg[15]_i_13/O[1]
                         net (fo=3, routed)           0.855    15.245    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_0[1]
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.303    15.548 r  pool_layer2/pool_controller/avg_buff[11]_i_4/O
                         net (fo=1, routed)           0.477    16.025    pool_layer2/pool_controller/avg_buff[11]_i_4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.410 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.410    pool_layer2/pool_controller/avg_buff_reg[11]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.744 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_2/O[1]
                         net (fo=5, routed)           0.794    17.537    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_n_6
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.303    17.840 r  pool_layer2/pool_controller/avg_buff[28]_i_270/O
                         net (fo=1, routed)           0.000    17.840    pool_layer2/pool_controller/avg_buff[28]_i_270_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.241 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_231/CO[3]
                         net (fo=1, routed)           0.000    18.241    pool_layer2/pool_controller/avg_buff_reg[28]_i_231_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.575 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_178/O[1]
                         net (fo=3, routed)           0.618    19.193    pool_layer2/pool_controller/avg_buff_reg[28]_i_178_n_6
    SLICE_X38Y6          LUT4 (Prop_lut4_I1_O)        0.303    19.496 r  pool_layer2/pool_controller/avg_buff[28]_i_230/O
                         net (fo=1, routed)           0.000    19.496    pool_layer2/pool_controller/avg_buff[28]_i_230_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.009 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    20.009    pool_layer2/pool_controller/avg_buff_reg[28]_i_160_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.126 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.126    pool_layer2/pool_controller/avg_buff_reg[28]_i_75_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.243 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.243    pool_layer2/pool_controller/avg_buff_reg[28]_i_23_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.360 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_10/CO[3]
                         net (fo=29, routed)          0.767    21.127    pool_layer2/pool_controller/avg_buff_reg[28]_i_10_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I3_O)        0.124    21.251 f  pool_layer2/pool_controller/avg_buff[28]_i_3/O
                         net (fo=8, routed)           0.966    22.217    pool_layer2/pool_controller/avg_buff[28]_i_3_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.124    22.341 r  pool_layer2/pool_controller/avg_buff[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.341    pool_layer2/pool_controller/avg_buff0_out[8]
    SLICE_X46Y7          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.493    12.672    pool_layer2/pool_controller/CLK
    SLICE_X46Y7          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[8]/C
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X46Y7          FDRE (Setup_fdre_C_D)        0.077    12.724    pool_layer2/pool_controller/avg_buff_reg[8]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -22.341    
  -------------------------------------------------------------------
                         slack                                 -9.617    

Slack (VIOLATED) :        -9.585ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 8.726ns (45.070%)  route 10.635ns (54.930%))
  Logic Levels:           31  (CARRY4=21 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.657     2.951    pool_layer2/pool_controller/CLK
    SLICE_X52Y1          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.456     3.407 r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/Q
                         net (fo=3, routed)           0.721     4.128    pool_layer2/pool_controller/dataSet_reg[0][2]_12[3]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  pool_layer2/pool_controller/avg_buff[11]_i_68/O
                         net (fo=1, routed)           0.754     5.005    pool_layer2/pool_controller/avg_buff[11]_i_68_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.531 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.531    pool_layer2/pool_controller/avg_buff_reg[11]_i_44_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.645    pool_layer2/pool_controller/avg_buff_reg[15]_i_43_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.979 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_43/O[1]
                         net (fo=5, routed)           0.815     6.794    pool_layer2/pool_controller/avg_buff_reg[19]_i_43_n_6
    SLICE_X46Y5          LUT3 (Prop_lut3_I2_O)        0.303     7.097 f  pool_layer2/pool_controller/avg_buff[15]_i_42/O
                         net (fo=1, routed)           0.590     7.687    pool_layer2/pool_controller/avg_buff[15]_i_42_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.811 r  pool_layer2/pool_controller/avg_buff[15]_i_33/O
                         net (fo=1, routed)           0.873     8.684    pool_layer2/pool_controller/avg_buff[15]_i_33_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.082 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.082    pool_layer2/pool_controller/avg_buff_reg[15]_i_15_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.196    pool_layer2/pool_controller/avg_buff_reg[19]_i_15_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.530 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=18, routed)          0.711    10.241    pool_controller/avg_buff0[21]
    SLICE_X50Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.544 r  avg_buff[3]_i_145/O
                         net (fo=1, routed)           0.000    10.544    avg_buff[3]_i_145_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.077 r  avg_buff_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.077    avg_buff_reg[3]_i_104_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.296 r  avg_buff_reg[3]_i_88/O[0]
                         net (fo=3, routed)           0.862    12.157    avg_buff_reg[3]_i_88_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.295    12.452 r  avg_buff[3]_i_68/O
                         net (fo=1, routed)           0.863    13.315    avg_buff[3]_i_68_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.713 r  avg_buff_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.713    avg_buff_reg[3]_i_36_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  avg_buff_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.827    avg_buff_reg[3]_i_24_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  avg_buff_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.941    avg_buff_reg[7]_i_13_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  avg_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.055    avg_buff_reg[11]_i_13_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.389 r  avg_buff_reg[15]_i_13/O[1]
                         net (fo=3, routed)           0.855    15.245    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_0[1]
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.303    15.548 r  pool_layer2/pool_controller/avg_buff[11]_i_4/O
                         net (fo=1, routed)           0.477    16.025    pool_layer2/pool_controller/avg_buff[11]_i_4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.410 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.410    pool_layer2/pool_controller/avg_buff_reg[11]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.744 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_2/O[1]
                         net (fo=5, routed)           0.794    17.537    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_n_6
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.303    17.840 r  pool_layer2/pool_controller/avg_buff[28]_i_270/O
                         net (fo=1, routed)           0.000    17.840    pool_layer2/pool_controller/avg_buff[28]_i_270_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.241 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_231/CO[3]
                         net (fo=1, routed)           0.000    18.241    pool_layer2/pool_controller/avg_buff_reg[28]_i_231_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.575 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_178/O[1]
                         net (fo=3, routed)           0.618    19.193    pool_layer2/pool_controller/avg_buff_reg[28]_i_178_n_6
    SLICE_X38Y6          LUT4 (Prop_lut4_I1_O)        0.303    19.496 r  pool_layer2/pool_controller/avg_buff[28]_i_230/O
                         net (fo=1, routed)           0.000    19.496    pool_layer2/pool_controller/avg_buff[28]_i_230_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.009 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    20.009    pool_layer2/pool_controller/avg_buff_reg[28]_i_160_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.126 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.126    pool_layer2/pool_controller/avg_buff_reg[28]_i_75_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.243 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.243    pool_layer2/pool_controller/avg_buff_reg[28]_i_23_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.360 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_10/CO[3]
                         net (fo=29, routed)          0.767    21.127    pool_layer2/pool_controller/avg_buff_reg[28]_i_10_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I3_O)        0.124    21.251 f  pool_layer2/pool_controller/avg_buff[28]_i_3/O
                         net (fo=8, routed)           0.937    22.188    pool_layer2/pool_controller/avg_buff[28]_i_3_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    22.312 r  pool_layer2/pool_controller/avg_buff[14]_i_1/O
                         net (fo=1, routed)           0.000    22.312    pool_layer2/pool_controller/avg_buff0_out[14]
    SLICE_X46Y9          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.492    12.672    pool_layer2/pool_controller/CLK
    SLICE_X46Y9          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[14]/C
                         clock pessimism              0.129    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.081    12.727    pool_layer2/pool_controller/avg_buff_reg[14]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -22.312    
  -------------------------------------------------------------------
                         slack                                 -9.585    

Slack (VIOLATED) :        -9.523ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.300ns  (logic 8.726ns (45.214%)  route 10.574ns (54.786%))
  Logic Levels:           31  (CARRY4=21 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.657     2.951    pool_layer2/pool_controller/CLK
    SLICE_X52Y1          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.456     3.407 r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/Q
                         net (fo=3, routed)           0.721     4.128    pool_layer2/pool_controller/dataSet_reg[0][2]_12[3]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  pool_layer2/pool_controller/avg_buff[11]_i_68/O
                         net (fo=1, routed)           0.754     5.005    pool_layer2/pool_controller/avg_buff[11]_i_68_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.531 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.531    pool_layer2/pool_controller/avg_buff_reg[11]_i_44_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.645    pool_layer2/pool_controller/avg_buff_reg[15]_i_43_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.979 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_43/O[1]
                         net (fo=5, routed)           0.815     6.794    pool_layer2/pool_controller/avg_buff_reg[19]_i_43_n_6
    SLICE_X46Y5          LUT3 (Prop_lut3_I2_O)        0.303     7.097 f  pool_layer2/pool_controller/avg_buff[15]_i_42/O
                         net (fo=1, routed)           0.590     7.687    pool_layer2/pool_controller/avg_buff[15]_i_42_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.811 r  pool_layer2/pool_controller/avg_buff[15]_i_33/O
                         net (fo=1, routed)           0.873     8.684    pool_layer2/pool_controller/avg_buff[15]_i_33_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.082 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.082    pool_layer2/pool_controller/avg_buff_reg[15]_i_15_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.196    pool_layer2/pool_controller/avg_buff_reg[19]_i_15_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.530 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=18, routed)          0.711    10.241    pool_controller/avg_buff0[21]
    SLICE_X50Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.544 r  avg_buff[3]_i_145/O
                         net (fo=1, routed)           0.000    10.544    avg_buff[3]_i_145_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.077 r  avg_buff_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.077    avg_buff_reg[3]_i_104_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.296 r  avg_buff_reg[3]_i_88/O[0]
                         net (fo=3, routed)           0.862    12.157    avg_buff_reg[3]_i_88_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.295    12.452 r  avg_buff[3]_i_68/O
                         net (fo=1, routed)           0.863    13.315    avg_buff[3]_i_68_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.713 r  avg_buff_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.713    avg_buff_reg[3]_i_36_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  avg_buff_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.827    avg_buff_reg[3]_i_24_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  avg_buff_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.941    avg_buff_reg[7]_i_13_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  avg_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.055    avg_buff_reg[11]_i_13_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.389 r  avg_buff_reg[15]_i_13/O[1]
                         net (fo=3, routed)           0.855    15.245    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_0[1]
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.303    15.548 r  pool_layer2/pool_controller/avg_buff[11]_i_4/O
                         net (fo=1, routed)           0.477    16.025    pool_layer2/pool_controller/avg_buff[11]_i_4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.410 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.410    pool_layer2/pool_controller/avg_buff_reg[11]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.744 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_2/O[1]
                         net (fo=5, routed)           0.794    17.537    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_n_6
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.303    17.840 r  pool_layer2/pool_controller/avg_buff[28]_i_270/O
                         net (fo=1, routed)           0.000    17.840    pool_layer2/pool_controller/avg_buff[28]_i_270_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.241 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_231/CO[3]
                         net (fo=1, routed)           0.000    18.241    pool_layer2/pool_controller/avg_buff_reg[28]_i_231_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.575 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_178/O[1]
                         net (fo=3, routed)           0.618    19.193    pool_layer2/pool_controller/avg_buff_reg[28]_i_178_n_6
    SLICE_X38Y6          LUT4 (Prop_lut4_I1_O)        0.303    19.496 r  pool_layer2/pool_controller/avg_buff[28]_i_230/O
                         net (fo=1, routed)           0.000    19.496    pool_layer2/pool_controller/avg_buff[28]_i_230_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.009 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    20.009    pool_layer2/pool_controller/avg_buff_reg[28]_i_160_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.126 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.126    pool_layer2/pool_controller/avg_buff_reg[28]_i_75_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.243 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.243    pool_layer2/pool_controller/avg_buff_reg[28]_i_23_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.360 f  pool_layer2/pool_controller/avg_buff_reg[28]_i_10/CO[3]
                         net (fo=29, routed)          0.759    21.119    pool_layer2/pool_controller/avg_buff_reg[28]_i_10_n_0
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.124    21.243 f  pool_layer2/pool_controller/avg_buff[28]_i_5/O
                         net (fo=7, routed)           0.883    22.127    pool_layer2/pool_controller/avg_buff[28]_i_5_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I3_O)        0.124    22.251 r  pool_layer2/pool_controller/avg_buff[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.251    pool_layer2/pool_controller/avg_buff0_out[6]
    SLICE_X38Y1          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.496    12.675    pool_layer2/pool_controller/CLK
    SLICE_X38Y1          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[6]/C
                         clock pessimism              0.129    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X38Y1          FDRE (Setup_fdre_C_D)        0.077    12.727    pool_layer2/pool_controller/avg_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -22.251    
  -------------------------------------------------------------------
                         slack                                 -9.523    

Slack (VIOLATED) :        -9.481ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.211ns  (logic 8.726ns (45.421%)  route 10.485ns (54.579%))
  Logic Levels:           31  (CARRY4=21 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.657     2.951    pool_layer2/pool_controller/CLK
    SLICE_X52Y1          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.456     3.407 r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/Q
                         net (fo=3, routed)           0.721     4.128    pool_layer2/pool_controller/dataSet_reg[0][2]_12[3]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  pool_layer2/pool_controller/avg_buff[11]_i_68/O
                         net (fo=1, routed)           0.754     5.005    pool_layer2/pool_controller/avg_buff[11]_i_68_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.531 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.531    pool_layer2/pool_controller/avg_buff_reg[11]_i_44_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.645    pool_layer2/pool_controller/avg_buff_reg[15]_i_43_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.979 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_43/O[1]
                         net (fo=5, routed)           0.815     6.794    pool_layer2/pool_controller/avg_buff_reg[19]_i_43_n_6
    SLICE_X46Y5          LUT3 (Prop_lut3_I2_O)        0.303     7.097 f  pool_layer2/pool_controller/avg_buff[15]_i_42/O
                         net (fo=1, routed)           0.590     7.687    pool_layer2/pool_controller/avg_buff[15]_i_42_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.811 r  pool_layer2/pool_controller/avg_buff[15]_i_33/O
                         net (fo=1, routed)           0.873     8.684    pool_layer2/pool_controller/avg_buff[15]_i_33_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.082 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.082    pool_layer2/pool_controller/avg_buff_reg[15]_i_15_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.196    pool_layer2/pool_controller/avg_buff_reg[19]_i_15_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.530 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=18, routed)          0.711    10.241    pool_controller/avg_buff0[21]
    SLICE_X50Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.544 r  avg_buff[3]_i_145/O
                         net (fo=1, routed)           0.000    10.544    avg_buff[3]_i_145_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.077 r  avg_buff_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.077    avg_buff_reg[3]_i_104_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.296 r  avg_buff_reg[3]_i_88/O[0]
                         net (fo=3, routed)           0.862    12.157    avg_buff_reg[3]_i_88_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.295    12.452 r  avg_buff[3]_i_68/O
                         net (fo=1, routed)           0.863    13.315    avg_buff[3]_i_68_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.713 r  avg_buff_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.713    avg_buff_reg[3]_i_36_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  avg_buff_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.827    avg_buff_reg[3]_i_24_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  avg_buff_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.941    avg_buff_reg[7]_i_13_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  avg_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.055    avg_buff_reg[11]_i_13_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.389 r  avg_buff_reg[15]_i_13/O[1]
                         net (fo=3, routed)           0.855    15.245    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_0[1]
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.303    15.548 r  pool_layer2/pool_controller/avg_buff[11]_i_4/O
                         net (fo=1, routed)           0.477    16.025    pool_layer2/pool_controller/avg_buff[11]_i_4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.410 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.410    pool_layer2/pool_controller/avg_buff_reg[11]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.744 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_2/O[1]
                         net (fo=5, routed)           0.794    17.537    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_n_6
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.303    17.840 r  pool_layer2/pool_controller/avg_buff[28]_i_270/O
                         net (fo=1, routed)           0.000    17.840    pool_layer2/pool_controller/avg_buff[28]_i_270_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.241 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_231/CO[3]
                         net (fo=1, routed)           0.000    18.241    pool_layer2/pool_controller/avg_buff_reg[28]_i_231_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.575 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_178/O[1]
                         net (fo=3, routed)           0.618    19.193    pool_layer2/pool_controller/avg_buff_reg[28]_i_178_n_6
    SLICE_X38Y6          LUT4 (Prop_lut4_I1_O)        0.303    19.496 r  pool_layer2/pool_controller/avg_buff[28]_i_230/O
                         net (fo=1, routed)           0.000    19.496    pool_layer2/pool_controller/avg_buff[28]_i_230_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.009 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    20.009    pool_layer2/pool_controller/avg_buff_reg[28]_i_160_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.126 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.126    pool_layer2/pool_controller/avg_buff_reg[28]_i_75_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.243 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.243    pool_layer2/pool_controller/avg_buff_reg[28]_i_23_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.360 f  pool_layer2/pool_controller/avg_buff_reg[28]_i_10/CO[3]
                         net (fo=29, routed)          0.759    21.119    pool_layer2/pool_controller/avg_buff_reg[28]_i_10_n_0
    SLICE_X36Y9          LUT4 (Prop_lut4_I3_O)        0.124    21.243 f  pool_layer2/pool_controller/avg_buff[28]_i_5/O
                         net (fo=7, routed)           0.795    22.038    pool_layer2/pool_controller/avg_buff[28]_i_5_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.162 r  pool_layer2/pool_controller/avg_buff[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.162    pool_layer2/pool_controller/avg_buff0_out[9]
    SLICE_X37Y6          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.495    12.674    pool_layer2/pool_controller/CLK
    SLICE_X37Y6          FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[9]/C
                         clock pessimism              0.129    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)        0.032    12.681    pool_layer2/pool_controller/avg_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -22.162    
  -------------------------------------------------------------------
                         slack                                 -9.481    

Slack (VIOLATED) :        -9.480ns  (required time - arrival time)
  Source:                 pool_layer4/pool_controller/avg_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer4/pool_controller/avg_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 8.622ns (44.834%)  route 10.609ns (55.166%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.655     2.949    pool_layer4/pool_controller/CLK
    SLICE_X48Y19         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  pool_layer4/pool_controller/avg_buff_reg[0]/Q
                         net (fo=4, routed)           0.637     4.042    pool_layer4/pool_controller/avg_buff[0]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.166 r  pool_layer4/pool_controller/avg_buff[7]_i_79__0/O
                         net (fo=1, routed)           0.600     4.766    pool_layer4/pool_controller/avg_buff[7]_i_79__0_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.273 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0/CO[3]
                         net (fo=1, routed)           0.000     5.273    pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_46__0/O[2]
                         net (fo=5, routed)           0.876     6.388    pool_layer4_n_86
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.302     6.690 r  avg_buff[7]_i_43__0/O
                         net (fo=1, routed)           0.644     7.334    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_3
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.458 r  pool_layer4/pool_controller/avg_buff[7]_i_32__0/O
                         net (fo=1, routed)           0.818     8.276    pool_layer4/pool_controller/avg_buff[7]_i_32__0_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.661 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     8.661    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.995 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_15__0/O[1]
                         net (fo=18, routed)          1.171    10.166    pool_controller/avg_buff0_131[9]
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.303    10.469 r  avg_buff[3]_i_183__0/O
                         net (fo=1, routed)           0.000    10.469    avg_buff[3]_i_183__0_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.002 r  avg_buff_reg[3]_i_156__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    avg_buff_reg[3]_i_156__0_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.325 r  avg_buff_reg[3]_i_132__0/O[1]
                         net (fo=3, routed)           0.782    12.106    avg_buff_reg[3]_i_132__0_n_6
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.412 r  avg_buff[3]_i_93__0/O
                         net (fo=1, routed)           0.811    13.223    avg_buff[3]_i_93__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.730 r  avg_buff_reg[3]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    13.730    avg_buff_reg[3]_i_62__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  avg_buff_reg[3]_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    13.844    avg_buff_reg[3]_i_36__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.958 r  avg_buff_reg[3]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.958    avg_buff_reg[3]_i_24__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.197 r  avg_buff_reg[7]_i_13__0/O[2]
                         net (fo=3, routed)           0.657    14.854    avg_buff_reg[7]_i_13__0_n_5
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.302    15.156 r  avg_buff[7]_i_7__0/O
                         net (fo=1, routed)           0.699    15.855    avg_buff[7]_i_7__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.381 r  avg_buff_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.381    avg_buff_reg[7]_i_3__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.715 r  avg_buff_reg[11]_i_3__0/O[1]
                         net (fo=5, routed)           0.798    17.513    avg_buff_reg[11]_i_3__0_n_6
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.303    17.816 r  avg_buff[28]_i_284__0/O
                         net (fo=1, routed)           0.000    17.816    avg_buff[28]_i_284__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.192 r  avg_buff_reg[28]_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    18.192    avg_buff_reg[28]_i_269__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.309 r  avg_buff_reg[28]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    18.309    avg_buff_reg[28]_i_231__0_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.426 r  avg_buff_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.426    avg_buff_reg[28]_i_169_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.749 r  avg_buff_reg[28]_i_84__0/O[1]
                         net (fo=3, routed)           0.654    19.403    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_0[1]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.306    19.709 r  pool_layer4/pool_controller/avg_buff[28]_i_165__0/O
                         net (fo=1, routed)           0.000    19.709    pool_layer4/pool_controller/avg_buff[28]_i_165__0_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.241 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    20.241    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.364    pool_layer4/pool_controller/avg_buff_reg[28]_i_20_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.478 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0/CO[3]
                         net (fo=17, routed)          0.760    21.238    pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124    21.362 f  pool_layer4/pool_controller/avg_buff[28]_i_5__0/O
                         net (fo=20, routed)          0.694    22.056    pool_layer4/pool_controller/avg_buff[28]_i_5__0_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124    22.180 r  pool_layer4/pool_controller/avg_buff[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    22.180    pool_layer4/pool_controller/avg_buff0_out[4]
    SLICE_X50Y23         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.467    12.646    pool_layer4/pool_controller/CLK
    SLICE_X50Y23         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[4]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.079    12.700    pool_layer4/pool_controller/avg_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -22.180    
  -------------------------------------------------------------------
                         slack                                 -9.480    

Slack (VIOLATED) :        -9.480ns  (required time - arrival time)
  Source:                 pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer4/pool_controller/avg_buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.203ns  (logic 8.684ns (45.223%)  route 10.519ns (54.777%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.643     2.937    pool_layer4/pool_controller/CLK
    SLICE_X50Y20         FDRE                                         r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/Q
                         net (fo=4, routed)           0.488     3.943    pool_layer4/pool_controller/dataSet_reg[0][7]_7[0]
    SLICE_X48Y19         LUT3 (Prop_lut3_I2_O)        0.124     4.067 r  pool_layer4/pool_controller/avg_buff[7]_i_79__0/O
                         net (fo=1, routed)           0.600     4.666    pool_layer4/pool_controller/avg_buff[7]_i_79__0_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.173 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0/CO[3]
                         net (fo=1, routed)           0.000     5.173    pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.412 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_46__0/O[2]
                         net (fo=5, routed)           0.876     6.289    pool_layer4_n_86
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.302     6.591 r  avg_buff[7]_i_43__0/O
                         net (fo=1, routed)           0.644     7.234    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_3
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.358 r  pool_layer4/pool_controller/avg_buff[7]_i_32__0/O
                         net (fo=1, routed)           0.818     8.176    pool_layer4/pool_controller/avg_buff[7]_i_32__0_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.561 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.895 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_15__0/O[1]
                         net (fo=18, routed)          1.171    10.066    pool_controller/avg_buff0_131[9]
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.303    10.369 r  avg_buff[3]_i_183__0/O
                         net (fo=1, routed)           0.000    10.369    avg_buff[3]_i_183__0_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.902 r  avg_buff_reg[3]_i_156__0/CO[3]
                         net (fo=1, routed)           0.000    10.902    avg_buff_reg[3]_i_156__0_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.225 r  avg_buff_reg[3]_i_132__0/O[1]
                         net (fo=3, routed)           0.782    12.007    avg_buff_reg[3]_i_132__0_n_6
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.313 r  avg_buff[3]_i_93__0/O
                         net (fo=1, routed)           0.811    13.124    avg_buff[3]_i_93__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.631 r  avg_buff_reg[3]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    13.631    avg_buff_reg[3]_i_62__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.745 r  avg_buff_reg[3]_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    13.745    avg_buff_reg[3]_i_36__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  avg_buff_reg[3]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.859    avg_buff_reg[3]_i_24__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.098 r  avg_buff_reg[7]_i_13__0/O[2]
                         net (fo=3, routed)           0.657    14.754    avg_buff_reg[7]_i_13__0_n_5
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.302    15.056 r  avg_buff[7]_i_7__0/O
                         net (fo=1, routed)           0.699    15.756    avg_buff[7]_i_7__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.282 r  avg_buff_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.282    avg_buff_reg[7]_i_3__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.616 r  avg_buff_reg[11]_i_3__0/O[1]
                         net (fo=5, routed)           0.798    17.414    avg_buff_reg[11]_i_3__0_n_6
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.303    17.717 r  avg_buff[28]_i_284__0/O
                         net (fo=1, routed)           0.000    17.717    avg_buff[28]_i_284__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.093 r  avg_buff_reg[28]_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    18.093    avg_buff_reg[28]_i_269__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.210 r  avg_buff_reg[28]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    18.210    avg_buff_reg[28]_i_231__0_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  avg_buff_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.327    avg_buff_reg[28]_i_169_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.650 r  avg_buff_reg[28]_i_84__0/O[1]
                         net (fo=3, routed)           0.654    19.303    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_0[1]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.306    19.609 r  pool_layer4/pool_controller/avg_buff[28]_i_165__0/O
                         net (fo=1, routed)           0.000    19.609    pool_layer4/pool_controller/avg_buff[28]_i_165__0_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.141 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.255 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.264    pool_layer4/pool_controller/avg_buff_reg[28]_i_20_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 f  pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0/CO[3]
                         net (fo=17, routed)          0.757    21.135    pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124    21.259 f  pool_layer4/pool_controller/avg_buff[28]_i_3__0/O
                         net (fo=14, routed)          0.757    22.016    pool_layer4/pool_controller/avg_buff[28]_i_3__0_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I1_O)        0.124    22.140 r  pool_layer4/pool_controller/avg_buff[17]_i_1__0/O
                         net (fo=1, routed)           0.000    22.140    pool_layer4/pool_controller/avg_buff0_out[17]
    SLICE_X44Y25         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.477    12.656    pool_layer4/pool_controller/CLK
    SLICE_X44Y25         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[17]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.029    12.660    pool_layer4/pool_controller/avg_buff_reg[17]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -22.140    
  -------------------------------------------------------------------
                         slack                                 -9.480    

Slack (VIOLATED) :        -9.478ns  (required time - arrival time)
  Source:                 pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer4/pool_controller/avg_buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.201ns  (logic 8.684ns (45.226%)  route 10.517ns (54.774%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.643     2.937    pool_layer4/pool_controller/CLK
    SLICE_X50Y20         FDRE                                         r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/Q
                         net (fo=4, routed)           0.488     3.943    pool_layer4/pool_controller/dataSet_reg[0][7]_7[0]
    SLICE_X48Y19         LUT3 (Prop_lut3_I2_O)        0.124     4.067 r  pool_layer4/pool_controller/avg_buff[7]_i_79__0/O
                         net (fo=1, routed)           0.600     4.666    pool_layer4/pool_controller/avg_buff[7]_i_79__0_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.173 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0/CO[3]
                         net (fo=1, routed)           0.000     5.173    pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.412 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_46__0/O[2]
                         net (fo=5, routed)           0.876     6.289    pool_layer4_n_86
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.302     6.591 r  avg_buff[7]_i_43__0/O
                         net (fo=1, routed)           0.644     7.234    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_3
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.358 r  pool_layer4/pool_controller/avg_buff[7]_i_32__0/O
                         net (fo=1, routed)           0.818     8.176    pool_layer4/pool_controller/avg_buff[7]_i_32__0_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.561 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.895 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_15__0/O[1]
                         net (fo=18, routed)          1.171    10.066    pool_controller/avg_buff0_131[9]
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.303    10.369 r  avg_buff[3]_i_183__0/O
                         net (fo=1, routed)           0.000    10.369    avg_buff[3]_i_183__0_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.902 r  avg_buff_reg[3]_i_156__0/CO[3]
                         net (fo=1, routed)           0.000    10.902    avg_buff_reg[3]_i_156__0_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.225 r  avg_buff_reg[3]_i_132__0/O[1]
                         net (fo=3, routed)           0.782    12.007    avg_buff_reg[3]_i_132__0_n_6
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.313 r  avg_buff[3]_i_93__0/O
                         net (fo=1, routed)           0.811    13.124    avg_buff[3]_i_93__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.631 r  avg_buff_reg[3]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    13.631    avg_buff_reg[3]_i_62__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.745 r  avg_buff_reg[3]_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    13.745    avg_buff_reg[3]_i_36__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  avg_buff_reg[3]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.859    avg_buff_reg[3]_i_24__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.098 r  avg_buff_reg[7]_i_13__0/O[2]
                         net (fo=3, routed)           0.657    14.754    avg_buff_reg[7]_i_13__0_n_5
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.302    15.056 r  avg_buff[7]_i_7__0/O
                         net (fo=1, routed)           0.699    15.756    avg_buff[7]_i_7__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.282 r  avg_buff_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.282    avg_buff_reg[7]_i_3__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.616 r  avg_buff_reg[11]_i_3__0/O[1]
                         net (fo=5, routed)           0.798    17.414    avg_buff_reg[11]_i_3__0_n_6
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.303    17.717 r  avg_buff[28]_i_284__0/O
                         net (fo=1, routed)           0.000    17.717    avg_buff[28]_i_284__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.093 r  avg_buff_reg[28]_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    18.093    avg_buff_reg[28]_i_269__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.210 r  avg_buff_reg[28]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    18.210    avg_buff_reg[28]_i_231__0_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  avg_buff_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.327    avg_buff_reg[28]_i_169_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.650 r  avg_buff_reg[28]_i_84__0/O[1]
                         net (fo=3, routed)           0.654    19.303    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_0[1]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.306    19.609 r  pool_layer4/pool_controller/avg_buff[28]_i_165__0/O
                         net (fo=1, routed)           0.000    19.609    pool_layer4/pool_controller/avg_buff[28]_i_165__0_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.141 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.255 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.264    pool_layer4/pool_controller/avg_buff_reg[28]_i_20_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0/CO[3]
                         net (fo=17, routed)          0.760    21.138    pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124    21.262 f  pool_layer4/pool_controller/avg_buff[28]_i_5__0/O
                         net (fo=20, routed)          0.752    22.014    pool_layer4/pool_controller/avg_buff[28]_i_5__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124    22.138 r  pool_layer4/pool_controller/avg_buff[10]_i_1__0/O
                         net (fo=1, routed)           0.000    22.138    pool_layer4/pool_controller/avg_buff0_out[10]
    SLICE_X44Y24         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.477    12.656    pool_layer4/pool_controller/CLK
    SLICE_X44Y24         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[10]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.029    12.660    pool_layer4/pool_controller/avg_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                 -9.478    

Slack (VIOLATED) :        -9.470ns  (required time - arrival time)
  Source:                 pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer4/pool_controller/avg_buff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.195ns  (logic 8.684ns (45.241%)  route 10.511ns (54.759%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.643     2.937    pool_layer4/pool_controller/CLK
    SLICE_X50Y20         FDRE                                         r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/Q
                         net (fo=4, routed)           0.488     3.943    pool_layer4/pool_controller/dataSet_reg[0][7]_7[0]
    SLICE_X48Y19         LUT3 (Prop_lut3_I2_O)        0.124     4.067 r  pool_layer4/pool_controller/avg_buff[7]_i_79__0/O
                         net (fo=1, routed)           0.600     4.666    pool_layer4/pool_controller/avg_buff[7]_i_79__0_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.173 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0/CO[3]
                         net (fo=1, routed)           0.000     5.173    pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.412 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_46__0/O[2]
                         net (fo=5, routed)           0.876     6.289    pool_layer4_n_86
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.302     6.591 r  avg_buff[7]_i_43__0/O
                         net (fo=1, routed)           0.644     7.234    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_3
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.358 r  pool_layer4/pool_controller/avg_buff[7]_i_32__0/O
                         net (fo=1, routed)           0.818     8.176    pool_layer4/pool_controller/avg_buff[7]_i_32__0_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.561 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.895 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_15__0/O[1]
                         net (fo=18, routed)          1.171    10.066    pool_controller/avg_buff0_131[9]
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.303    10.369 r  avg_buff[3]_i_183__0/O
                         net (fo=1, routed)           0.000    10.369    avg_buff[3]_i_183__0_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.902 r  avg_buff_reg[3]_i_156__0/CO[3]
                         net (fo=1, routed)           0.000    10.902    avg_buff_reg[3]_i_156__0_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.225 r  avg_buff_reg[3]_i_132__0/O[1]
                         net (fo=3, routed)           0.782    12.007    avg_buff_reg[3]_i_132__0_n_6
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.313 r  avg_buff[3]_i_93__0/O
                         net (fo=1, routed)           0.811    13.124    avg_buff[3]_i_93__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.631 r  avg_buff_reg[3]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    13.631    avg_buff_reg[3]_i_62__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.745 r  avg_buff_reg[3]_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    13.745    avg_buff_reg[3]_i_36__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  avg_buff_reg[3]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.859    avg_buff_reg[3]_i_24__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.098 r  avg_buff_reg[7]_i_13__0/O[2]
                         net (fo=3, routed)           0.657    14.754    avg_buff_reg[7]_i_13__0_n_5
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.302    15.056 r  avg_buff[7]_i_7__0/O
                         net (fo=1, routed)           0.699    15.756    avg_buff[7]_i_7__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.282 r  avg_buff_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.282    avg_buff_reg[7]_i_3__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.616 r  avg_buff_reg[11]_i_3__0/O[1]
                         net (fo=5, routed)           0.798    17.414    avg_buff_reg[11]_i_3__0_n_6
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.303    17.717 r  avg_buff[28]_i_284__0/O
                         net (fo=1, routed)           0.000    17.717    avg_buff[28]_i_284__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.093 r  avg_buff_reg[28]_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    18.093    avg_buff_reg[28]_i_269__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.210 r  avg_buff_reg[28]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    18.210    avg_buff_reg[28]_i_231__0_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  avg_buff_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.327    avg_buff_reg[28]_i_169_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.650 r  avg_buff_reg[28]_i_84__0/O[1]
                         net (fo=3, routed)           0.654    19.303    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_0[1]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.306    19.609 r  pool_layer4/pool_controller/avg_buff[28]_i_165__0/O
                         net (fo=1, routed)           0.000    19.609    pool_layer4/pool_controller/avg_buff[28]_i_165__0_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.141 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.255 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.264    pool_layer4/pool_controller/avg_buff_reg[28]_i_20_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 f  pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0/CO[3]
                         net (fo=17, routed)          0.757    21.135    pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124    21.259 f  pool_layer4/pool_controller/avg_buff[28]_i_3__0/O
                         net (fo=14, routed)          0.749    22.008    pool_layer4/pool_controller/avg_buff[28]_i_3__0_n_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    22.132 r  pool_layer4/pool_controller/avg_buff[20]_i_1__0/O
                         net (fo=1, routed)           0.000    22.132    pool_layer4/pool_controller/avg_buff0_out[20]
    SLICE_X44Y25         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.477    12.656    pool_layer4/pool_controller/CLK
    SLICE_X44Y25         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[20]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.031    12.662    pool_layer4/pool_controller/avg_buff_reg[20]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -22.132    
  -------------------------------------------------------------------
                         slack                                 -9.470    

Slack (VIOLATED) :        -9.469ns  (required time - arrival time)
  Source:                 pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer4/pool_controller/avg_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.198ns  (logic 8.684ns (45.235%)  route 10.514ns (54.765%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.643     2.937    pool_layer4/pool_controller/CLK
    SLICE_X50Y20         FDRE                                         r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  pool_layer4/pool_controller/dataSet_reg[0][7][0]/Q
                         net (fo=4, routed)           0.488     3.943    pool_layer4/pool_controller/dataSet_reg[0][7]_7[0]
    SLICE_X48Y19         LUT3 (Prop_lut3_I2_O)        0.124     4.067 r  pool_layer4/pool_controller/avg_buff[7]_i_79__0/O
                         net (fo=1, routed)           0.600     4.666    pool_layer4/pool_controller/avg_buff[7]_i_79__0_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.173 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0/CO[3]
                         net (fo=1, routed)           0.000     5.173    pool_layer4/pool_controller/avg_buff_reg[7]_i_47__0_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.412 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_46__0/O[2]
                         net (fo=5, routed)           0.876     6.289    pool_layer4_n_86
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.302     6.591 r  avg_buff[7]_i_43__0/O
                         net (fo=1, routed)           0.644     7.234    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_3
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.358 r  pool_layer4/pool_controller/avg_buff[7]_i_32__0/O
                         net (fo=1, routed)           0.818     8.176    pool_layer4/pool_controller/avg_buff[7]_i_32__0_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.561 r  pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    pool_layer4/pool_controller/avg_buff_reg[7]_i_15__0_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.895 r  pool_layer4/pool_controller/avg_buff_reg[11]_i_15__0/O[1]
                         net (fo=18, routed)          1.171    10.066    pool_controller/avg_buff0_131[9]
    SLICE_X50Y13         LUT2 (Prop_lut2_I1_O)        0.303    10.369 r  avg_buff[3]_i_183__0/O
                         net (fo=1, routed)           0.000    10.369    avg_buff[3]_i_183__0_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.902 r  avg_buff_reg[3]_i_156__0/CO[3]
                         net (fo=1, routed)           0.000    10.902    avg_buff_reg[3]_i_156__0_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.225 r  avg_buff_reg[3]_i_132__0/O[1]
                         net (fo=3, routed)           0.782    12.007    avg_buff_reg[3]_i_132__0_n_6
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.306    12.313 r  avg_buff[3]_i_93__0/O
                         net (fo=1, routed)           0.811    13.124    avg_buff[3]_i_93__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.631 r  avg_buff_reg[3]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    13.631    avg_buff_reg[3]_i_62__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.745 r  avg_buff_reg[3]_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    13.745    avg_buff_reg[3]_i_36__0_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.859 r  avg_buff_reg[3]_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.859    avg_buff_reg[3]_i_24__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.098 r  avg_buff_reg[7]_i_13__0/O[2]
                         net (fo=3, routed)           0.657    14.754    avg_buff_reg[7]_i_13__0_n_5
    SLICE_X55Y20         LUT3 (Prop_lut3_I2_O)        0.302    15.056 r  avg_buff[7]_i_7__0/O
                         net (fo=1, routed)           0.699    15.756    avg_buff[7]_i_7__0_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.282 r  avg_buff_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.282    avg_buff_reg[7]_i_3__0_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.616 r  avg_buff_reg[11]_i_3__0/O[1]
                         net (fo=5, routed)           0.798    17.414    avg_buff_reg[11]_i_3__0_n_6
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.303    17.717 r  avg_buff[28]_i_284__0/O
                         net (fo=1, routed)           0.000    17.717    avg_buff[28]_i_284__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.093 r  avg_buff_reg[28]_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    18.093    avg_buff_reg[28]_i_269__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.210 r  avg_buff_reg[28]_i_231__0/CO[3]
                         net (fo=1, routed)           0.000    18.210    avg_buff_reg[28]_i_231__0_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  avg_buff_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    18.327    avg_buff_reg[28]_i_169_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.650 r  avg_buff_reg[28]_i_84__0/O[1]
                         net (fo=3, routed)           0.654    19.303    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_0[1]
    SLICE_X45Y23         LUT4 (Prop_lut4_I1_O)        0.306    19.609 r  pool_layer4/pool_controller/avg_buff[28]_i_165__0/O
                         net (fo=1, routed)           0.000    19.609    pool_layer4/pool_controller/avg_buff[28]_i_165__0_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.141 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0/CO[3]
                         net (fo=1, routed)           0.000    20.141    pool_layer4/pool_controller/avg_buff_reg[28]_i_62__0_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.255 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.264    pool_layer4/pool_controller/avg_buff_reg[28]_i_20_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0/CO[3]
                         net (fo=17, routed)          0.760    21.138    pool_layer4/pool_controller/avg_buff_reg[28]_i_9__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.124    21.262 f  pool_layer4/pool_controller/avg_buff[28]_i_5__0/O
                         net (fo=20, routed)          0.748    22.011    pool_layer4/pool_controller/avg_buff[28]_i_5__0_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    22.135 r  pool_layer4/pool_controller/avg_buff[9]_i_1__0/O
                         net (fo=1, routed)           0.000    22.135    pool_layer4/pool_controller/avg_buff0_out[9]
    SLICE_X43Y23         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.480    12.660    pool_layer4/pool_controller/CLK
    SLICE_X43Y23         FDRE                                         r  pool_layer4/pool_controller/avg_buff_reg[9]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031    12.665    pool_layer4/pool_controller/avg_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -22.135    
  -------------------------------------------------------------------
                         slack                                 -9.469    

Slack (VIOLATED) :        -9.438ns  (required time - arrival time)
  Source:                 pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_layer2/pool_controller/avg_buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.210ns  (logic 8.726ns (45.424%)  route 10.484ns (54.576%))
  Logic Levels:           31  (CARRY4=21 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.657     2.951    pool_layer2/pool_controller/CLK
    SLICE_X52Y1          FDRE                                         r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.456     3.407 r  pool_layer2/pool_controller/dataSet_reg[0][2][3]/Q
                         net (fo=3, routed)           0.721     4.128    pool_layer2/pool_controller/dataSet_reg[0][2]_12[3]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.124     4.252 r  pool_layer2/pool_controller/avg_buff[11]_i_68/O
                         net (fo=1, routed)           0.754     5.005    pool_layer2/pool_controller/avg_buff[11]_i_68_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.531 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.531    pool_layer2/pool_controller/avg_buff_reg[11]_i_44_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.645    pool_layer2/pool_controller/avg_buff_reg[15]_i_43_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.979 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_43/O[1]
                         net (fo=5, routed)           0.815     6.794    pool_layer2/pool_controller/avg_buff_reg[19]_i_43_n_6
    SLICE_X46Y5          LUT3 (Prop_lut3_I2_O)        0.303     7.097 f  pool_layer2/pool_controller/avg_buff[15]_i_42/O
                         net (fo=1, routed)           0.590     7.687    pool_layer2/pool_controller/avg_buff[15]_i_42_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I3_O)        0.124     7.811 r  pool_layer2/pool_controller/avg_buff[15]_i_33/O
                         net (fo=1, routed)           0.873     8.684    pool_layer2/pool_controller/avg_buff[15]_i_33_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.082 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.082    pool_layer2/pool_controller/avg_buff_reg[15]_i_15_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  pool_layer2/pool_controller/avg_buff_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.196    pool_layer2/pool_controller/avg_buff_reg[19]_i_15_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.530 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_49/O[1]
                         net (fo=18, routed)          0.711    10.241    pool_controller/avg_buff0[21]
    SLICE_X50Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.544 r  avg_buff[3]_i_145/O
                         net (fo=1, routed)           0.000    10.544    avg_buff[3]_i_145_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.077 r  avg_buff_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.077    avg_buff_reg[3]_i_104_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.296 r  avg_buff_reg[3]_i_88/O[0]
                         net (fo=3, routed)           0.862    12.157    avg_buff_reg[3]_i_88_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.295    12.452 r  avg_buff[3]_i_68/O
                         net (fo=1, routed)           0.863    13.315    avg_buff[3]_i_68_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.713 r  avg_buff_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.713    avg_buff_reg[3]_i_36_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.827 r  avg_buff_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.827    avg_buff_reg[3]_i_24_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  avg_buff_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.941    avg_buff_reg[7]_i_13_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  avg_buff_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.055    avg_buff_reg[11]_i_13_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.389 r  avg_buff_reg[15]_i_13/O[1]
                         net (fo=3, routed)           0.855    15.245    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_0[1]
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.303    15.548 r  pool_layer2/pool_controller/avg_buff[11]_i_4/O
                         net (fo=1, routed)           0.477    16.025    pool_layer2/pool_controller/avg_buff[11]_i_4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.410 r  pool_layer2/pool_controller/avg_buff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.410    pool_layer2/pool_controller/avg_buff_reg[11]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.744 r  pool_layer2/pool_controller/avg_buff_reg[15]_i_2/O[1]
                         net (fo=5, routed)           0.794    17.537    pool_layer2/pool_controller/avg_buff_reg[15]_i_2_n_6
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.303    17.840 r  pool_layer2/pool_controller/avg_buff[28]_i_270/O
                         net (fo=1, routed)           0.000    17.840    pool_layer2/pool_controller/avg_buff[28]_i_270_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.241 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_231/CO[3]
                         net (fo=1, routed)           0.000    18.241    pool_layer2/pool_controller/avg_buff_reg[28]_i_231_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.575 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_178/O[1]
                         net (fo=3, routed)           0.618    19.193    pool_layer2/pool_controller/avg_buff_reg[28]_i_178_n_6
    SLICE_X38Y6          LUT4 (Prop_lut4_I1_O)        0.303    19.496 r  pool_layer2/pool_controller/avg_buff[28]_i_230/O
                         net (fo=1, routed)           0.000    19.496    pool_layer2/pool_controller/avg_buff[28]_i_230_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.009 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    20.009    pool_layer2/pool_controller/avg_buff_reg[28]_i_160_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.126 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_75/CO[3]
                         net (fo=1, routed)           0.000    20.126    pool_layer2/pool_controller/avg_buff_reg[28]_i_75_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.243 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.243    pool_layer2/pool_controller/avg_buff_reg[28]_i_23_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.360 r  pool_layer2/pool_controller/avg_buff_reg[28]_i_10/CO[3]
                         net (fo=29, routed)          0.767    21.127    pool_layer2/pool_controller/avg_buff_reg[28]_i_10_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I3_O)        0.124    21.251 f  pool_layer2/pool_controller/avg_buff[28]_i_3/O
                         net (fo=8, routed)           0.786    22.037    pool_layer2/pool_controller/avg_buff[28]_i_3_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I3_O)        0.124    22.161 r  pool_layer2/pool_controller/avg_buff[17]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.161    pool_layer2/pool_controller/avg_buff0_out[17]
    SLICE_X46Y10         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       1.492    12.672    pool_layer2/pool_controller/CLK
    SLICE_X46Y10         FDRE                                         r  pool_layer2/pool_controller/avg_buff_reg[17]/C
                         clock pessimism              0.129    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X46Y10         FDRE (Setup_fdre_C_D)        0.077    12.723    pool_layer2/pool_controller/avg_buff_reg[17]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -22.161    
  -------------------------------------------------------------------
                         slack                                 -9.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMD32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMS32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMS32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.289%)  route 0.218ns (60.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.557     0.893    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y36         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/Q
                         net (fo=56, routed)          0.218     1.251    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WE
    SLICE_X50Y36         RAMS32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.820     1.186    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X50Y36         RAMS32                                       r  nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.048     1.199    nolabel_line46/design_2_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.237%)  route 0.199ns (54.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.562     0.898    nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X46Y46         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/Q
                         net (fo=2, routed)           0.199     1.260    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[18]
    SLICE_X47Y53         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.824     1.190    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X47Y53         FDRE                                         r  nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.047     1.207    nolabel_line46/design_2_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.560%)  route 0.213ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.559     0.895    nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y49         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[31]/Q
                         net (fo=1, routed)           0.213     1.235    nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]
    SLICE_X52Y50         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line46/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line46/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27189, routed)       0.821     1.187    nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y50         FDRE                                         r  nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.025     1.182    nolabel_line46/design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line46/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   conv_layer1/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y71  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y64  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63  nolabel_line46/design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



