# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEST1.srcs/sources_1/new/Small_Adder.vhd" \
"../../../../TEST1.srcs/Small_Adder_Test/imports/new/Small_Adder_TB.vhd" \

# Do not sort compile order
nosort
