#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 14:34:40 2018
# Process ID: 53908
# Current directory: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent71364 C:\Users\user\Documents\GitHub\FPGA_Design\Lab06\lab6\lab6.xpr
# Log file: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/vivado.log
# Journal file: C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.xpr
update_ip_catalog -rebuild
update_ip_catalog
create_bd_design "hw6"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram:1.0 bram_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix:1.0 matrix_0
endgroup
set_property location {0.5 24 -40} [get_bd_cells processing_system7_0]
set_property location {3 482 -50} [get_bd_cells matrix_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/bram_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins bram_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/matrix_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins matrix_0/S00_AXI]
endgroup
set_property location {1 120 -150} [get_bd_cells processing_system7_0]
set_property location {2 642 -140} [get_bd_cells ps7_0_axi_periph]
set_property location {2.5 1041 -360} [get_bd_cells bram_0]
set_property location {3 1009 -123} [get_bd_cells matrix_0]
set_property location {2 647 -349} [get_bd_cells rst_ps7_0_100M]
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs hw6]
make_wrapper -files [get_files C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hw6.bd] -top
add_files -norecurse C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.srcs/sources_1/bd/hw6/hdl/hw6_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk
file copy -force C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.runs/impl_1/hw6_wrapper.sysdef C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf

launch_sdk -workspace C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk -hwspec C:/Users/user/Documents/GitHub/FPGA_Design/Lab06/lab6/lab6.sdk/hw6_wrapper.hdf
