
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000411                       # Number of seconds simulated
sim_ticks                                   411121467                       # Number of ticks simulated
final_tick                                  411121467                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79649                       # Simulator instruction rate (inst/s)
host_op_rate                                   222265                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41675444                       # Simulator tick rate (ticks/s)
host_mem_usage                               33828712                       # Number of bytes of host memory used
host_seconds                                     9.86                       # Real time elapsed on the host
sim_insts                                      785724                       # Number of instructions simulated
sim_ops                                       2192608                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          48960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         376576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          48768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         381312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         381760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          48640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         375808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1710848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        48960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        48640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        195392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            5884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            5958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            5965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            5872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                134                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         119088892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         915972602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         118621877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         927492312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         119244564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         928582014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         118310533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         914104541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4161417336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    119088892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    118621877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    119244564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    118310533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        475265866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20860015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20860015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20860015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        119088892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        915972602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        118621877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        927492312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        119244564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        928582014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        118310533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        914104541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4182277351                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                  37865                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            37865                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2310                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               32343                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   4622                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               312                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          32343                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             12334                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           20009                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         1738                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                      32015                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      57710                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          266                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          544                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                      35038                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          163                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1234600                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             58837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        244711                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      37865                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             16956                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1107078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4808                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          492                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    34939                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  965                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1168979                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.546119                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.907475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1068840     91.43%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    4557      0.39%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    7307      0.63%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    4447      0.38%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    7624      0.65%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4479      0.38%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    7887      0.67%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    5027      0.43%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   58811      5.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1168979                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.030670                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.198211                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   48203                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1037391                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    35661                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                45320                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2404                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                623298                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2404                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   61866                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 339847                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3502                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    67096                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               694264                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                614572                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 60487                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   121                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                628776                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             821031                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1901202                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1227426                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            35067                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               741169                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   79797                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                81                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            78                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   204508                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               34813                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              60734                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              516                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1355                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    598392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                355                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   580415                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              726                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          57087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        76154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1168979                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.496514                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.201883                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             925927     79.21%     79.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              91152      7.80%     87.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              64474      5.52%     92.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              37082      3.17%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              23118      1.98%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              14504      1.24%     98.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               6402      0.55%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               4895      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1425      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1168979                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2098     87.38%     87.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     87.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     87.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   13      0.54%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     87.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    62      2.58%     90.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   86      3.58%     94.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.29%     94.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             135      5.62%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             8003      1.38%      1.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               416854     71.82%     73.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14869      2.56%     75.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                48368      8.33%     84.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1093      0.19%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               31789      5.48%     89.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              25917      4.47%     94.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1108      0.19%     94.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         32414      5.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                580415                       # Type of FU issued
system.cpu0.iq.rate                          0.470124                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2401                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004137                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2263250                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           620467                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       538660                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              69685                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             35413                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        34651                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                539918                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  34895                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            5389                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         7049                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         5145                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2404                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   8228                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               329444                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             598747                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              124                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                34813                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               60734                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               164                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               329423                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            49                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           521                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2592                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3113                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               575370                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                31973                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5044                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                       89671                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   30101                       # Number of branches executed
system.cpu0.iew.exec_stores                     57698                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.466038                       # Inst execution rate
system.cpu0.iew.wb_sent                        574242                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       573311                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   425967                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1117263                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.464370                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.381259                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          57097                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2372                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1159874                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.466968                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356244                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       932221     80.37%     80.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       140048     12.07%     92.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        17275      1.49%     93.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        20531      1.77%     95.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         8718      0.75%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        13768      1.19%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6244      0.54%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4295      0.37%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        16774      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1159874                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              194349                       # Number of instructions committed
system.cpu0.commit.committedOps                541624                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         83349                       # Number of memory references committed
system.cpu0.commit.loads                        27764                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                     27578                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                     34401                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   533411                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                3917                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         7233      1.34%      1.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          386946     71.44%     72.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14711      2.72%     75.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           48349      8.93%     84.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1036      0.19%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          26749      4.94%     89.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         23354      4.31%     93.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1015      0.19%     94.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        32231      5.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           541624                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                16774                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1741821                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1206784                       # The number of ROB writes
system.cpu0.timesIdled                            434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     194349                       # Number of Instructions Simulated
system.cpu0.committedOps                       541624                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.352490                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.352490                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.157419                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.157419                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1159311                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 594666                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    34730                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2137                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   443271                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  178884                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 151968                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             5394                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          469.068372                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              75837                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5906                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.840671                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   469.068372                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.916149                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.916149                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           661074                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          661074                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data        26020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          26020                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        49817                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         49817                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data        75837                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           75837                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        75837                       # number of overall hits
system.cpu0.dcache.overall_hits::total          75837                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          315                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         5744                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5744                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         6059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         6059                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     23047263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     23047263                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    342820169                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    342820169                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    365867432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    365867432                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    365867432                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    365867432                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        26335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        26335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        55561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        55561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        81896                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        81896                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        81896                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        81896                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.011961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011961                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.103382                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103382                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.073984                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.073984                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.073984                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.073984                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 73165.914286                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73165.914286                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59683.177054                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59683.177054                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60384.128074                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60384.128074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60384.128074                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60384.128074                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          986                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    98.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         5282                       # number of writebacks
system.cpu0.dcache.writebacks::total             5282                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          149                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          152                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          152                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         5741                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5741                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5907                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5907                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12716271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12716271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    338796531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    338796531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    351512802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    351512802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    351512802                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    351512802                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006303                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006303                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.103328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.103328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.072128                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072128                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.072128                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072128                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 76604.042169                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76604.042169                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 59013.504790                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59013.504790                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59507.838497                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59507.838497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59507.838497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59507.838497                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              312                       # number of replacements
system.cpu0.icache.tags.tagsinuse          492.018222                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              33906                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              824                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            41.148058                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   492.018222                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.960973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.960973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           280336                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          280336                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst        33906                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          33906                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        33906                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           33906                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        33906                       # number of overall hits
system.cpu0.icache.overall_hits::total          33906                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1033                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1033                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1033                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1033                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1033                       # number of overall misses
system.cpu0.icache.overall_misses::total         1033                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     63347921                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     63347921                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     63347921                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     63347921                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     63347921                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     63347921                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        34939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        34939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        34939                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        34939                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        34939                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        34939                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.029566                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.029566                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.029566                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.029566                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.029566                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.029566                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 61324.221684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61324.221684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 61324.221684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61324.221684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 61324.221684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61324.221684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1681                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   105.062500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          312                       # number of writebacks
system.cpu0.icache.writebacks::total              312                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          824                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          824                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          824                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     51826122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51826122                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     51826122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51826122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     51826122                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51826122                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.023584                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.023584                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.023584                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.023584                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.023584                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.023584                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 62895.779126                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62895.779126                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 62895.779126                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62895.779126                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 62895.779126                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62895.779126                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            2613                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        2883.042742                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              5762                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            6667                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.864257                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     2.657807                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   455.652219                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  2424.732715                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000649                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.111243                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.591976                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.703868                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           56387                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          56387                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         5282                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         5282                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          309                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          309                       # number of WritebackClean hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            6                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            6                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           58                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           58                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           10                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           58                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           16                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             74                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           58                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           16                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            74                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         5735                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         5735                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          766                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          766                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          156                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          156                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          766                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         5891                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         6657                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          766                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         5891                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         6657                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    333041958                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    333041958                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     50819130                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     50819130                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     12513474                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     12513474                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     50819130                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    345555432                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    396374562                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     50819130                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    345555432                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    396374562                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         5282                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         5282                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          309                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          309                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         5741                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         5741                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          824                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          824                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          166                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          166                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          824                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         5907                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         6731                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          824                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         5907                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         6731                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.998955                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998955                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.929612                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.929612                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.939759                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.939759                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.929612                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.997291                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.989006                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.929612                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.997291                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.989006                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 58071.832258                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 58071.832258                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 66343.511749                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 66343.511749                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 80214.576923                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80214.576923                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 66343.511749                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 58658.195892                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 59542.520955                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 66343.511749                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 58658.195892                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 59542.520955                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         1886                       # number of writebacks
system.cpu0.l2cache.writebacks::total            1886                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         5735                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         5735                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          766                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          766                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          156                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          156                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          766                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         5891                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         6657                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          766                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         5891                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         6657                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    316811516                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    316811516                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     48646960                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     48646960                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     12074260                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     12074260                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     48646960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    328885776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    377532736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     48646960                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    328885776                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    377532736                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.998955                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998955                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.929612                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.929612                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.939759                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.939759                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.929612                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.997291                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.989006                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.929612                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.997291                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.989006                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 55241.763906                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55241.763906                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 63507.780679                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63507.780679                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77399.102564                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77399.102564                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 63507.780679                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 55828.514004                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 56712.143007                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 63507.780679                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 55828.514004                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 56712.143007                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        12437                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         5706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          477                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp          990                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         7168                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          312                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          860                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         5741                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         5740                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          824                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          166                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1960                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        17207                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            19167                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        72704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       716032                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            788736                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       2634                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               120704                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         9365                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.051682                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.221396                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              8881     94.83%     94.83% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               484      5.17%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          9365                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       7867125                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       823176                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      5900094                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu1.branchPred.lookups                  38784                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            38784                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2334                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               32672                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   4760                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               327                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          32672                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             12434                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           20238                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1768                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                      32843                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      58404                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          293                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          559                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                      35688                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          195                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         1234600                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             60105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        249992                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      38784                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             17194                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1104990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4918                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          672                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    35557                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  977                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           1168466                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.560364                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.930973                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1065877     91.22%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4642      0.40%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    7492      0.64%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    4590      0.39%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    7713      0.66%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4538      0.39%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    7950      0.68%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    5184      0.44%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60480      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1168466                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.031414                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.202488                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   48575                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1034364                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    36309                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                46759                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2459                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                639839                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2459                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   62610                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 340467                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3563                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    68791                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               690576                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                631026                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   60                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 62602                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                622709                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             844884                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1954046                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1262491                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            35042                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               764144                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   80710                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                78                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            76                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   209886                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               35734                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              61373                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              495                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1380                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    614158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                364                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   595965                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              775                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          57566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        77961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1168466                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.510041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.214629                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             919080     78.66%     78.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              92971      7.96%     86.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              66583      5.70%     92.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              38189      3.27%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              23792      2.04%     97.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14907      1.28%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               6487      0.56%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               5020      0.43%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1437      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1168466                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2135     85.71%     85.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     85.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     85.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   14      0.56%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    94      3.77%     90.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   93      3.73%     93.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.24%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             149      5.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             8315      1.40%      1.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               428327     71.87%     73.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               15352      2.58%     75.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                50097      8.41%     84.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1081      0.18%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               32632      5.48%     89.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              26578      4.46%     94.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           1110      0.19%     94.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         32473      5.45%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                595965                       # Type of FU issued
system.cpu1.iq.rate                          0.482719                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2491                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004180                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2293855                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           636732                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       553829                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              69805                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             35399                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        34703                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                555186                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  34955                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            5516                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         7232                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         5101                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2459                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8617                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               327402                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             614522                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               95                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                35734                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               61373                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               167                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    34                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               327365                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            49                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           532                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2668                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3200                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               590762                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                32797                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5201                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       91190                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   30655                       # Number of branches executed
system.cpu1.iew.exec_stores                     58393                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.478505                       # Inst execution rate
system.cpu1.iew.wb_sent                        589547                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       588532                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   438330                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1153177                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.476699                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.380106                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          57575                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2429                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1159302                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.480409                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.374166                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       925607     79.84%     79.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       143637     12.39%     92.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        17701      1.53%     93.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        20934      1.81%     95.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         9063      0.78%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        14246      1.23%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6422      0.55%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         4452      0.38%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        17240      1.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1159302                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              199245                       # Number of instructions committed
system.cpu1.commit.committedOps                556939                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         84772                       # Number of memory references committed
system.cpu1.commit.loads                        28502                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                     28173                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                     34463                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   548475                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                4041                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         7484      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          398321     71.52%     72.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          15241      2.74%     75.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           50085      8.99%     84.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1036      0.19%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          27456      4.93%     89.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         24008      4.31%     94.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         1046      0.19%     94.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        32262      5.79%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           556939                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                17240                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1756576                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1238388                       # The number of ROB writes
system.cpu1.timesIdled                            433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          66134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                     199245                       # Number of Instructions Simulated
system.cpu1.committedOps                       556939                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.196391                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.196391                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.161384                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161384                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1193169                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 612578                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    34752                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    2138                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   456688                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  183754                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 154575                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             5475                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          469.424890                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              77036                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5987                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.867212                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   469.424890                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.916845                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916845                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           671363                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          671363                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data        26599                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26599                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        50437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         50437                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        77036                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           77036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        77036                       # number of overall hits
system.cpu1.dcache.overall_hits::total          77036                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         5806                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5806                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         6136                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6136                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         6136                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6136                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     25613361                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     25613361                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    341571418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    341571418                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    367184779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    367184779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    367184779                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    367184779                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        26929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26929                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        56243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        56243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        83172                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        83172                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        83172                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        83172                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012254                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012254                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.103231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.103231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.073775                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073775                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.073775                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073775                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 77616.245455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77616.245455                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 58830.764382                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58830.764382                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 59841.065678                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59841.065678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 59841.065678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59841.065678                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5348                       # number of writebacks
system.cpu1.dcache.writebacks::total             5348                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          145                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          148                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         5803                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5803                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         5988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         5988                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5988                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     14359293                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     14359293                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    337491836                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    337491836                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    351851129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    351851129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    351851129                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    351851129                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006870                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006870                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.103177                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.103177                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.071995                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071995                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.071995                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071995                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 77617.800000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77617.800000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 58158.165776                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58158.165776                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 58759.373580                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58759.373580                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 58759.373580                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58759.373580                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              309                       # number of replacements
system.cpu1.icache.tags.tagsinuse          491.746877                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              34529                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              821                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            42.057247                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   491.746877                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.960443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.960443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           285277                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          285277                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        34529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          34529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        34529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           34529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        34529                       # number of overall hits
system.cpu1.icache.overall_hits::total          34529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1028                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1028                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1028                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1028                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1028                       # number of overall misses
system.cpu1.icache.overall_misses::total         1028                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     61539398                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     61539398                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     61539398                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     61539398                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     61539398                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     61539398                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        35557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        35557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        35557                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        35557                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        35557                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        35557                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.028911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.028911                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.028911                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.028911                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.028911                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.028911                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59863.227626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59863.227626                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59863.227626                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59863.227626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59863.227626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59863.227626                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          690                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          309                       # number of writebacks
system.cpu1.icache.writebacks::total              309                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          207                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          207                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          821                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          821                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          821                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     51266016                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     51266016                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     51266016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     51266016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     51266016                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     51266016                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.023090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.023090                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.023090                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.023090                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.023090                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.023090                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 62443.381242                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62443.381242                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 62443.381242                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62443.381242                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 62443.381242                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62443.381242                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            2691                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        2905.074533                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              5839                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            6744                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.865807                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     2.986590                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   446.884498                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  2455.203445                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000729                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.109103                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.599415                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.709247                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3797                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           57080                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          57080                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         5348                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         5348                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          305                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            5                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           55                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           55                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           15                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           15                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           55                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           20                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             75                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           55                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           20                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            75                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         5798                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5798                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          766                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          766                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          170                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          170                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          766                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         5968                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         6734                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          766                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         5968                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         6734                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    331678989                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    331678989                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     50270346                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     50270346                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     14118201                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     14118201                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     50270346                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    345797190                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    396067536                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     50270346                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    345797190                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    396067536                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         5348                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         5348                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         5803                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         5803                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          821                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          821                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          185                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          821                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         5988                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         6809                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          821                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         5988                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         6809                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.999138                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.999138                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.933009                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.933009                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.918919                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.918919                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.933009                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.996660                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.988985                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.933009                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.996660                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.988985                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 57205.758710                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 57205.758710                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 65627.083551                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 65627.083551                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 83048.241176                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 83048.241176                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 65627.083551                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 57941.888405                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 58816.087912                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 65627.083551                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 57941.888405                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 58816.087912                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         1948                       # number of writebacks
system.cpu1.l2cache.writebacks::total            1948                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         5798                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5798                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          766                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          766                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          170                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          170                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          766                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         5968                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         6734                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          766                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         5968                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         6734                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    315272732                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    315272732                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     48102329                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     48102329                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     13639697                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     13639697                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     48102329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    328912429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    377014758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     48102329                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    328912429                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    377014758                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.999138                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.999138                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.933009                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.933009                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.918919                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.918919                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.933009                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.996660                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.988985                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.933009                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.996660                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.988985                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 54376.117972                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 54376.117972                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62796.774151                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62796.774151                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 80233.511765                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80233.511765                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62796.774151                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 55112.672420                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 55986.747550                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62796.774151                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 55112.672420                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 55986.747550                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        12593                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         5784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          471                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp         1006                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         7296                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          309                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          888                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         5803                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         5802                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          821                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          185                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1951                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        17450                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            19401                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        72320                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       725440                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            797760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       2709                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic               124672                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         9518                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.050431                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.218844                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              9038     94.96%     94.96% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               480      5.04%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          9518                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       7961031                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       820179                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      5981013                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.5                       # Layer utilization (%)
system.cpu2.branchPred.lookups                  38844                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            38844                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2376                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               33183                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   4786                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               324                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          33183                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             12428                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           20755                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1793                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                      33014                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      58538                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          246                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          562                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                      35763                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          160                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         1234600                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             58895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        251722                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      38844                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             17214                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      1104460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4914                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          488                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    35668                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  983                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           1166694                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.565158                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.938474                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1063405     91.15%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    4658      0.40%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    7503      0.64%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    4626      0.40%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    7788      0.67%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    4596      0.39%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    8062      0.69%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    5128      0.44%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   60928      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             1166694                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.031463                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.203890                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   48519                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1032228                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    36547                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                46943                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2457                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts                643605                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2457                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   62636                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 336190                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3581                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    69128                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               692702                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                634556                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   64                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 62993                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   209                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                624430                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             850060                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              1964818                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1270332                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            35020                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps               767751                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   82284                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                70                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            65                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   211011                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               35990                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              61663                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              441                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1382                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    617829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                347                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   598801                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              768                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          58816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        79932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           309                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      1166694                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.513246                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.217933                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             916259     78.53%     78.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              93171      7.99%     86.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              66977      5.74%     92.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              38410      3.29%     95.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              23912      2.05%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              14931      1.28%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               6541      0.56%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               5047      0.43%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1446      0.12%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        1166694                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2158     86.74%     86.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     86.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     86.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   13      0.52%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     87.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    72      2.89%     90.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   92      3.70%     93.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.28%     94.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             146      5.87%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             8288      1.38%      1.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               430471     71.89%     73.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               15480      2.59%     75.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                50385      8.41%     84.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1053      0.18%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               32789      5.48%     89.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              26711      4.46%     94.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           1125      0.19%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         32499      5.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                598801                       # Type of FU issued
system.cpu2.iq.rate                          0.485016                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2488                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004155                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2297731                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           641583                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       556768                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              69819                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             35449                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        34717                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                558036                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  34965                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            5555                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         7371                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         5288                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2457                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   9774                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               324054                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             618176                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               83                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                35990                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               61663                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               154                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    22                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               324029                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           527                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         2664                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                3191                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               593605                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                32971                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             5194                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                       91498                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   30808                       # Number of branches executed
system.cpu2.iew.exec_stores                     58527                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.480808                       # Inst execution rate
system.cpu2.iew.wb_sent                        592402                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       591485                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   440713                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1159273                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.479090                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.380163                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          58825                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2429                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      1157331                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.483310                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.377822                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       922634     79.72%     79.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       144242     12.46%     92.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        17776      1.54%     93.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        21052      1.82%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         9083      0.78%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        14302      1.24%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         6448      0.56%     98.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         4482      0.39%     98.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        17312      1.50%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      1157331                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              200000                       # Number of instructions committed
system.cpu2.commit.committedOps                559350                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         84994                       # Number of memory references committed
system.cpu2.commit.loads                        28619                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                     28268                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                     34473                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   550846                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                4061                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         7524      1.35%      1.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          400111     71.53%     72.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          15320      2.74%     75.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           50365      9.00%     84.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1036      0.19%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          27568      4.93%     89.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         24108      4.31%     94.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         1051      0.19%     94.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        32267      5.77%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           559350                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                17312                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1758194                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1245930                       # The number of ROB writes
system.cpu2.timesIdled                            436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          67906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                     200000                       # Number of Instructions Simulated
system.cpu2.committedOps                       559350                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.173000                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.173000                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.161996                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.161996                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1199193                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 615973                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    34720                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    2126                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   458984                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  184485                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 155274                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             5478                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          469.046128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              77366                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5990                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.915860                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   469.046128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.916106                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.916106                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           673990                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          673990                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data        26832                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          26832                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        50534                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         50534                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        77366                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           77366                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        77366                       # number of overall hits
system.cpu2.dcache.overall_hits::total          77366                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          322                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          322                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         5812                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5812                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         6134                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6134                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         6134                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6134                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     22675302                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     22675302                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    340868123                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    340868123                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    363543425                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    363543425                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    363543425                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    363543425                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        27154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        27154                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        56346                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        56346                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        83500                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        83500                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        83500                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        83500                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.011858                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011858                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.103148                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.103148                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.073461                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.073461                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.073461                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.073461                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 70420.192547                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 70420.192547                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 58649.023228                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58649.023228                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 59266.942452                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59266.942452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 59266.942452                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59266.942452                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1018                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.625000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5355                       # number of writebacks
system.cpu2.dcache.writebacks::total             5355                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          141                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          143                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          143                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          181                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         5810                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         5810                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         5991                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5991                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         5991                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5991                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     13266720                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     13266720                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    336857471                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    336857471                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    350124191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    350124191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    350124191                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    350124191                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.006666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.103113                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.103113                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.071749                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.071749                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.071749                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.071749                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 73296.795580                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73296.795580                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 57978.910671                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57978.910671                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 58441.694375                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58441.694375                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 58441.694375                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58441.694375                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              304                       # number of replacements
system.cpu2.icache.tags.tagsinuse          491.742457                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              34650                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            42.463235                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   491.742457                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.960434                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.960434                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           286152                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          286152                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst        34650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          34650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        34650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           34650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        34650                       # number of overall hits
system.cpu2.icache.overall_hits::total          34650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1017                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1017                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1017                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1017                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1017                       # number of overall misses
system.cpu2.icache.overall_misses::total         1017                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     63710890                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     63710890                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     63710890                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     63710890                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     63710890                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     63710890                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        35667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        35667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        35667                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        35667                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        35667                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        35667                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.028514                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.028514                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.028514                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.028514                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.028514                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.028514                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 62645.909538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62645.909538                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 62645.909538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62645.909538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 62645.909538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62645.909538                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1066                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    71.066667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu2.icache.writebacks::total              304                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          201                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          201                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          201                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          816                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          816                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          816                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     52607006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     52607006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     52607006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     52607006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     52607006                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     52607006                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.022878                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.022878                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.022878                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.022878                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.022878                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.022878                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64469.370098                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64469.370098                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64469.370098                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64469.370098                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64469.370098                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64469.370098                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            2716                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        2891.139765                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              5819                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            6762                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.860544                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     6.979094                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   428.279906                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  2455.880766                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.001704                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.104561                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.599580                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.705845                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4046                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3790                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           57094                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          57094                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         5355                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         5355                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          301                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          301                       # number of WritebackClean hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            5                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           48                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           48                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           13                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           48                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           18                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             66                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           48                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           18                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            66                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         5805                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         5805                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          768                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          768                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          168                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          168                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          768                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         5973                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         6741                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          768                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         5973                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         6741                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    331036965                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    331036965                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     51638310                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     51638310                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     13035951                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     13035951                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     51638310                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    344072916                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    395711226                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     51638310                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    344072916                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    395711226                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         5355                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         5355                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          301                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          301                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         5810                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         5810                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          816                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          181                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          816                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         5991                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         6807                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          816                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         5991                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         6807                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.999139                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.999139                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.941176                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.941176                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.928177                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.928177                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.941176                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.996995                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.990304                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.941176                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.996995                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.990304                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 57026.178295                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 57026.178295                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 67237.382812                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 67237.382812                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 77594.946429                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 77594.946429                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 67237.382812                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 57604.707182                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 58702.154873                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 67237.382812                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 57604.707182                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 58702.154873                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         1939                       # number of writebacks
system.cpu2.l2cache.writebacks::total            1939                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         5805                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         5805                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          768                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          768                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          168                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          168                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          768                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         5973                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         6741                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          768                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         5973                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         6741                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    314604880                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    314604880                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     49467213                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     49467213                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     12562221                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     12562221                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     49467213                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    327167101                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    376634314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     49467213                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    327167101                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    376634314                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.999139                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.999139                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.941176                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.928177                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.928177                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.941176                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.996995                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.990304                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.941176                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.996995                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.990304                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 54195.500431                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 54195.500431                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 64410.433594                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64410.433594                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74775.125000                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74775.125000                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 64410.433594                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 54774.334673                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 55872.172378                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 64410.433594                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 54774.334673                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 55872.172378                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        12589                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         5782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          486                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          486                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp          997                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         7294                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          919                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         5810                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         5809                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          816                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          181                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        17459                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            19395                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       726080                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            797760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       2735                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic               124096                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         9542                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.051562                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.221152                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              9050     94.84%     94.84% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               492      5.16%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          9542                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       7961031                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       815184                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      5984010                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.5                       # Layer utilization (%)
system.cpu3.branchPred.lookups                  38125                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            38125                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2408                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               32631                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   4579                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               313                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups          32631                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits             12108                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           20523                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1838                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                      31949                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      57482                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          290                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          549                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                      35006                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          169                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   26                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         1234600                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             57457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        245179                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      38125                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             16687                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      1103601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   5008                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          562                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    34902                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  979                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           1164389                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.546327                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.908059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1064663     91.44%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    4486      0.39%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    7308      0.63%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    4441      0.38%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    7541      0.65%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    4418      0.38%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    7921      0.68%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    4956      0.43%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   58655      5.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             1164389                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.030880                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.198590                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   46888                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1034400                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    35807                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                44790                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2504                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts                620275                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2504                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   60463                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 341874                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3212                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    66789                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               689547                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                611178                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   65                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 59530                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                625217                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             814571                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1886946                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1217168                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            34995                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps               730776                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   83795                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                69                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            64                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   202296                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               34776                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              60679                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              470                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1336                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    593945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                366                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   575024                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              799                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          59616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        80009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           328                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      1164389                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.493842                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.202053                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             923993     79.35%     79.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              90409      7.76%     87.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              63451      5.45%     92.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              36489      3.13%     95.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              22824      1.96%     97.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              14324      1.23%     98.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               6464      0.56%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               4934      0.42%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1501      0.13%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        1164389                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2160     86.33%     86.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     86.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     86.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   13      0.52%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     86.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    75      3.00%     89.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  104      4.16%     94.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                6      0.24%     94.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             144      5.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             7938      1.38%      1.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               412799     71.79%     73.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               14652      2.55%     75.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                47584      8.28%     83.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1065      0.19%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               31746      5.52%     89.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              25721      4.47%     94.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           1086      0.19%     94.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         32433      5.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                575024                       # Type of FU issued
system.cpu3.iq.rate                          0.465757                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2502                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004351                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2248099                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           618589                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       532971                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              69639                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             35381                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        34622                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                534719                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  34869                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            5381                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         7347                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         5404                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2504                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   8556                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               330631                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             594311                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              168                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                34776                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               60679                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               162                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               330600                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           522                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         2728                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                3250                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               569731                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                31899                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             5293                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                       89367                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   29920                       # Number of branches executed
system.cpu3.iew.exec_stores                     57468                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.461470                       # Inst execution rate
system.cpu3.iew.wb_sent                        568584                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       567593                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   421250                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1101991                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.459738                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.382263                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          59633                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2473                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      1154940                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.462963                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.350384                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       929956     80.52%     80.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       138462     11.99%     92.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        17133      1.48%     93.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        20283      1.76%     95.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         8647      0.75%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        13533      1.17%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         6140      0.53%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         4263      0.37%     98.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        16523      1.43%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      1154940                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              192130                       # Number of instructions committed
system.cpu3.commit.committedOps                534695                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         82704                       # Number of memory references committed
system.cpu3.commit.loads                        27429                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                     27308                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                     34373                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   526596                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                3861                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         7119      1.33%      1.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          381799     71.41%     72.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          14472      2.71%     75.44% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           47565      8.90%     84.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          1036      0.19%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          26428      4.94%     89.48% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         23058      4.31%     93.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         1001      0.19%     93.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        32217      6.03%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           534695                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                16523                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1732745                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1198325                       # The number of ROB writes
system.cpu3.timesIdled                            442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          70211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                     192130                       # Number of Instructions Simulated
system.cpu3.committedOps                       534695                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.425857                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.425857                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.155621                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155621                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1145424                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 587600                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    34680                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    2099                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   437134                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  176782                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 151498                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             5384                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          468.471279                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              75446                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5896                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.796133                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   468.471279                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.914983                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.914983                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           657848                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          657848                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data        25915                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25915                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        49531                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         49531                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        75446                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           75446                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        75446                       # number of overall hits
system.cpu3.dcache.overall_hits::total          75446                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          333                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          333                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         5715                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5715                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         6048                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6048                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         6048                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6048                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     22577067                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     22577067                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    341076581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    341076581                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    363653648                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    363653648                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    363653648                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    363653648                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        26248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        26248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        55246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        55246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        81494                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        81494                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        81494                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        81494                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.012687                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012687                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.103446                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.103446                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.074214                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074214                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.074214                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074214                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data        67799                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total        67799                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 59680.941557                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59680.941557                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 60127.917989                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60127.917989                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 60127.917989                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60127.917989                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1149                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.071429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5256                       # number of writebacks
system.cpu3.dcache.writebacks::total             5256                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          150                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          152                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          152                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          183                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         5713                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         5713                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         5896                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5896                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         5896                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5896                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     13449204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     13449204                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    337078584                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    337078584                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    350527788                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    350527788                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    350527788                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    350527788                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.006972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.103410                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.103410                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.072349                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.072349                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.072349                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.072349                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 73492.918033                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73492.918033                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 59002.027656                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59002.027656                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 59451.795794                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59451.795794                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 59451.795794                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 59451.795794                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              304                       # number of replacements
system.cpu3.icache.tags.tagsinuse          491.338610                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              33884                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            41.524510                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   491.338610                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.959646                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.959646                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           280016                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          280016                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst        33884                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          33884                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        33884                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           33884                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        33884                       # number of overall hits
system.cpu3.icache.overall_hits::total          33884                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1016                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1016                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1016                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1016                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1016                       # number of overall misses
system.cpu3.icache.overall_misses::total         1016                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     62985949                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     62985949                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     62985949                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     62985949                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     62985949                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     62985949                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        34900                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        34900                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        34900                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        34900                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        34900                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        34900                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.029112                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.029112                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.029112                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.029112                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.029112                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.029112                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61994.044291                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61994.044291                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61994.044291                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61994.044291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61994.044291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61994.044291                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1080                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.428571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu3.icache.writebacks::total              304                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          200                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          200                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          200                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          200                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          816                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          816                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          816                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     52395883                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     52395883                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     52395883                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     52395883                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     52395883                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     52395883                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.023381                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.023381                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.023381                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.023381                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.023381                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.023381                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 64210.640931                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64210.640931                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 64210.640931                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64210.640931                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 64210.640931                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64210.640931                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            2601                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        2873.759508                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              5739                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            6654                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.862489                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     2.705728                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   430.361836                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  2440.691945                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000661                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.105069                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.595872                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.701601                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3797                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           56226                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          56226                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         5255                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         5255                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          301                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          301                       # number of WritebackClean hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            5                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           55                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           55                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           11                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           55                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           16                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             71                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           55                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           16                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            71                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         5708                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5708                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          761                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          761                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          172                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          172                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          761                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         5880                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         6641                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          761                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         5880                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         6641                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    331354647                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    331354647                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     51403545                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     51403545                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     13222431                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     13222431                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     51403545                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    344577078                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    395980623                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     51403545                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    344577078                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    395980623                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         5255                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         5255                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          301                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          301                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         5713                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         5713                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          816                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          183                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          183                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          816                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         5896                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         6712                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          816                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         5896                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         6712                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.999125                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.999125                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.932598                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.932598                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.939891                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.939891                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.932598                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.997286                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.989422                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.932598                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.997286                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.989422                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 58050.919236                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 58050.919236                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 67547.365309                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 67547.365309                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 76874.598837                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 76874.598837                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 67547.365309                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 58601.543878                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 59626.656076                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 67547.365309                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 58601.543878                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 59626.656076                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         1826                       # number of writebacks
system.cpu3.l2cache.writebacks::total            1826                       # number of writebacks
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         5708                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5708                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          761                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          761                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          172                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          172                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          761                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         5880                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         6641                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          761                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         5880                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         6641                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    315198578                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    315198578                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     49247021                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     49247021                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     12736423                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     12736423                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     49247021                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    327935001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    377182022                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     49247021                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    327935001                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    377182022                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.999125                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.999125                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.932598                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.932598                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.939891                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.939891                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.932598                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.997286                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.989422                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.932598                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.997286                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.989422                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 55220.493693                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 55220.493693                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 64713.562418                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64713.562418                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 74048.970930                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74048.970930                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 64713.562418                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 55771.258673                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 56795.967776                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 64713.562418                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 55771.258673                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 56795.967776                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        12399                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         5687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          501                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp          999                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         7081                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          924                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         5713                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         5713                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          816                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          183                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        17175                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            19111                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       713664                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            785344                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       2622                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic               116864                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         9334                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.054318                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.226655                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              8827     94.57%     94.57% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               507      5.43%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          9334                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       7831161                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       815184                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      5890104                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                       271                       # number of replacements
system.l3.tags.tagsinuse                 14022.104797                       # Cycle average of tags in use
system.l3.tags.total_refs                        8804                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     26732                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.329343                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       715.568881                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      2763.462763                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       713.022131                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      2824.128593                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       716.834856                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      2814.068454                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       710.046306                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      2764.972812                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.005459                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.021084                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.005440                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.021546                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.005469                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.021470                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.005417                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.021095                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.106980                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         26461                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          567                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         5312                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        20582                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.201881                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    595340                       # Number of tag accesses
system.l3.tags.data_accesses                   595340                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         7599                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             7599                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu1.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data             6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data             7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data             6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data             7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                34                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                    9                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                    7                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                    8                       # number of demand (read+write) hits
system.l3.demand_hits::total                       38                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu0.data                   6                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu1.data                   9                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu2.data                   7                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu3.data                   8                       # number of overall hits
system.l3.overall_hits::total                      38                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            5734                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            5796                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            5804                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            5707                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               23041                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          765                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          150                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          762                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          163                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          766                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          162                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          760                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          165                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3693                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                765                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               5884                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                762                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               5959                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                766                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               5966                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                760                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               5872                       # number of demand (read+write) misses
system.l3.demand_misses::total                  26734                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               765                       # number of overall misses
system.l3.overall_misses::cpu0.data              5884                       # number of overall misses
system.l3.overall_misses::cpu1.inst               762                       # number of overall misses
system.l3.overall_misses::cpu1.data              5959                       # number of overall misses
system.l3.overall_misses::cpu2.inst               766                       # number of overall misses
system.l3.overall_misses::cpu2.data              5966                       # number of overall misses
system.l3.overall_misses::cpu3.inst               760                       # number of overall misses
system.l3.overall_misses::cpu3.data              5872                       # number of overall misses
system.l3.overall_misses::total                 26734                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    292556848                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    290775219                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    290040158                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    291105078                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1164477303                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     45352801                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     11315358                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     44789022                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     12819884                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     46160582                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     11757459                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     45971761                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     11882241                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    230049108                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     45352801                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    303872206                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     44789022                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    303595103                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     46160582                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    301797617                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     45971761                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    302987319                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1394526411                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     45352801                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    303872206                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     44789022                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    303595103                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     46160582                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    301797617                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     45971761                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    302987319                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1394526411                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         7599                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         7599                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          5734                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          5798                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          5805                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          5708                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             23045                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          766                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          156                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          766                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          170                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          768                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          168                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          761                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3727                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              766                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             5890                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              766                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             5968                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              768                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             5973                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              761                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             5880                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                26772                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             766                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            5890                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             766                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            5968                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             768                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            5973                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             761                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            5880                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               26772                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.999655                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.999828                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.999825                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999826                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.998695                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.961538                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.994778                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.958824                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.997396                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.964286                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.998686                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.959302                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.990877                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.998695                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.998981                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.994778                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.998492                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.997396                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.998828                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.998686                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.998639                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.998581                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.998695                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.998981                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.994778                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.998492                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.997396                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.998828                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.998686                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.998639                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.998581                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 51021.424486                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 50168.257246                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 49972.460028                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 51008.424391                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 50539.356061                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 59284.707190                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 75435.720000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 58778.244094                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 78649.595092                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 60261.856397                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 72576.907407                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 60489.159211                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 72013.581818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 62293.286759                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 59284.707190                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 51643.814752                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 58778.244094                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 50947.323880                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 60261.856397                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 50586.258297                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 60489.159211                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 51598.657868                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 52163.028765                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 59284.707190                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 51643.814752                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 58778.244094                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 50947.323880                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 60261.856397                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 50586.258297                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 60489.159211                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 51598.657868                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 52163.028765                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  134                       # number of writebacks
system.l3.writebacks::total                       134                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu0.data         5734                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         5796                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         5804                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         5707                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          23041                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          765                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          150                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          762                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          163                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          766                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          162                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          760                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          165                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3693                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           765                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          5884                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           762                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          5959                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           766                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          5966                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           760                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          5872                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             26734                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          765                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         5884                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          762                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         5959                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          766                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         5966                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          760                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         5872                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            26734                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    253419084                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    251219512                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    250430222                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    252149488                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1007218306                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     40127996                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     10292761                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     39587194                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     11709983                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     40930318                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     10652451                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     40782435                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     10757136                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    204840274                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     40127996                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    263711845                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     39587194                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    262929495                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     40930318                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    261082673                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     40782435                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    262906624                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1212058580                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     40127996                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    263711845                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     39587194                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    262929495                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     40930318                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    261082673                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     40782435                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    262906624                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1212058580                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.999655                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.999828                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.999825                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999826                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.998695                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.961538                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.994778                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.958824                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.997396                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.964286                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.998686                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.959302                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.990877                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.998695                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.998981                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.994778                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.998492                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.997396                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.998828                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.998686                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.998639                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.998581                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.998695                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.998981                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.994778                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.998492                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.997396                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.998828                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.998686                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.998639                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998581                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 44195.863969                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 43343.601104                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 43147.867333                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 44182.493079                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 43714.174992                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 52454.896732                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 68618.406667                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51951.698163                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 71840.386503                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 53433.835509                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 65755.870370                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 53661.098684                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 65194.763636                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 55467.174113                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 52454.896732                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 44818.464480                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51951.698163                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 44123.090284                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 53433.835509                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 43761.762152                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 53661.098684                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 44772.926431                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 45337.719010                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 52454.896732                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 44818.464480                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51951.698163                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 44123.090284                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 53433.835509                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 43761.762152                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 53661.098684                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 44772.926431                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 45337.719010                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         26925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3693                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          134                       # Transaction distribution
system.membus.trans_dist::CleanEvict               58                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23040                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3693                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        53657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        53657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1719424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26733                       # Request fanout histogram
system.membus.reqLayer8.occupancy            36060794                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          143224253                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.8                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        35538                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         8766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops             79                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops           79                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    411121467                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3727                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         7733                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1304                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            23045                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           23043                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3727                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        15469                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        15705                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        15731                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        15403                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 62308                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       546688                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       555584                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       555456                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       541888                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                2199616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             271                       # Total snoops (count)
system.tol3bus.snoopTraffic                      8576                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            27043                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002921                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.053971                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  26964     99.71%     99.71% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     79      0.29%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              27043                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           69167106                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             16.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          21127479                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          21374069                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          21394093                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             5.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          21078664                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             5.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
