{
  "Top": "mem_hw",
  "RtlTop": "mem_hw",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "800",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "100"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 800.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mem_hw",
    "Version": "1.0",
    "DisplayName": "Mem_hw",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/mem.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/mem_hw_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/mem_read.vhd",
      "impl\/vhdl\/mem_write.vhd",
      "impl\/vhdl\/mem_hw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/mem_hw_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/mem_read.v",
      "impl\/verilog\/mem_write.v",
      "impl\/verilog\/mem_hw.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mem_hw_v1_0\/data\/mem_hw.mdd",
      "impl\/misc\/drivers\/mem_hw_v1_0\/data\/mem_hw.tcl",
      "impl\/misc\/drivers\/mem_hw_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mem_hw_v1_0\/src\/xmem_hw.c",
      "impl\/misc\/drivers\/mem_hw_v1_0\/src\/xmem_hw.h",
      "impl\/misc\/drivers\/mem_hw_v1_0\/src\/xmem_hw_hw.h",
      "impl\/misc\/drivers\/mem_hw_v1_0\/src\/xmem_hw_linux.c",
      "impl\/misc\/drivers\/mem_hw_v1_0\/src\/xmem_hw_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS out_r in_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8",
        "TUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "12",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rw",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rw",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rw",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rw"
            }]
        },
        {
          "offset": "0x18",
          "name": "mask_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mask",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mask",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of mask"
            }]
        },
        {
          "offset": "0x1c",
          "name": "mask_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mask",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mask",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of mask"
            }]
        }
      ],
      "memories": "test_init_arr_V {base_address 2048 range 2048}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "12"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "12"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "12",
        "AWADDR": "12",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "rw": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "mask": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "test_init_arr_V": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "2048",
      "statusOffset": "NA",
      "Object": "CONTROL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_keep_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_strb_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_keep_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_strb_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mem_hw",
      "Instances": [{
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0",
          "Instances": [
            {
              "ModuleName": "mem_write",
              "InstanceName": "grp_mem_write_fu_76"
            },
            {
              "ModuleName": "mem_read",
              "InstanceName": "grp_mem_read_fu_97"
            }
          ]
        }]
    },
    "Metrics": {
      "mem_read": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "800.00",
          "Uncertainty": "100.00",
          "Estimate": "0.00"
        },
        "Loops": [{
            "Name": "loop_wait_for_end",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "3",
          "LUT": "30",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mem_write": {
        "Latency": {
          "LatencyBest": "1048323",
          "LatencyAvg": "1048323",
          "LatencyWorst": "1048323",
          "PipelineII": "1048323",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "800.00",
          "Uncertainty": "100.00",
          "Estimate": "8.00"
        },
        "Loops": [{
            "Name": "main_loop_data_loop",
            "TripCount": "1048320",
            "Latency": "1048321",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "283",
          "LUT": "575",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_proc": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "524164",
          "LatencyWorst": "1048325",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1048325",
          "PipelineII": "2 ~ 1048325",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "800.00",
          "Uncertainty": "100.00",
          "Estimate": "8.00"
        },
        "Area": {
          "FF": "718",
          "LUT": "1353",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mem_hw": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "524164",
          "LatencyWorst": "1048325",
          "PipelineIIMin": "3",
          "PipelineIIMax": "1048326",
          "PipelineII": "3 ~ 1048326",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "800.00",
          "Uncertainty": "100.00",
          "Estimate": "8.00"
        },
        "Area": {
          "BRAM_18K": "4",
          "FF": "942",
          "LUT": "1655",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-04 11:41:30 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
