# Chapter 4.1: 8086 Architecture and Pin Diagram

## ğŸ“š Chapter Overview

The 8086 is a 16-bit microprocessor with a unique architecture featuring pipelining through separate Bus Interface Unit (BIU) and Execution Unit (EU). This chapter covers the internal architecture, pin configuration, and signal descriptions.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Describe the internal architecture of 8086
- Explain BIU and EU functions
- Identify all 40 pins and their functions
- Differentiate between minimum and maximum mode pins
- Understand multiplexed address/data bus concept

---

## 1. 8086 Internal Architecture

### 1.1 Block Diagram

```
8086 INTERNAL ARCHITECTURE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                              8086 MICROPROCESSOR                           â”‚
â”‚                                                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚     BUS INTERFACE UNIT (BIU)    â”‚  â”‚      EXECUTION UNIT (EU)        â”‚  â”‚
â”‚  â”‚                                 â”‚  â”‚                                 â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚    SEGMENT REGISTERS      â”‚  â”‚  â”‚  â”‚   GENERAL REGISTERS       â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”         â”‚  â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”            â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â”‚ CS  â”‚ â”‚ DS  â”‚         â”‚  â”‚  â”‚  â”‚  â”‚ AH  â”‚ AL  â”‚ = AX       â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜         â”‚  â”‚  â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤            â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”         â”‚  â”‚  â”‚  â”‚  â”‚ BH  â”‚ BL  â”‚ = BX       â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â”‚ SS  â”‚ â”‚ ES  â”‚         â”‚  â”‚  â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤            â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜         â”‚  â”‚  â”‚  â”‚  â”‚ CH  â”‚ CL  â”‚ = CX       â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤            â”‚  â”‚  â”‚
â”‚  â”‚                                 â”‚  â”‚  â”‚  â”‚ DH  â”‚ DL  â”‚ = DX       â”‚  â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜            â”‚  â”‚  â”‚
â”‚  â”‚  â”‚   INSTRUCTION POINTER     â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”‚                                 â”‚  â”‚
â”‚  â”‚  â”‚  â”‚         IP          â”‚  â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚  â”‚      (16-bit)       â”‚  â”‚  â”‚  â”‚  â”‚  POINTER/INDEX REGISTERS  â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”         â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â”‚  â”‚ SP  â”‚ â”‚ BP  â”‚         â”‚  â”‚  â”‚
â”‚  â”‚                                 â”‚  â”‚  â”‚  â”‚ SI  â”‚ â”‚ DI  â”‚         â”‚  â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”˜         â”‚  â”‚  â”‚
â”‚  â”‚  â”‚   INSTRUCTION QUEUE       â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”           â”‚â—„â”€â”¼â”€â”€â”¼â”€â”€â–º                               â”‚  â”‚
â”‚  â”‚  â”‚  â”‚1â”‚2â”‚3â”‚4â”‚5â”‚6â”‚ (6 bytes) â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚  â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜           â”‚  â”‚  â”‚  â”‚    ARITHMETIC LOGIC       â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â”‚        UNIT (ALU)         â”‚  â”‚  â”‚
â”‚  â”‚                                 â”‚  â”‚  â”‚       (16-bit)            â”‚  â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚  â”‚   Î£ ADDRESS ADDER         â”‚  â”‚  â”‚                                 â”‚  â”‚
â”‚  â”‚  â”‚      (20-bit)             â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚                           â”‚  â”‚  â”‚  â”‚     FLAG REGISTER         â”‚  â”‚  â”‚
â”‚  â”‚  â”‚  Segment Ã— 16 + Offset    â”‚  â”‚  â”‚  â”‚       (16-bit)            â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚              â”‚                  â”‚  â”‚              â”‚                  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                 â”‚                                    â”‚                      â”‚
â”‚                 â–¼                                    â–¼                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                      INTERNAL BUS                                     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                 â”‚                                                          â”‚
â”‚                 â–¼                                                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚   Address Bus (20-bit)     â”‚  â”‚   Data Bus (16-bit)                â”‚   â”‚
â”‚  â”‚   AD0-AD15, A16-A19        â”‚  â”‚   AD0-AD15                         â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.2 Bus Interface Unit (BIU)

```
BIU COMPONENTS AND FUNCTIONS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   BUS INTERFACE UNIT (BIU)                                      â”‚
â”‚                                                                  â”‚
â”‚   COMPONENTS:                                                    â”‚
â”‚   â€¢ 4 Segment Registers (CS, DS, SS, ES)                        â”‚
â”‚   â€¢ Instruction Pointer (IP)                                    â”‚
â”‚   â€¢ 6-byte Instruction Queue                                    â”‚
â”‚   â€¢ 20-bit Address Adder (Î£)                                    â”‚
â”‚                                                                  â”‚
â”‚   FUNCTIONS:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ 1. Instruction Fetching                                  â”‚   â”‚
â”‚   â”‚    â€¢ Fetches instructions from memory                    â”‚   â”‚
â”‚   â”‚    â€¢ Fills instruction queue when empty                  â”‚   â”‚
â”‚   â”‚    â€¢ Calculates physical address: CSÃ—16 + IP            â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 2. Physical Address Generation                           â”‚   â”‚
â”‚   â”‚    â€¢ Segment Register Ã— 16 + Offset                     â”‚   â”‚
â”‚   â”‚    â€¢ 20-bit address from 16-bit registers               â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 3. Memory/IO Read-Write                                  â”‚   â”‚
â”‚   â”‚    â€¢ Generates bus control signals                       â”‚   â”‚
â”‚   â”‚    â€¢ Handles data transfer with external bus             â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 4. Instruction Queue Management                          â”‚   â”‚
â”‚   â”‚    â€¢ FIFO buffer for prefetched instructions            â”‚   â”‚
â”‚   â”‚    â€¢ Enables pipelining with EU                         â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

INSTRUCTION QUEUE OPERATION:

    Memory         BIU              Queue              EU
       â”‚            â”‚                 â”‚                 â”‚
       â”‚â”€â”€Fetchâ”€â”€â”€â”€â–ºâ”‚                 â”‚                 â”‚
       â”‚            â”‚â”€â”€Storeâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                 â”‚
       â”‚            â”‚                 â”‚â—„â”€â”€Readâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚
       â”‚â”€â”€Fetchâ”€â”€â”€â”€â–ºâ”‚                 â”‚     (decode)    â”‚
       â”‚            â”‚â”€â”€Storeâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                 â”‚
       â”‚            â”‚                 â”‚â—„â”€â”€Readâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚
       â”‚            â”‚                 â”‚     (execute)   â”‚
       
BIU keeps fetching while EU executes = PIPELINING
```

### 1.3 Execution Unit (EU)

```
EU COMPONENTS AND FUNCTIONS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   EXECUTION UNIT (EU)                                           â”‚
â”‚                                                                  â”‚
â”‚   COMPONENTS:                                                    â”‚
â”‚   â€¢ 4 General Purpose Registers (AX, BX, CX, DX)                â”‚
â”‚   â€¢ 4 Pointer/Index Registers (SP, BP, SI, DI)                  â”‚
â”‚   â€¢ 16-bit ALU                                                  â”‚
â”‚   â€¢ Flag Register                                               â”‚
â”‚   â€¢ Control Logic/Decoder                                       â”‚
â”‚                                                                  â”‚
â”‚   FUNCTIONS:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ 1. Instruction Decoding                                  â”‚   â”‚
â”‚   â”‚    â€¢ Reads instruction from queue                        â”‚   â”‚
â”‚   â”‚    â€¢ Decodes opcode and operands                        â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 2. Instruction Execution                                 â”‚   â”‚
â”‚   â”‚    â€¢ Performs ALU operations                            â”‚   â”‚
â”‚   â”‚    â€¢ Handles data movement                              â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 3. Operand Management                                    â”‚   â”‚
â”‚   â”‚    â€¢ Calculates effective address                       â”‚   â”‚
â”‚   â”‚    â€¢ Requests BIU for memory access                     â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 4. Flag Management                                       â”‚   â”‚
â”‚   â”‚    â€¢ Updates flags based on ALU results                 â”‚   â”‚
â”‚   â”‚    â€¢ Uses flags for conditional operations              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. 8086 Pin Diagram

### 2.1 40-Pin DIP Configuration

```
8086 PIN DIAGRAM (40-pin DIP):

                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                    â”‚
          GND   1 â”€â”€â”¤                    â”œâ”€â”€ 40  VCC (+5V)
                    â”‚                    â”‚
   AD14 (A14)   2 â”€â”€â”¤                    â”œâ”€â”€ 39  AD15 (A15)
                    â”‚                    â”‚
   AD13 (A13)   3 â”€â”€â”¤                    â”œâ”€â”€ 38  A16/S3
                    â”‚                    â”‚
   AD12 (A12)   4 â”€â”€â”¤                    â”œâ”€â”€ 37  A17/S4
                    â”‚                    â”‚
   AD11 (A11)   5 â”€â”€â”¤                    â”œâ”€â”€ 36  A18/S5
                    â”‚                    â”‚
   AD10 (A10)   6 â”€â”€â”¤                    â”œâ”€â”€ 35  A19/S6
                    â”‚                    â”‚
    AD9 (A9)    7 â”€â”€â”¤                    â”œâ”€â”€ 34  BHE/S7
                    â”‚                    â”‚
    AD8 (A8)    8 â”€â”€â”¤       8086         â”œâ”€â”€ 33  MN/MXÌ„
                    â”‚                    â”‚
    AD7 (D7)    9 â”€â”€â”¤                    â”œâ”€â”€ 32  RÌ„DÌ„
                    â”‚                    â”‚
    AD6 (D6)   10 â”€â”€â”¤                    â”œâ”€â”€ 31  HOLD/RQ/GTÌ„0
                    â”‚                    â”‚
    AD5 (D5)   11 â”€â”€â”¤                    â”œâ”€â”€ 30  HLDA/RQ/GTÌ„1
                    â”‚                    â”‚
    AD4 (D4)   12 â”€â”€â”¤                    â”œâ”€â”€ 29  WÌ„RÌ„/LOCKÌ„
                    â”‚                    â”‚
    AD3 (D3)   13 â”€â”€â”¤                    â”œâ”€â”€ 28  M/ÄªO/SÌ„2
                    â”‚                    â”‚
    AD2 (D2)   14 â”€â”€â”¤                    â”œâ”€â”€ 27  DT/RÌ„/SÌ„1
                    â”‚                    â”‚
    AD1 (D1)   15 â”€â”€â”¤                    â”œâ”€â”€ 26  DENÌ„/SÌ„0
                    â”‚                    â”‚
    AD0 (D0)   16 â”€â”€â”¤                    â”œâ”€â”€ 25  ALE/QSÌ„0
                    â”‚                    â”‚
         NMI   17 â”€â”€â”¤                    â”œâ”€â”€ 24  INTAÌ„/QSÌ„1
                    â”‚                    â”‚
        INTR   18 â”€â”€â”¤                    â”œâ”€â”€ 23  TESTÌ„
                    â”‚                    â”‚
         CLK   19 â”€â”€â”¤                    â”œâ”€â”€ 22  READY
                    â”‚                    â”‚
         GND   20 â”€â”€â”¤                    â”œâ”€â”€ 21  RESET
                    â”‚                    â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Note: Pin functions change between Minimum (MN/MXÌ„ = HIGH) and 
      Maximum (MN/MXÌ„ = LOW) modes.
```

### 2.2 Pin Categories

```
8086 PIN CLASSIFICATION:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   POWER AND GROUND:                                              â”‚
â”‚   â€¢ VCC (Pin 40): +5V power supply                              â”‚
â”‚   â€¢ GND (Pins 1, 20): Ground                                    â”‚
â”‚                                                                  â”‚
â”‚   CLOCK:                                                         â”‚
â”‚   â€¢ CLK (Pin 19): System clock input                            â”‚
â”‚     - 5 MHz (8086), 8 MHz (8086-2), 10 MHz (8086-1)            â”‚
â”‚     - 33% duty cycle required                                   â”‚
â”‚                                                                  â”‚
â”‚   ADDRESS/DATA BUS:                                              â”‚
â”‚   â€¢ AD0-AD15 (Pins 2-16, 39): Multiplexed address/data          â”‚
â”‚     - Address during T1, Data during T2-T4                      â”‚
â”‚   â€¢ A16-A19 (Pins 35-38): Upper 4 address bits                  â”‚
â”‚     - Also carry status S3-S6 during T2-T4                      â”‚
â”‚                                                                  â”‚
â”‚   BUS CONTROL:                                                   â”‚
â”‚   â€¢ BHEÌ„/S7 (Pin 34): Bus High Enable / Status                   â”‚
â”‚   â€¢ ALE (Pin 25): Address Latch Enable                          â”‚
â”‚   â€¢ RDÌ„ (Pin 32): Read signal                                    â”‚
â”‚   â€¢ WRÌ„ (Pin 29): Write signal (minimum mode)                    â”‚
â”‚   â€¢ M/ÄªO (Pin 28): Memory or I/O operation                      â”‚
â”‚   â€¢ DT/RÌ„ (Pin 27): Data Transmit/Receive                        â”‚
â”‚   â€¢ DENÌ„ (Pin 26): Data Enable                                   â”‚
â”‚                                                                  â”‚
â”‚   INTERRUPTS:                                                    â”‚
â”‚   â€¢ INTR (Pin 18): Maskable interrupt request                   â”‚
â”‚   â€¢ NMI (Pin 17): Non-maskable interrupt                        â”‚
â”‚   â€¢ INTÄ€ (Pin 24): Interrupt acknowledge (minimum mode)         â”‚
â”‚                                                                  â”‚
â”‚   DMA:                                                           â”‚
â”‚   â€¢ HOLD (Pin 31): DMA request (minimum mode)                   â”‚
â”‚   â€¢ HLDA (Pin 30): DMA acknowledge (minimum mode)               â”‚
â”‚                                                                  â”‚
â”‚   CONTROL:                                                       â”‚
â”‚   â€¢ MN/MXÌ„ (Pin 33): Mode select                                 â”‚
â”‚   â€¢ RESET (Pin 21): Reset signal                                â”‚
â”‚   â€¢ READY (Pin 22): Wait state control                          â”‚
â”‚   â€¢ TESTÌ„ (Pin 23): Wait for test signal                         â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Signal Descriptions

### 3.1 Address/Data Bus Signals

```
MULTIPLEXED ADDRESS/DATA BUS:

AD0-AD15: Time-multiplexed Address/Data
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

During T1 (First clock):
  â€¢ AD0-AD15 carry lower 16 bits of address (A0-A15)
  â€¢ A16-A19 carry upper 4 bits of address
  
During T2-T4 (Subsequent clocks):
  â€¢ AD0-AD15 carry 16-bit data (D0-D15)
  â€¢ A16-A19 carry status information (S3-S6)


TIMING DIAGRAM:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

CLK     â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”
        â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
     â”€â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”€
         T1    T2    T3    T4

AD0-15  â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€
        ADDRâ”‚  DATA   â”‚
        â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€

ALE     â”€â”€â”€â”€â”
            â”‚         
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
              â†‘
        Latch address here


A16-A19/S3-S6 MULTIPLEXING:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

During T1:
  Pin 35: A19
  Pin 36: A18
  Pin 37: A17
  Pin 38: A16

During T2-T4:
  Pin 35: S6 (Always 0)
  Pin 36: S5 (Interrupt flag)
  Pin 37: S4 â”€â” 
  Pin 38: S3 â”€â”´â”€â–º Segment in use
  
  S4 S3  Segment
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  0  0   ES (Extra Segment)
  0  1   SS (Stack Segment)
  1  0   CS or none
  1  1   DS (Data Segment)
```

### 3.2 BHE and Word Access

```
BHÄ’ (Bus High Enable):

Used for byte/word access control:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   8086 DATA BUS ORGANIZATION:                                   â”‚
â”‚                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚              8086 CPU                        â”‚               â”‚
â”‚   â”‚  D15â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€D8    D7â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€D0        â”‚               â”‚
â”‚   â”‚        â”‚                    â”‚                â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚            â”‚                    â”‚                                â”‚
â”‚            â–¼                    â–¼                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚   â”‚    ODD BANK     â”‚  â”‚   EVEN BANK     â”‚                      â”‚
â”‚   â”‚ (High Byte)     â”‚  â”‚ (Low Byte)      â”‚                      â”‚
â”‚   â”‚  Address: A1-A19â”‚  â”‚  Address: A1-A19â”‚                      â”‚
â”‚   â”‚  Enable: BHÄ’    â”‚  â”‚  Enable: A0     â”‚                      â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚         â†“                      â†“                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚                 MEMORY                       â”‚               â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”        â”‚               â”‚
â”‚   â”‚   â”‚ 1 â”‚ 0 â”‚ 3 â”‚ 2 â”‚ 5 â”‚ 4 â”‚ 7 â”‚ 6 â”‚ ...   â”‚               â”‚
â”‚   â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜        â”‚               â”‚
â”‚   â”‚   ODD   EVEN   ODD   EVEN                   â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ACCESS TYPES:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  BHÄ’  â”‚  A0  â”‚     Access Type          â”‚  Bus Lines Used      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   0   â”‚   0  â”‚  Word (aligned)          â”‚  D0-D15              â”‚
â”‚   0   â”‚   1  â”‚  High byte from odd      â”‚  D8-D15              â”‚
â”‚   1   â”‚   0  â”‚  Low byte from even      â”‚  D0-D7               â”‚
â”‚   1   â”‚   1  â”‚  No transfer (idle)      â”‚  None                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

WORD ALIGNMENT:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Aligned word (even address): 1 bus cycle
  Address 1000H: Read D0-D15 in one cycle

Unaligned word (odd address): 2 bus cycles
  Address 1001H: 
    Cycle 1: Read low byte from 1001H (D8-D15)
    Cycle 2: Read high byte from 1002H (D0-D7)
    
  â†’ Performance penalty for misaligned access!
```

### 3.3 Control Signals

```
MINIMUM MODE CONTROL SIGNALS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

RDÌ„ (Pin 32):
â€¢ Active LOW during read operation
â€¢ Indicates CPU is reading from memory/IO

WRÌ„ (Pin 29):
â€¢ Active LOW during write operation
â€¢ Indicates CPU is writing to memory/IO

M/ÄªO (Pin 28):
â€¢ HIGH: Memory operation
â€¢ LOW: I/O operation
â€¢ Valid during T1-T4

INTÄ€ (Pin 24):
â€¢ Interrupt acknowledge
â€¢ Two pulses during interrupt acknowledge cycle

HOLD (Pin 31):
â€¢ DMA request input
â€¢ External device requests bus control

HLDA (Pin 30):
â€¢ DMA acknowledge output
â€¢ CPU has released the bus


MAXIMUM MODE CONTROL SIGNALS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

SÌ„0, SÌ„1, SÌ„2 (Pins 26, 27, 28):
â€¢ Status signals decoded by 8288 bus controller

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SÌ„2  â”‚  SÌ„1  â”‚  SÌ„0  â”‚  Bus Cycle Type            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   0  â”‚   0  â”‚   0  â”‚  Interrupt Acknowledge     â”‚
â”‚   0  â”‚   0  â”‚   1  â”‚  Read I/O Port            â”‚
â”‚   0  â”‚   1  â”‚   0  â”‚  Write I/O Port           â”‚
â”‚   0  â”‚   1  â”‚   1  â”‚  Halt                      â”‚
â”‚   1  â”‚   0  â”‚   0  â”‚  Instruction Fetch         â”‚
â”‚   1  â”‚   0  â”‚   1  â”‚  Read Memory               â”‚
â”‚   1  â”‚   1  â”‚   0  â”‚  Write Memory              â”‚
â”‚   1  â”‚   1  â”‚   1  â”‚  Passive (no bus cycle)    â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

QSÌ„0, QSÌ„1 (Pins 24, 25):
â€¢ Queue status signals

â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  QSÌ„1 â”‚  QSÌ„0 â”‚  Queue Status                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   0  â”‚   0  â”‚  No operation                      â”‚
â”‚   0  â”‚   1  â”‚  First byte of opcode from queue   â”‚
â”‚   1  â”‚   0  â”‚  Queue empty                       â”‚
â”‚   1  â”‚   1  â”‚  Subsequent byte from queue        â”‚
â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

RQ/GTÌ„0, RQ/GTÌ„1 (Pins 30, 31):
â€¢ Request/Grant for local bus (multiprocessor)
```

---

## 4. Pipelining Concept

### 4.1 Fetch-Execute Overlap

```
PIPELINING IN 8086:

Without Pipelining (Sequential):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Time:     1   2   3   4   5   6   7   8   9  10  11  12
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Instr 1: â”‚Fetchâ”‚Executeâ”‚
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Instr 2:             â”‚Fetchâ”‚Executeâ”‚
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Instr 3:                         â”‚Fetchâ”‚Executeâ”‚
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€


With Pipelining (BIU & EU work in parallel):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Time:     1   2   3   4   5   6   7   8   9  10
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
BIU:     â”‚F1â”‚F2â”‚F3â”‚F4â”‚F5â”‚F6â”‚F7â”‚F8â”‚F9â”‚...  (Fetching)
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
EU:        â”‚E1â”‚E2â”‚E3â”‚E4â”‚E5â”‚E6â”‚E7â”‚E8â”‚... (Executing)
         â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Queue:    â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“ (Instructions waiting)


INSTRUCTION QUEUE BENEFITS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   ADVANTAGES:                                                    â”‚
â”‚   â€¢ BIU prefetches while EU executes                            â”‚
â”‚   â€¢ Instructions ready when needed                              â”‚
â”‚   â€¢ Higher throughput                                           â”‚
â”‚   â€¢ Better bus utilization                                      â”‚
â”‚                                                                  â”‚
â”‚   LIMITATIONS:                                                   â”‚
â”‚   â€¢ Queue flushed on jump/branch                                â”‚
â”‚   â€¢ Wasted prefetch if branch taken                            â”‚
â”‚   â€¢ 6 bytes may not be optimal for all cases                   â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

QUEUE FLUSH SCENARIO:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

        JMP FAR_LABEL      ; Jump instruction executed
        
Queue before: [NEXT][NEXT+1][NEXT+2][NEXT+3]...  â† Wrong!
Queue after:  [EMPTY] â† Must refetch from FAR_LABEL
              
Pipeline stall until new instructions fetched
```

---

## 5. Bus Cycle Timing

### 5.1 Basic Bus Cycle

```
8086 BUS CYCLE (4 T-states minimum):

        T1         T2         T3         T4
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
CLK â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚
    â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
    â””â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”˜

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
AD  â”‚ ADDRESS â”‚       DATA              â”‚
    â”‚ (A0-A15)â”‚   (D0-D15)              â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
ALE â”‚        â”‚
    â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    â””â”€â”€â”€â”€â”€â”€â”€â”€

    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
RDÌ„                      â”‚        (Read)
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
WRÌ„                      â”‚        (Write)
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€


T1: Address output, ALE high, address latched
T2: Data setup, RDÌ„ or WRÌ„ asserted
T3: Wait for data, READY sampled
T4: Data transferred, control deasserted
```

### 5.2 Wait States

```
WAIT STATE INSERTION:

When external device is slow:

        T1         T2         TW         TW         T3         T4
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
CLK â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚  â”Œâ”€â”€â”  â”‚
    â””â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”´â”€â”€â”˜  â””â”€â”€â”˜

READY â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                   â”‚              â”‚
    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   LOW = Wait     HIGH = Continue

â€¢ READY sampled at start of each T-state after T2
â€¢ If LOW, CPU inserts wait state (TW)
â€¢ TW states added until READY goes HIGH
```

---

## ğŸ“‹ Summary Table

| Pin Category | Pins | Function |
|--------------|------|----------|
| Power | VCC, GND | +5V and Ground |
| Clock | CLK | 5-10 MHz clock input |
| Address/Data | AD0-AD15 | Multiplexed A0-A15/D0-D15 |
| Address | A16-A19/S3-S6 | Upper address/status |
| Control | ALE, RD, WR | Bus control |
| Mode | MN/MX | Minimum/Maximum mode |
| Interrupt | INTR, NMI | Interrupt requests |
| DMA | HOLD, HLDA | DMA control |
| Test/Ready | TEST, READY | Wait states |
| Reset | RESET | System reset |

---

## â“ Quick Revision Questions

1. **What are the two main units inside the 8086?**
   <details>
   <summary>Show Answer</summary>
   Bus Interface Unit (BIU) and Execution Unit (EU). BIU handles memory/IO interface and instruction fetch. EU decodes and executes instructions. They work in parallel to achieve pipelining.
   </details>

2. **What is the size of the instruction queue in 8086?**
   <details>
   <summary>Show Answer</summary>
   6 bytes. The BIU prefetches instructions into this queue while the EU executes current instructions. This enables pipelining and improves performance.
   </details>

3. **Why is the address/data bus multiplexed?**
   <details>
   <summary>Show Answer</summary>
   To reduce pin count. 8086 has 20-bit address and 16-bit data, requiring 36 pins. Multiplexing shares AD0-AD15 for both, reducing to 24 address/data pins. ALE signal indicates when address is valid.
   </details>

4. **What is the function of BHE signal?**
   <details>
   <summary>Show Answer</summary>
   Bus High Enable controls access to odd memory bank (D8-D15). When LOW with A0=0, full word access. When LOW with A0=1, high byte only. Used with A0 to control byte/word transfers.
   </details>

5. **How does 8086 achieve pipelining?**
   <details>
   <summary>Show Answer</summary>
   BIU and EU operate independently. While EU executes current instruction, BIU fetches next instructions into the 6-byte queue. This overlaps fetch and execute phases, improving throughput.
   </details>

6. **What happens to the instruction queue when a jump instruction is executed?**
   <details>
   <summary>Show Answer</summary>
   The queue is flushed (cleared) because the prefetched instructions are from the wrong location. BIU must refetch from the jump target address, causing a pipeline stall/penalty.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Unit 3: 8085 Programming](../03-8085-Programming/README.md) | [Unit 4 Index](README.md) | [4.2 Register Organization](02-register-organization.md) |

---

*[â† Previous: Unit 3](../03-8085-Programming/README.md) | [Next: Register Organization â†’](02-register-organization.md)*
