# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mux_4x1_beh_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3 {C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3/mux_4x1_beh.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module t_mux_4x1_beh
# -- Compiling module mux_4x1_beh
# 
# Top level modules:
# 	t_mux_4x1_beh
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3 {C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3/mux_4x1_beh.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module t_mux_4x1_beh
# -- Compiling module mux_4x1_beh
# 
# Top level modules:
# 	t_mux_4x1_beh
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  t_mux_4x1_beh
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps t_mux_4x1_beh 
# Loading work.t_mux_4x1_beh
# Loading work.mux_4x1_beh
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=                   0, select=00, in_0=0, in_1=1, in_2=1, in_3=1, m_out=0
# time=                  10, select=00, in_0=1, in_1=0, in_2=0, in_3=0, m_out=1
# time=                  20, select=01, in_0=1, in_1=0, in_2=0, in_3=0, m_out=0
# time=                  30, select=01, in_0=0, in_1=1, in_2=0, in_3=0, m_out=1
# time=                  40, select=10, in_0=0, in_1=1, in_2=0, in_3=0, m_out=0
# time=                  50, select=10, in_0=0, in_1=0, in_2=1, in_3=0, m_out=1
# time=                  60, select=11, in_0=0, in_1=0, in_2=1, in_3=0, m_out=0
# time=                  70, select=11, in_0=0, in_1=0, in_2=0, in_3=1, m_out=1
# ** Note: $finish    : C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3/mux_4x1_beh.v(8)
#    Time: 100 ps  Iteration: 0  Instance: /t_mux_4x1_beh
# 1
# Break in Module t_mux_4x1_beh at C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3/mux_4x1_beh.v line 8
# Simulation Breakpoint: 1
# Break in Module t_mux_4x1_beh at C:/Users/Administrator/Desktop/Logic-Design-and-Laboratory-Experiments/(2)/Midterm/Week5/lab3/mux_4x1_beh.v line 8
# MACRO ./mux_4x1_beh_run_msim_rtl_verilog.do PAUSED at line 17
