DIR 5d5494af52cff7da36658c6d1e033d70
--- 20040703-1.c.{atmega128}.{s}.{vanilla}.s	2020-08-13 18:34:32.951091461 +0000
+++ 20040703-1.c.{atmega128}.{s}.{ccmode}.s	2020-08-13 18:34:36.239053941 +0000
@@ -47,20 +47,20 @@
 	movw r12,r14
 	ldd r8,Y+9
 	ldd r9,Y+10
-	ldd r10,Y+11
-	ldd r11,Y+12
-	ldd r14,Y+13
-	ldd r15,Y+14
+	ldd r14,Y+11
+	ldd r15,Y+12
+	ldd r10,Y+13
+	ldd r11,Y+14
 	cp r12,r16
 	cpc r13,r17
 	brlo .L2
-	cp r14,__zero_reg__
-	cpc r15,__zero_reg__
+	cp r10,__zero_reg__
+	cpc r11,__zero_reg__
 	brne .L47
-	or r10,r8
-	or r11,r9
+	or r14,r8
+	or r15,r9
 	ldi r24,lo8(1)
-	or r10,r11
+	or r14,r15
 	brne .L4
 .L47:
 	ldi r24,0
@@ -73,7 +73,7 @@
 	ldi r20,0
 	rjmp .L3
 .L2:
-	movw r30,r10
+	movw r30,r14
 	movw r20,r8
 	movw r4,r12
 	ldi r17,16
@@ -83,7 +83,7 @@
 	ldi r18,16
 	sub r4,r18
 	sbc r5,__zero_reg__
-	movw r20,r10
+	movw r20,r14
 	ldi r31,0
 	ldi r30,0
 .L5:
@@ -146,8 +146,8 @@
 	and r20,r18
 	and r21,r19
 .L8:
-	cp r14,__zero_reg__
-	cpc r15,__zero_reg__
+	cp r10,__zero_reg__
+	cpc r11,__zero_reg__
 	breq .+2
 	rjmp .L28
 	movw r22,r24
@@ -264,8 +264,8 @@
 	and r23,r25
 .L17:
 	ldi r24,lo8(1)
-	cp r10,r26
-	cpc r11,r27
+	cp r14,r26
+	cpc r15,r27
 	brne .L45
 	cp r8,r22
 	cpc r9,r23
@@ -275,18 +275,9 @@
 .L45:
 	ldi r25,0
 .L3:
-	mov r18,r20
-	std Y+2,r21
-	std Y+1,r20
-	mov r20,r30
-	std Y+4,r31
-	std Y+3,r30
-	mov r22,r14
-	std Y+6,r15
-	std Y+5,r14
-	ldd r19,Y+2
-	ldd r21,Y+4
-	ldd r23,Y+6
+	movw r18,r20
+	movw r20,r30
+	movw r22,r10
 /* epilogue start */
 	adiw r28,16
 	in __tmp_reg__,__SREG__
@@ -330,8 +321,8 @@
 	and r30,r18
 	and r31,r19
 .L9:
-	cp r14,__zero_reg__
-	cpc r15,__zero_reg__
+	cp r10,__zero_reg__
+	cpc r11,__zero_reg__
 	breq .L44
 	ldi r24,0
 	ldi r25,0
