<stg><name>gemm_Pipeline_middle</name>


<trans_list>

<trans id="3055" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %trunc_ln17_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_1_read"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %p_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_read"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %tmp_258_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_258_read"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:4 %m1_1_load_63_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_63

]]></Node>
<StgValue><ssdm name="m1_1_load_63_read"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:5 %m1_0_load_63_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_63

]]></Node>
<StgValue><ssdm name="m1_0_load_63_read"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:6 %m1_1_load_62_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_62

]]></Node>
<StgValue><ssdm name="m1_1_load_62_read"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:7 %m1_0_load_62_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_62

]]></Node>
<StgValue><ssdm name="m1_0_load_62_read"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:8 %m1_1_load_61_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_61

]]></Node>
<StgValue><ssdm name="m1_1_load_61_read"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:9 %m1_0_load_61_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_61

]]></Node>
<StgValue><ssdm name="m1_0_load_61_read"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:10 %m1_1_load_60_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_60

]]></Node>
<StgValue><ssdm name="m1_1_load_60_read"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:11 %m1_0_load_60_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_60

]]></Node>
<StgValue><ssdm name="m1_0_load_60_read"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:12 %m1_1_load_59_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_59

]]></Node>
<StgValue><ssdm name="m1_1_load_59_read"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:13 %m1_0_load_59_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_59

]]></Node>
<StgValue><ssdm name="m1_0_load_59_read"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:14 %m1_1_load_58_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_58

]]></Node>
<StgValue><ssdm name="m1_1_load_58_read"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:15 %m1_0_load_58_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_58

]]></Node>
<StgValue><ssdm name="m1_0_load_58_read"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:16 %m1_1_load_57_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_57

]]></Node>
<StgValue><ssdm name="m1_1_load_57_read"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:17 %m1_0_load_57_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_57

]]></Node>
<StgValue><ssdm name="m1_0_load_57_read"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:18 %m1_1_load_56_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_56

]]></Node>
<StgValue><ssdm name="m1_1_load_56_read"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:19 %m1_0_load_56_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_56

]]></Node>
<StgValue><ssdm name="m1_0_load_56_read"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:20 %m1_1_load_55_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_55

]]></Node>
<StgValue><ssdm name="m1_1_load_55_read"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:21 %m1_0_load_55_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_55

]]></Node>
<StgValue><ssdm name="m1_0_load_55_read"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:22 %m1_1_load_54_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_54

]]></Node>
<StgValue><ssdm name="m1_1_load_54_read"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:23 %m1_0_load_54_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_54

]]></Node>
<StgValue><ssdm name="m1_0_load_54_read"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:24 %m1_1_load_53_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_53

]]></Node>
<StgValue><ssdm name="m1_1_load_53_read"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:25 %m1_0_load_53_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_53

]]></Node>
<StgValue><ssdm name="m1_0_load_53_read"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:26 %m1_1_load_52_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_52

]]></Node>
<StgValue><ssdm name="m1_1_load_52_read"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:27 %m1_0_load_52_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_52

]]></Node>
<StgValue><ssdm name="m1_0_load_52_read"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:28 %m1_1_load_51_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_51

]]></Node>
<StgValue><ssdm name="m1_1_load_51_read"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:29 %m1_0_load_51_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_51

]]></Node>
<StgValue><ssdm name="m1_0_load_51_read"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:30 %m1_1_load_50_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_50

]]></Node>
<StgValue><ssdm name="m1_1_load_50_read"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:31 %m1_0_load_50_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_50

]]></Node>
<StgValue><ssdm name="m1_0_load_50_read"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:32 %m1_1_load_49_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_49

]]></Node>
<StgValue><ssdm name="m1_1_load_49_read"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:33 %m1_0_load_49_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_49

]]></Node>
<StgValue><ssdm name="m1_0_load_49_read"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:34 %m1_1_load_48_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_48

]]></Node>
<StgValue><ssdm name="m1_1_load_48_read"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:35 %m1_0_load_48_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_48

]]></Node>
<StgValue><ssdm name="m1_0_load_48_read"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:36 %m1_1_load_47_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_47

]]></Node>
<StgValue><ssdm name="m1_1_load_47_read"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:37 %m1_0_load_47_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_47

]]></Node>
<StgValue><ssdm name="m1_0_load_47_read"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:38 %m1_1_load_46_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_46

]]></Node>
<StgValue><ssdm name="m1_1_load_46_read"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:39 %m1_0_load_46_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_46

]]></Node>
<StgValue><ssdm name="m1_0_load_46_read"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:40 %m1_1_load_45_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_45

]]></Node>
<StgValue><ssdm name="m1_1_load_45_read"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:41 %m1_0_load_45_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_45

]]></Node>
<StgValue><ssdm name="m1_0_load_45_read"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:42 %m1_1_load_44_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_44

]]></Node>
<StgValue><ssdm name="m1_1_load_44_read"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:43 %m1_0_load_44_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_44

]]></Node>
<StgValue><ssdm name="m1_0_load_44_read"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:44 %m1_1_load_43_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_43

]]></Node>
<StgValue><ssdm name="m1_1_load_43_read"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:45 %m1_0_load_43_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_43

]]></Node>
<StgValue><ssdm name="m1_0_load_43_read"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:46 %m1_1_load_42_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_42

]]></Node>
<StgValue><ssdm name="m1_1_load_42_read"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:47 %m1_0_load_42_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_42

]]></Node>
<StgValue><ssdm name="m1_0_load_42_read"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:48 %m1_1_load_41_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_41

]]></Node>
<StgValue><ssdm name="m1_1_load_41_read"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:49 %m1_0_load_41_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_41

]]></Node>
<StgValue><ssdm name="m1_0_load_41_read"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:50 %m1_1_load_40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_40

]]></Node>
<StgValue><ssdm name="m1_1_load_40_read"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:51 %m1_0_load_40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_40

]]></Node>
<StgValue><ssdm name="m1_0_load_40_read"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:52 %m1_1_load_39_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_39

]]></Node>
<StgValue><ssdm name="m1_1_load_39_read"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:53 %m1_0_load_39_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_39

]]></Node>
<StgValue><ssdm name="m1_0_load_39_read"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:54 %m1_1_load_38_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_38

]]></Node>
<StgValue><ssdm name="m1_1_load_38_read"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:55 %m1_0_load_38_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_38

]]></Node>
<StgValue><ssdm name="m1_0_load_38_read"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:56 %m1_1_load_37_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_37

]]></Node>
<StgValue><ssdm name="m1_1_load_37_read"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:57 %m1_0_load_37_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_37

]]></Node>
<StgValue><ssdm name="m1_0_load_37_read"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:58 %m1_1_load_36_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_36

]]></Node>
<StgValue><ssdm name="m1_1_load_36_read"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:59 %m1_0_load_36_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_36

]]></Node>
<StgValue><ssdm name="m1_0_load_36_read"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:60 %m1_1_load_35_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_35

]]></Node>
<StgValue><ssdm name="m1_1_load_35_read"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:61 %m1_0_load_35_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_35

]]></Node>
<StgValue><ssdm name="m1_0_load_35_read"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:62 %m1_1_load_34_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_34

]]></Node>
<StgValue><ssdm name="m1_1_load_34_read"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:63 %m1_0_load_34_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_34

]]></Node>
<StgValue><ssdm name="m1_0_load_34_read"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:64 %m1_1_load_33_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_33

]]></Node>
<StgValue><ssdm name="m1_1_load_33_read"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:65 %m1_0_load_33_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_33

]]></Node>
<StgValue><ssdm name="m1_0_load_33_read"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:66 %m1_1_load_32_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_32

]]></Node>
<StgValue><ssdm name="m1_1_load_32_read"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:67 %m1_0_load_32_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_32

]]></Node>
<StgValue><ssdm name="m1_0_load_32_read"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:68 %m1_1_load_31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_31

]]></Node>
<StgValue><ssdm name="m1_1_load_31_read"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:69 %m1_0_load_31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_31

]]></Node>
<StgValue><ssdm name="m1_0_load_31_read"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:70 %m1_1_load_30_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_30

]]></Node>
<StgValue><ssdm name="m1_1_load_30_read"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:71 %m1_0_load_30_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_30

]]></Node>
<StgValue><ssdm name="m1_0_load_30_read"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:72 %m1_1_load_29_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_29

]]></Node>
<StgValue><ssdm name="m1_1_load_29_read"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:73 %m1_0_load_29_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_29

]]></Node>
<StgValue><ssdm name="m1_0_load_29_read"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:74 %m1_1_load_28_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_28

]]></Node>
<StgValue><ssdm name="m1_1_load_28_read"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:75 %m1_0_load_28_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_28

]]></Node>
<StgValue><ssdm name="m1_0_load_28_read"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:76 %m1_1_load_27_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_27

]]></Node>
<StgValue><ssdm name="m1_1_load_27_read"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:77 %m1_0_load_27_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_27

]]></Node>
<StgValue><ssdm name="m1_0_load_27_read"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:78 %m1_1_load_26_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_26

]]></Node>
<StgValue><ssdm name="m1_1_load_26_read"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:79 %m1_0_load_26_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_26

]]></Node>
<StgValue><ssdm name="m1_0_load_26_read"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:80 %m1_1_load_25_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_25

]]></Node>
<StgValue><ssdm name="m1_1_load_25_read"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:81 %m1_0_load_25_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_25

]]></Node>
<StgValue><ssdm name="m1_0_load_25_read"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:82 %m1_1_load_24_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_24

]]></Node>
<StgValue><ssdm name="m1_1_load_24_read"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:83 %m1_0_load_24_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_24

]]></Node>
<StgValue><ssdm name="m1_0_load_24_read"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:84 %m1_1_load_23_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_23

]]></Node>
<StgValue><ssdm name="m1_1_load_23_read"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:85 %m1_0_load_23_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_23

]]></Node>
<StgValue><ssdm name="m1_0_load_23_read"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:86 %m1_1_load_22_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_22

]]></Node>
<StgValue><ssdm name="m1_1_load_22_read"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:87 %m1_0_load_22_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_22

]]></Node>
<StgValue><ssdm name="m1_0_load_22_read"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:88 %m1_1_load_21_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_21

]]></Node>
<StgValue><ssdm name="m1_1_load_21_read"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:89 %m1_0_load_21_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_21

]]></Node>
<StgValue><ssdm name="m1_0_load_21_read"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:90 %m1_1_load_20_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_20

]]></Node>
<StgValue><ssdm name="m1_1_load_20_read"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:91 %m1_0_load_20_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_20

]]></Node>
<StgValue><ssdm name="m1_0_load_20_read"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:92 %m1_1_load_19_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_19

]]></Node>
<StgValue><ssdm name="m1_1_load_19_read"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:93 %m1_0_load_19_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_19

]]></Node>
<StgValue><ssdm name="m1_0_load_19_read"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:94 %m1_1_load_18_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_18

]]></Node>
<StgValue><ssdm name="m1_1_load_18_read"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:95 %m1_0_load_18_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_18

]]></Node>
<StgValue><ssdm name="m1_0_load_18_read"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:96 %m1_1_load_17_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_17

]]></Node>
<StgValue><ssdm name="m1_1_load_17_read"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:97 %m1_0_load_17_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_17

]]></Node>
<StgValue><ssdm name="m1_0_load_17_read"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:98 %m1_1_load_16_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_16

]]></Node>
<StgValue><ssdm name="m1_1_load_16_read"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:99 %m1_0_load_16_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_16

]]></Node>
<StgValue><ssdm name="m1_0_load_16_read"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:100 %m1_1_load_15_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_15

]]></Node>
<StgValue><ssdm name="m1_1_load_15_read"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:101 %m1_0_load_15_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_15

]]></Node>
<StgValue><ssdm name="m1_0_load_15_read"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:102 %m1_1_load_14_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_14

]]></Node>
<StgValue><ssdm name="m1_1_load_14_read"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:103 %m1_0_load_14_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_14

]]></Node>
<StgValue><ssdm name="m1_0_load_14_read"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:104 %m1_1_load_13_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_13

]]></Node>
<StgValue><ssdm name="m1_1_load_13_read"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:105 %m1_0_load_13_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_13

]]></Node>
<StgValue><ssdm name="m1_0_load_13_read"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:106 %m1_1_load_12_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_12

]]></Node>
<StgValue><ssdm name="m1_1_load_12_read"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:107 %m1_0_load_12_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_12

]]></Node>
<StgValue><ssdm name="m1_0_load_12_read"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:108 %m1_1_load_11_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_11

]]></Node>
<StgValue><ssdm name="m1_1_load_11_read"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:109 %m1_0_load_11_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_11

]]></Node>
<StgValue><ssdm name="m1_0_load_11_read"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:110 %m1_1_load_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_10

]]></Node>
<StgValue><ssdm name="m1_1_load_10_read"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:111 %m1_0_load_10_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_10

]]></Node>
<StgValue><ssdm name="m1_0_load_10_read"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:112 %m1_1_load_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_9

]]></Node>
<StgValue><ssdm name="m1_1_load_9_read"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:113 %m1_0_load_9_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_9

]]></Node>
<StgValue><ssdm name="m1_0_load_9_read"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:114 %m1_1_load_8_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_8

]]></Node>
<StgValue><ssdm name="m1_1_load_8_read"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:115 %m1_0_load_8_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_8

]]></Node>
<StgValue><ssdm name="m1_0_load_8_read"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:116 %m1_1_load_7_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_7

]]></Node>
<StgValue><ssdm name="m1_1_load_7_read"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:117 %m1_0_load_7_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_7

]]></Node>
<StgValue><ssdm name="m1_0_load_7_read"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:118 %m1_1_load_6_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_6

]]></Node>
<StgValue><ssdm name="m1_1_load_6_read"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:119 %m1_0_load_6_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_6

]]></Node>
<StgValue><ssdm name="m1_0_load_6_read"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:120 %m1_1_load_5_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_5

]]></Node>
<StgValue><ssdm name="m1_1_load_5_read"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:121 %m1_0_load_5_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_5

]]></Node>
<StgValue><ssdm name="m1_0_load_5_read"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:122 %m1_1_load_4_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_4

]]></Node>
<StgValue><ssdm name="m1_1_load_4_read"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:123 %m1_0_load_4_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_4

]]></Node>
<StgValue><ssdm name="m1_0_load_4_read"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:124 %m1_1_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_3

]]></Node>
<StgValue><ssdm name="m1_1_load_3_read"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:125 %m1_0_load_3_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_3

]]></Node>
<StgValue><ssdm name="m1_0_load_3_read"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:126 %m1_1_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_2

]]></Node>
<StgValue><ssdm name="m1_1_load_2_read"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:127 %m1_0_load_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_2

]]></Node>
<StgValue><ssdm name="m1_0_load_2_read"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:128 %m1_1_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load_1

]]></Node>
<StgValue><ssdm name="m1_1_load_1_read"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:129 %m1_0_load_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load_1

]]></Node>
<StgValue><ssdm name="m1_0_load_1_read"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:130 %tmp_260_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_260_read"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:131 %m1_1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_1_load

]]></Node>
<StgValue><ssdm name="m1_1_load_read"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:132 %zext_ln14_15_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln14_15

]]></Node>
<StgValue><ssdm name="zext_ln14_15_read"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:133 %m1_0_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %m1_0_load

]]></Node>
<StgValue><ssdm name="m1_0_load_read"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %prod_1, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %prod_0, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_1, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_0, void @empty_184, i32 0, i32 0, void @empty_131, i32 4294967295, i32 0, void @empty_131, void @empty_131, void @empty_131, i32 0, i32 0, i32 0, i32 0, void @empty_131, void @empty_131, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:138 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:139 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln9 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln9 = br i1 %icmp_ln9, void %fpga_resource_hint.for.inc.191, void %for.inc19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:0 %zext_ln9 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1 %zext_ln9_1 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:4 %trunc_ln9 = trunc i7 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:11 %zext_ln14_2 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:12 %lshr_ln14 = lshr i128 %m1_0_load_read, i128 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="lshr_ln14"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:13 %trunc_ln14 = trunc i128 %lshr_ln14

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:14 %bitcast_ln14 = bitcast i64 %trunc_ln14

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:15 %zext_ln14_5 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:16 %lshr_ln14_1 = lshr i128 %m1_1_load_read, i128 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="lshr_ln14_1"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:17 %trunc_ln14_1 = trunc i128 %lshr_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:18 %bitcast_ln14_1 = bitcast i64 %trunc_ln14_1

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:19 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14, i64 %bitcast_ln14_1, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:20 %m2_0_addr = getelementptr i128 %m2_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="m2_0_addr"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:21 %m2_0_load = load i10 %m2_0_addr

]]></Node>
<StgValue><ssdm name="m2_0_load"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:35 %zext_ln14_6 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:36 %lshr_ln14_2 = lshr i128 %m1_0_load_1_read, i128 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="lshr_ln14_2"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:37 %trunc_ln14_3 = trunc i128 %lshr_ln14_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_3"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:38 %bitcast_ln14_3 = bitcast i64 %trunc_ln14_3

]]></Node>
<StgValue><ssdm name="bitcast_ln14_3"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:39 %zext_ln14_11 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:40 %lshr_ln14_3 = lshr i128 %m1_1_load_1_read, i128 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="lshr_ln14_3"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:41 %trunc_ln14_4 = trunc i128 %lshr_ln14_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_4"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:42 %bitcast_ln14_4 = bitcast i64 %trunc_ln14_4

]]></Node>
<StgValue><ssdm name="bitcast_ln14_4"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:43 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_3, i64 %bitcast_ln14_4, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:44 %zext_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:45 %zext_ln14 = zext i7 %zext_ln

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:46 %m2_0_addr_1 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="m2_0_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:47 %m2_0_load_1 = load i10 %m2_0_addr_1

]]></Node>
<StgValue><ssdm name="m2_0_load_1"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:61 %zext_ln14_12 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:62 %lshr_ln14_4 = lshr i128 %m1_0_load_2_read, i128 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="lshr_ln14_4"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:63 %trunc_ln14_6 = trunc i128 %lshr_ln14_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_6"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:64 %bitcast_ln14_6 = bitcast i64 %trunc_ln14_6

]]></Node>
<StgValue><ssdm name="bitcast_ln14_6"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:65 %zext_ln14_13 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:66 %lshr_ln14_5 = lshr i128 %m1_1_load_2_read, i128 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="lshr_ln14_5"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:67 %trunc_ln14_7 = trunc i128 %lshr_ln14_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_7"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:68 %bitcast_ln14_7 = bitcast i64 %trunc_ln14_7

]]></Node>
<StgValue><ssdm name="bitcast_ln14_7"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:69 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_6, i64 %bitcast_ln14_7, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:87 %zext_ln14_16 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:88 %lshr_ln14_6 = lshr i128 %m1_0_load_3_read, i128 %zext_ln14_16

]]></Node>
<StgValue><ssdm name="lshr_ln14_6"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:89 %trunc_ln14_9 = trunc i128 %lshr_ln14_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_9"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:90 %bitcast_ln14_9 = bitcast i64 %trunc_ln14_9

]]></Node>
<StgValue><ssdm name="bitcast_ln14_9"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:91 %zext_ln14_17 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_17"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:92 %lshr_ln14_7 = lshr i128 %m1_1_load_3_read, i128 %zext_ln14_17

]]></Node>
<StgValue><ssdm name="lshr_ln14_7"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:93 %trunc_ln14_10 = trunc i128 %lshr_ln14_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_10"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:94 %bitcast_ln14_10 = bitcast i64 %trunc_ln14_10

]]></Node>
<StgValue><ssdm name="bitcast_ln14_10"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:95 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_9, i64 %bitcast_ln14_10, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:114 %zext_ln14_19 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_19"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:115 %lshr_ln14_8 = lshr i128 %m1_0_load_4_read, i128 %zext_ln14_19

]]></Node>
<StgValue><ssdm name="lshr_ln14_8"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:116 %trunc_ln14_12 = trunc i128 %lshr_ln14_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_12"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:436 %zext_ln14_57 = zext i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_57"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:825 %xor_ln14 = xor i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:826 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln14, i32 6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:856 %m2_1_addr = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_57

]]></Node>
<StgValue><ssdm name="m2_1_addr"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:857 %m2_1_load = load i10 %m2_1_addr

]]></Node>
<StgValue><ssdm name="m2_1_load"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:880 %zext_ln14_100 = zext i7 %xor_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_100"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:881 %m2_1_addr_1 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_100

]]></Node>
<StgValue><ssdm name="m2_1_addr_1"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:882 %m2_1_load_1 = load i10 %m2_1_addr_1

]]></Node>
<StgValue><ssdm name="m2_1_load_1"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.191:1591 %add_ln17 = add i12 %zext_ln9_1, i12 %tmp_258_read

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1597 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln17, i32 11

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1599 %br_ln17 = br i1 %tmp_95, void %arrayidx15137.case.0, void %arrayidx15137.case.1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="540" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:21 %m2_0_load = load i10 %m2_0_addr

]]></Node>
<StgValue><ssdm name="m2_0_load"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:22 %trunc_ln14_2 = trunc i128 %m2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:47 %m2_0_load_1 = load i10 %m2_0_addr_1

]]></Node>
<StgValue><ssdm name="m2_0_load_1"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:48 %trunc_ln14_5 = trunc i128 %m2_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_5"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:70 %zext_ln14_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:71 %zext_ln14_14 = zext i8 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:72 %m2_0_addr_2 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_14

]]></Node>
<StgValue><ssdm name="m2_0_addr_2"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:73 %m2_0_load_2 = load i10 %m2_0_addr_2

]]></Node>
<StgValue><ssdm name="m2_0_load_2"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:96 %or_ln14 = or i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:97 %sext_ln14 = sext i7 %or_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:98 %zext_ln14_18 = zext i8 %sext_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_18"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:99 %m2_0_addr_3 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_18

]]></Node>
<StgValue><ssdm name="m2_0_addr_3"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:100 %m2_0_load_3 = load i10 %m2_0_addr_3

]]></Node>
<StgValue><ssdm name="m2_0_load_3"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:117 %bitcast_ln14_12 = bitcast i64 %trunc_ln14_12

]]></Node>
<StgValue><ssdm name="bitcast_ln14_12"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:118 %zext_ln14_20 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_20"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:119 %lshr_ln14_9 = lshr i128 %m1_1_load_4_read, i128 %zext_ln14_20

]]></Node>
<StgValue><ssdm name="lshr_ln14_9"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:120 %trunc_ln14_13 = trunc i128 %lshr_ln14_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_13"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:121 %bitcast_ln14_13 = bitcast i64 %trunc_ln14_13

]]></Node>
<StgValue><ssdm name="bitcast_ln14_13"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:122 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_12, i64 %bitcast_ln14_13, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:140 %zext_ln14_22 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_22"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:141 %lshr_ln14_10 = lshr i128 %m1_0_load_5_read, i128 %zext_ln14_22

]]></Node>
<StgValue><ssdm name="lshr_ln14_10"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:142 %trunc_ln14_15 = trunc i128 %lshr_ln14_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_15"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:143 %bitcast_ln14_15 = bitcast i64 %trunc_ln14_15

]]></Node>
<StgValue><ssdm name="bitcast_ln14_15"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:144 %zext_ln14_23 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_23"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:145 %lshr_ln14_11 = lshr i128 %m1_1_load_5_read, i128 %zext_ln14_23

]]></Node>
<StgValue><ssdm name="lshr_ln14_11"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:146 %trunc_ln14_16 = trunc i128 %lshr_ln14_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_16"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:147 %bitcast_ln14_16 = bitcast i64 %trunc_ln14_16

]]></Node>
<StgValue><ssdm name="bitcast_ln14_16"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:148 %tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_15, i64 %bitcast_ln14_16, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:166 %zext_ln14_25 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_25"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:167 %lshr_ln14_12 = lshr i128 %m1_0_load_6_read, i128 %zext_ln14_25

]]></Node>
<StgValue><ssdm name="lshr_ln14_12"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:168 %trunc_ln14_18 = trunc i128 %lshr_ln14_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_18"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:169 %bitcast_ln14_18 = bitcast i64 %trunc_ln14_18

]]></Node>
<StgValue><ssdm name="bitcast_ln14_18"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:170 %zext_ln14_26 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_26"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:171 %lshr_ln14_13 = lshr i128 %m1_1_load_6_read, i128 %zext_ln14_26

]]></Node>
<StgValue><ssdm name="lshr_ln14_13"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:172 %trunc_ln14_19 = trunc i128 %lshr_ln14_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_19"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:173 %bitcast_ln14_19 = bitcast i64 %trunc_ln14_19

]]></Node>
<StgValue><ssdm name="bitcast_ln14_19"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:174 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_18, i64 %bitcast_ln14_19, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:192 %zext_ln14_28 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_28"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:193 %lshr_ln14_14 = lshr i128 %m1_0_load_7_read, i128 %zext_ln14_28

]]></Node>
<StgValue><ssdm name="lshr_ln14_14"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:194 %trunc_ln14_21 = trunc i128 %lshr_ln14_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_21"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:195 %bitcast_ln14_21 = bitcast i64 %trunc_ln14_21

]]></Node>
<StgValue><ssdm name="bitcast_ln14_21"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:196 %zext_ln14_29 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_29"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:197 %lshr_ln14_15 = lshr i128 %m1_1_load_7_read, i128 %zext_ln14_29

]]></Node>
<StgValue><ssdm name="lshr_ln14_15"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:198 %trunc_ln14_22 = trunc i128 %lshr_ln14_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_22"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:199 %bitcast_ln14_22 = bitcast i64 %trunc_ln14_22

]]></Node>
<StgValue><ssdm name="bitcast_ln14_22"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:200 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_21, i64 %bitcast_ln14_22, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:218 %zext_ln14_31 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_31"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:219 %lshr_ln14_16 = lshr i128 %m1_0_load_8_read, i128 %zext_ln14_31

]]></Node>
<StgValue><ssdm name="lshr_ln14_16"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:220 %trunc_ln14_24 = trunc i128 %lshr_ln14_16

]]></Node>
<StgValue><ssdm name="trunc_ln14_24"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:221 %bitcast_ln14_24 = bitcast i64 %trunc_ln14_24

]]></Node>
<StgValue><ssdm name="bitcast_ln14_24"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:222 %zext_ln14_32 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_32"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:223 %lshr_ln14_17 = lshr i128 %m1_1_load_8_read, i128 %zext_ln14_32

]]></Node>
<StgValue><ssdm name="lshr_ln14_17"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:224 %trunc_ln14_25 = trunc i128 %lshr_ln14_17

]]></Node>
<StgValue><ssdm name="trunc_ln14_25"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:225 %bitcast_ln14_25 = bitcast i64 %trunc_ln14_25

]]></Node>
<StgValue><ssdm name="bitcast_ln14_25"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:226 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_24, i64 %bitcast_ln14_25, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:461 %xor_ln14_1 = xor i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln14_1"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:487 %zext_ln14_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:488 %zext_ln14_63 = zext i8 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="zext_ln14_63"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:513 %sext_ln14_7 = sext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_7"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:514 %zext_ln14_66 = zext i8 %sext_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln14_66"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:857 %m2_1_load = load i10 %m2_1_addr

]]></Node>
<StgValue><ssdm name="m2_1_load"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:858 %trunc_ln14_83 = trunc i128 %m2_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln14_83"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:882 %m2_1_load_1 = load i10 %m2_1_addr_1

]]></Node>
<StgValue><ssdm name="m2_1_load_1"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:883 %trunc_ln14_86 = trunc i128 %m2_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_86"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:905 %m2_1_addr_2 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_63

]]></Node>
<StgValue><ssdm name="m2_1_addr_2"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:906 %m2_1_load_2 = load i10 %m2_1_addr_2

]]></Node>
<StgValue><ssdm name="m2_1_load_2"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:929 %m2_1_addr_3 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_66

]]></Node>
<StgValue><ssdm name="m2_1_addr_3"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:930 %m2_1_load_3 = load i10 %m2_1_addr_3

]]></Node>
<StgValue><ssdm name="m2_1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:2 %zext_ln9_2 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:23 %bitcast_ln14_2 = bitcast i64 %trunc_ln14_2

]]></Node>
<StgValue><ssdm name="bitcast_ln14_2"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:49 %bitcast_ln14_5 = bitcast i64 %trunc_ln14_5

]]></Node>
<StgValue><ssdm name="bitcast_ln14_5"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:73 %m2_0_load_2 = load i10 %m2_0_addr_2

]]></Node>
<StgValue><ssdm name="m2_0_load_2"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:74 %trunc_ln14_8 = trunc i128 %m2_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_8"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:100 %m2_0_load_3 = load i10 %m2_0_addr_3

]]></Node>
<StgValue><ssdm name="m2_0_load_3"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:101 %trunc_ln14_11 = trunc i128 %m2_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_11"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:123 %zext_ln14_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:124 %zext_ln14_21 = zext i9 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_21"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:125 %m2_0_addr_4 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_21

]]></Node>
<StgValue><ssdm name="m2_0_addr_4"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:126 %m2_0_load_4 = load i10 %m2_0_addr_4

]]></Node>
<StgValue><ssdm name="m2_0_load_4"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:149 %zext_ln14_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:150 %zext_ln14_24 = zext i9 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_24"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:151 %m2_0_addr_5 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_24

]]></Node>
<StgValue><ssdm name="m2_0_addr_5"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:152 %m2_0_load_5 = load i10 %m2_0_addr_5

]]></Node>
<StgValue><ssdm name="m2_0_load_5"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:244 %zext_ln14_34 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_34"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:245 %lshr_ln14_18 = lshr i128 %m1_0_load_9_read, i128 %zext_ln14_34

]]></Node>
<StgValue><ssdm name="lshr_ln14_18"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:246 %trunc_ln14_27 = trunc i128 %lshr_ln14_18

]]></Node>
<StgValue><ssdm name="trunc_ln14_27"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:247 %bitcast_ln14_27 = bitcast i64 %trunc_ln14_27

]]></Node>
<StgValue><ssdm name="bitcast_ln14_27"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:248 %zext_ln14_35 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_35"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:249 %lshr_ln14_19 = lshr i128 %m1_1_load_9_read, i128 %zext_ln14_35

]]></Node>
<StgValue><ssdm name="lshr_ln14_19"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:250 %trunc_ln14_28 = trunc i128 %lshr_ln14_19

]]></Node>
<StgValue><ssdm name="trunc_ln14_28"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:251 %bitcast_ln14_28 = bitcast i64 %trunc_ln14_28

]]></Node>
<StgValue><ssdm name="bitcast_ln14_28"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:252 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_27, i64 %bitcast_ln14_28, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:270 %zext_ln14_37 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_37"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:271 %lshr_ln14_20 = lshr i128 %m1_0_load_10_read, i128 %zext_ln14_37

]]></Node>
<StgValue><ssdm name="lshr_ln14_20"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:272 %trunc_ln14_30 = trunc i128 %lshr_ln14_20

]]></Node>
<StgValue><ssdm name="trunc_ln14_30"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:273 %bitcast_ln14_30 = bitcast i64 %trunc_ln14_30

]]></Node>
<StgValue><ssdm name="bitcast_ln14_30"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:274 %zext_ln14_38 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_38"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:275 %lshr_ln14_21 = lshr i128 %m1_1_load_10_read, i128 %zext_ln14_38

]]></Node>
<StgValue><ssdm name="lshr_ln14_21"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:276 %trunc_ln14_31 = trunc i128 %lshr_ln14_21

]]></Node>
<StgValue><ssdm name="trunc_ln14_31"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:277 %bitcast_ln14_31 = bitcast i64 %trunc_ln14_31

]]></Node>
<StgValue><ssdm name="bitcast_ln14_31"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:278 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_30, i64 %bitcast_ln14_31, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:296 %zext_ln14_40 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_40"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:297 %lshr_ln14_22 = lshr i128 %m1_0_load_11_read, i128 %zext_ln14_40

]]></Node>
<StgValue><ssdm name="lshr_ln14_22"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:298 %trunc_ln14_33 = trunc i128 %lshr_ln14_22

]]></Node>
<StgValue><ssdm name="trunc_ln14_33"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:299 %bitcast_ln14_33 = bitcast i64 %trunc_ln14_33

]]></Node>
<StgValue><ssdm name="bitcast_ln14_33"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:300 %zext_ln14_41 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_41"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:301 %lshr_ln14_23 = lshr i128 %m1_1_load_11_read, i128 %zext_ln14_41

]]></Node>
<StgValue><ssdm name="lshr_ln14_23"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:302 %trunc_ln14_34 = trunc i128 %lshr_ln14_23

]]></Node>
<StgValue><ssdm name="trunc_ln14_34"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:303 %bitcast_ln14_34 = bitcast i64 %trunc_ln14_34

]]></Node>
<StgValue><ssdm name="bitcast_ln14_34"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:304 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_33, i64 %bitcast_ln14_34, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:322 %zext_ln14_43 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_43"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:323 %lshr_ln14_24 = lshr i128 %m1_0_load_12_read, i128 %zext_ln14_43

]]></Node>
<StgValue><ssdm name="lshr_ln14_24"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:324 %trunc_ln14_36 = trunc i128 %lshr_ln14_24

]]></Node>
<StgValue><ssdm name="trunc_ln14_36"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:325 %bitcast_ln14_36 = bitcast i64 %trunc_ln14_36

]]></Node>
<StgValue><ssdm name="bitcast_ln14_36"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:326 %zext_ln14_44 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_44"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:327 %lshr_ln14_25 = lshr i128 %m1_1_load_12_read, i128 %zext_ln14_44

]]></Node>
<StgValue><ssdm name="lshr_ln14_25"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:328 %trunc_ln14_37 = trunc i128 %lshr_ln14_25

]]></Node>
<StgValue><ssdm name="trunc_ln14_37"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:329 %bitcast_ln14_37 = bitcast i64 %trunc_ln14_37

]]></Node>
<StgValue><ssdm name="bitcast_ln14_37"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:330 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_36, i64 %bitcast_ln14_37, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:348 %zext_ln14_46 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_46"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:349 %lshr_ln14_26 = lshr i128 %m1_0_load_13_read, i128 %zext_ln14_46

]]></Node>
<StgValue><ssdm name="lshr_ln14_26"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:350 %trunc_ln14_39 = trunc i128 %lshr_ln14_26

]]></Node>
<StgValue><ssdm name="trunc_ln14_39"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:539 %zext_ln14_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_69"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:540 %zext_ln14_70 = zext i9 %zext_ln14_69

]]></Node>
<StgValue><ssdm name="zext_ln14_70"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:565 %add_ln14 = add i9 %zext_ln9_2, i9 320

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:566 %zext_ln14_73 = zext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_73"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:906 %m2_1_load_2 = load i10 %m2_1_addr_2

]]></Node>
<StgValue><ssdm name="m2_1_load_2"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:907 %trunc_ln14_89 = trunc i128 %m2_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_89"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:930 %m2_1_load_3 = load i10 %m2_1_addr_3

]]></Node>
<StgValue><ssdm name="m2_1_load_3"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:931 %trunc_ln14_92 = trunc i128 %m2_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_92"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:953 %m2_1_addr_4 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_70

]]></Node>
<StgValue><ssdm name="m2_1_addr_4"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:954 %m2_1_load_4 = load i10 %m2_1_addr_4

]]></Node>
<StgValue><ssdm name="m2_1_load_4"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:977 %m2_1_addr_5 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_73

]]></Node>
<StgValue><ssdm name="m2_1_addr_5"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:978 %m2_1_load_5 = load i10 %m2_1_addr_5

]]></Node>
<StgValue><ssdm name="m2_1_load_5"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1291 %tmp_68 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1313 %tmp_70 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="678" st_id="4" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:75 %bitcast_ln14_8 = bitcast i64 %trunc_ln14_8

]]></Node>
<StgValue><ssdm name="bitcast_ln14_8"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:102 %bitcast_ln14_11 = bitcast i64 %trunc_ln14_11

]]></Node>
<StgValue><ssdm name="bitcast_ln14_11"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:126 %m2_0_load_4 = load i10 %m2_0_addr_4

]]></Node>
<StgValue><ssdm name="m2_0_load_4"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:127 %trunc_ln14_14 = trunc i128 %m2_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_14"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:152 %m2_0_load_5 = load i10 %m2_0_addr_5

]]></Node>
<StgValue><ssdm name="m2_0_load_5"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:153 %trunc_ln14_17 = trunc i128 %m2_0_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_17"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:175 %sext_ln14_1 = sext i8 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:176 %zext_ln14_27 = zext i9 %sext_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_27"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:177 %m2_0_addr_6 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_27

]]></Node>
<StgValue><ssdm name="m2_0_addr_6"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:178 %m2_0_load_6 = load i10 %m2_0_addr_6

]]></Node>
<StgValue><ssdm name="m2_0_load_6"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:201 %sext_ln14_2 = sext i7 %or_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_2"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:202 %zext_ln14_30 = zext i9 %sext_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_30"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:203 %m2_0_addr_7 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_30

]]></Node>
<StgValue><ssdm name="m2_0_addr_7"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:204 %m2_0_load_7 = load i10 %m2_0_addr_7

]]></Node>
<StgValue><ssdm name="m2_0_load_7"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:351 %bitcast_ln14_39 = bitcast i64 %trunc_ln14_39

]]></Node>
<StgValue><ssdm name="bitcast_ln14_39"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:352 %zext_ln14_47 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_47"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:353 %lshr_ln14_27 = lshr i128 %m1_1_load_13_read, i128 %zext_ln14_47

]]></Node>
<StgValue><ssdm name="lshr_ln14_27"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:354 %trunc_ln14_40 = trunc i128 %lshr_ln14_27

]]></Node>
<StgValue><ssdm name="trunc_ln14_40"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:355 %bitcast_ln14_40 = bitcast i64 %trunc_ln14_40

]]></Node>
<StgValue><ssdm name="bitcast_ln14_40"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:356 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_39, i64 %bitcast_ln14_40, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:375 %zext_ln14_49 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_49"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:376 %lshr_ln14_28 = lshr i128 %m1_0_load_14_read, i128 %zext_ln14_49

]]></Node>
<StgValue><ssdm name="lshr_ln14_28"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:377 %trunc_ln14_42 = trunc i128 %lshr_ln14_28

]]></Node>
<StgValue><ssdm name="trunc_ln14_42"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:378 %bitcast_ln14_42 = bitcast i64 %trunc_ln14_42

]]></Node>
<StgValue><ssdm name="bitcast_ln14_42"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:379 %zext_ln14_50 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_50"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:380 %lshr_ln14_29 = lshr i128 %m1_1_load_14_read, i128 %zext_ln14_50

]]></Node>
<StgValue><ssdm name="lshr_ln14_29"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:381 %trunc_ln14_43 = trunc i128 %lshr_ln14_29

]]></Node>
<StgValue><ssdm name="trunc_ln14_43"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:382 %bitcast_ln14_43 = bitcast i64 %trunc_ln14_43

]]></Node>
<StgValue><ssdm name="bitcast_ln14_43"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:383 %tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_42, i64 %bitcast_ln14_43, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:401 %zext_ln14_52 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_52"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:402 %lshr_ln14_30 = lshr i128 %m1_0_load_15_read, i128 %zext_ln14_52

]]></Node>
<StgValue><ssdm name="lshr_ln14_30"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:403 %trunc_ln14_45 = trunc i128 %lshr_ln14_30

]]></Node>
<StgValue><ssdm name="trunc_ln14_45"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:404 %bitcast_ln14_45 = bitcast i64 %trunc_ln14_45

]]></Node>
<StgValue><ssdm name="bitcast_ln14_45"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:405 %zext_ln14_53 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_53"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:406 %lshr_ln14_31 = lshr i128 %m1_1_load_15_read, i128 %zext_ln14_53

]]></Node>
<StgValue><ssdm name="lshr_ln14_31"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:407 %trunc_ln14_46 = trunc i128 %lshr_ln14_31

]]></Node>
<StgValue><ssdm name="trunc_ln14_46"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:408 %bitcast_ln14_46 = bitcast i64 %trunc_ln14_46

]]></Node>
<StgValue><ssdm name="bitcast_ln14_46"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:409 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_45, i64 %bitcast_ln14_46, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:427 %zext_ln14_55 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_55"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:428 %lshr_ln14_32 = lshr i128 %m1_0_load_16_read, i128 %zext_ln14_55

]]></Node>
<StgValue><ssdm name="lshr_ln14_32"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:429 %trunc_ln14_48 = trunc i128 %lshr_ln14_32

]]></Node>
<StgValue><ssdm name="trunc_ln14_48"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:430 %bitcast_ln14_48 = bitcast i64 %trunc_ln14_48

]]></Node>
<StgValue><ssdm name="bitcast_ln14_48"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:431 %zext_ln14_56 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_56"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:432 %lshr_ln14_33 = lshr i128 %m1_1_load_16_read, i128 %zext_ln14_56

]]></Node>
<StgValue><ssdm name="lshr_ln14_33"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:433 %trunc_ln14_49 = trunc i128 %lshr_ln14_33

]]></Node>
<StgValue><ssdm name="trunc_ln14_49"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:434 %bitcast_ln14_49 = bitcast i64 %trunc_ln14_49

]]></Node>
<StgValue><ssdm name="bitcast_ln14_49"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:435 %tmp_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_48, i64 %bitcast_ln14_49, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:452 %zext_ln14_58 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_58"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:453 %lshr_ln14_34 = lshr i128 %m1_0_load_17_read, i128 %zext_ln14_58

]]></Node>
<StgValue><ssdm name="lshr_ln14_34"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:454 %trunc_ln14_50 = trunc i128 %lshr_ln14_34

]]></Node>
<StgValue><ssdm name="trunc_ln14_50"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:455 %bitcast_ln14_51 = bitcast i64 %trunc_ln14_50

]]></Node>
<StgValue><ssdm name="bitcast_ln14_51"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:456 %zext_ln14_59 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_59"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:457 %lshr_ln14_35 = lshr i128 %m1_1_load_17_read, i128 %zext_ln14_59

]]></Node>
<StgValue><ssdm name="lshr_ln14_35"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:458 %trunc_ln14_51 = trunc i128 %lshr_ln14_35

]]></Node>
<StgValue><ssdm name="trunc_ln14_51"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:459 %bitcast_ln14_52 = bitcast i64 %trunc_ln14_51

]]></Node>
<StgValue><ssdm name="bitcast_ln14_52"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:460 %tmp_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_51, i64 %bitcast_ln14_52, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:591 %sext_ln14_8 = sext i8 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="sext_ln14_8"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:592 %zext_ln14_76 = zext i9 %sext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_76"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:617 %sext_ln14_9 = sext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_9"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:618 %zext_ln14_79 = zext i9 %sext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_79"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:954 %m2_1_load_4 = load i10 %m2_1_addr_4

]]></Node>
<StgValue><ssdm name="m2_1_load_4"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:955 %trunc_ln14_95 = trunc i128 %m2_1_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_95"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:978 %m2_1_load_5 = load i10 %m2_1_addr_5

]]></Node>
<StgValue><ssdm name="m2_1_load_5"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:979 %trunc_ln14_98 = trunc i128 %m2_1_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_98"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1001 %m2_1_addr_6 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_76

]]></Node>
<StgValue><ssdm name="m2_1_addr_6"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1002 %m2_1_load_6 = load i10 %m2_1_addr_6

]]></Node>
<StgValue><ssdm name="m2_1_load_6"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1025 %m2_1_addr_7 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_79

]]></Node>
<StgValue><ssdm name="m2_1_addr_7"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1026 %m2_1_load_7 = load i10 %m2_1_addr_7

]]></Node>
<StgValue><ssdm name="m2_1_load_7"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1335 %tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1357 %tmp_74 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_5, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:3 %zext_ln9_3 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:128 %bitcast_ln14_14 = bitcast i64 %trunc_ln14_14

]]></Node>
<StgValue><ssdm name="bitcast_ln14_14"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:154 %bitcast_ln14_17 = bitcast i64 %trunc_ln14_17

]]></Node>
<StgValue><ssdm name="bitcast_ln14_17"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:178 %m2_0_load_6 = load i10 %m2_0_addr_6

]]></Node>
<StgValue><ssdm name="m2_0_load_6"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:179 %trunc_ln14_20 = trunc i128 %m2_0_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_20"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:204 %m2_0_load_7 = load i10 %m2_0_addr_7

]]></Node>
<StgValue><ssdm name="m2_0_load_7"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:205 %trunc_ln14_23 = trunc i128 %m2_0_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_23"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:227 %zext_ln14_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:228 %zext_ln14_33 = zext i10 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln14_33"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:229 %m2_0_addr_8 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_33

]]></Node>
<StgValue><ssdm name="m2_0_addr_8"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:230 %m2_0_load_8 = load i10 %m2_0_addr_8

]]></Node>
<StgValue><ssdm name="m2_0_load_8"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:253 %zext_ln14_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:254 %zext_ln14_36 = zext i10 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_36"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:255 %m2_0_addr_9 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_36

]]></Node>
<StgValue><ssdm name="m2_0_addr_9"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:256 %m2_0_load_9 = load i10 %m2_0_addr_9

]]></Node>
<StgValue><ssdm name="m2_0_load_9"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:478 %zext_ln14_61 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_61"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:479 %lshr_ln14_36 = lshr i128 %m1_0_load_18_read, i128 %zext_ln14_61

]]></Node>
<StgValue><ssdm name="lshr_ln14_36"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:480 %trunc_ln14_52 = trunc i128 %lshr_ln14_36

]]></Node>
<StgValue><ssdm name="trunc_ln14_52"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:481 %bitcast_ln14_54 = bitcast i64 %trunc_ln14_52

]]></Node>
<StgValue><ssdm name="bitcast_ln14_54"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:482 %zext_ln14_62 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_62"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:483 %lshr_ln14_37 = lshr i128 %m1_1_load_18_read, i128 %zext_ln14_62

]]></Node>
<StgValue><ssdm name="lshr_ln14_37"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:484 %trunc_ln14_53 = trunc i128 %lshr_ln14_37

]]></Node>
<StgValue><ssdm name="trunc_ln14_53"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:485 %bitcast_ln14_55 = bitcast i64 %trunc_ln14_53

]]></Node>
<StgValue><ssdm name="bitcast_ln14_55"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:486 %tmp_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_54, i64 %bitcast_ln14_55, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:504 %zext_ln14_64 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_64"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:505 %lshr_ln14_38 = lshr i128 %m1_0_load_19_read, i128 %zext_ln14_64

]]></Node>
<StgValue><ssdm name="lshr_ln14_38"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:506 %trunc_ln14_54 = trunc i128 %lshr_ln14_38

]]></Node>
<StgValue><ssdm name="trunc_ln14_54"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:507 %bitcast_ln14_57 = bitcast i64 %trunc_ln14_54

]]></Node>
<StgValue><ssdm name="bitcast_ln14_57"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:508 %zext_ln14_65 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_65"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:509 %lshr_ln14_39 = lshr i128 %m1_1_load_19_read, i128 %zext_ln14_65

]]></Node>
<StgValue><ssdm name="lshr_ln14_39"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:510 %trunc_ln14_55 = trunc i128 %lshr_ln14_39

]]></Node>
<StgValue><ssdm name="trunc_ln14_55"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:511 %bitcast_ln14_58 = bitcast i64 %trunc_ln14_55

]]></Node>
<StgValue><ssdm name="bitcast_ln14_58"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:512 %tmp_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_57, i64 %bitcast_ln14_58, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:530 %zext_ln14_67 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_67"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:531 %lshr_ln14_40 = lshr i128 %m1_0_load_20_read, i128 %zext_ln14_67

]]></Node>
<StgValue><ssdm name="lshr_ln14_40"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:532 %trunc_ln14_56 = trunc i128 %lshr_ln14_40

]]></Node>
<StgValue><ssdm name="trunc_ln14_56"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:533 %bitcast_ln14_60 = bitcast i64 %trunc_ln14_56

]]></Node>
<StgValue><ssdm name="bitcast_ln14_60"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:534 %zext_ln14_68 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_68"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:535 %lshr_ln14_41 = lshr i128 %m1_1_load_20_read, i128 %zext_ln14_68

]]></Node>
<StgValue><ssdm name="lshr_ln14_41"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:536 %trunc_ln14_57 = trunc i128 %lshr_ln14_41

]]></Node>
<StgValue><ssdm name="trunc_ln14_57"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:537 %bitcast_ln14_61 = bitcast i64 %trunc_ln14_57

]]></Node>
<StgValue><ssdm name="bitcast_ln14_61"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:538 %tmp_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_60, i64 %bitcast_ln14_61, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:556 %zext_ln14_71 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_71"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:557 %lshr_ln14_42 = lshr i128 %m1_0_load_21_read, i128 %zext_ln14_71

]]></Node>
<StgValue><ssdm name="lshr_ln14_42"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:558 %trunc_ln14_58 = trunc i128 %lshr_ln14_42

]]></Node>
<StgValue><ssdm name="trunc_ln14_58"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:559 %bitcast_ln14_63 = bitcast i64 %trunc_ln14_58

]]></Node>
<StgValue><ssdm name="bitcast_ln14_63"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:560 %zext_ln14_72 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_72"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:561 %lshr_ln14_43 = lshr i128 %m1_1_load_21_read, i128 %zext_ln14_72

]]></Node>
<StgValue><ssdm name="lshr_ln14_43"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:562 %trunc_ln14_59 = trunc i128 %lshr_ln14_43

]]></Node>
<StgValue><ssdm name="trunc_ln14_59"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:563 %bitcast_ln14_64 = bitcast i64 %trunc_ln14_59

]]></Node>
<StgValue><ssdm name="bitcast_ln14_64"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:564 %tmp_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_63, i64 %bitcast_ln14_64, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:582 %zext_ln14_74 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_74"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:583 %lshr_ln14_44 = lshr i128 %m1_0_load_22_read, i128 %zext_ln14_74

]]></Node>
<StgValue><ssdm name="lshr_ln14_44"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:584 %trunc_ln14_60 = trunc i128 %lshr_ln14_44

]]></Node>
<StgValue><ssdm name="trunc_ln14_60"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:643 %zext_ln14_88_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_88_cast"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:644 %zext_ln14_82 = zext i10 %zext_ln14_88_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_82"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:669 %add_ln14_1 = add i10 %zext_ln9_3, i10 576

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:670 %zext_ln14_85 = zext i10 %add_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_85"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1002 %m2_1_load_6 = load i10 %m2_1_addr_6

]]></Node>
<StgValue><ssdm name="m2_1_load_6"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1003 %trunc_ln14_101 = trunc i128 %m2_1_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_101"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1026 %m2_1_load_7 = load i10 %m2_1_addr_7

]]></Node>
<StgValue><ssdm name="m2_1_load_7"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1027 %trunc_ln14_104 = trunc i128 %m2_1_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_104"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1049 %m2_1_addr_8 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_82

]]></Node>
<StgValue><ssdm name="m2_1_addr_8"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1050 %m2_1_load_8 = load i10 %m2_1_addr_8

]]></Node>
<StgValue><ssdm name="m2_1_load_8"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1073 %m2_1_addr_9 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_85

]]></Node>
<StgValue><ssdm name="m2_1_addr_9"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1074 %m2_1_load_9 = load i10 %m2_1_addr_9

]]></Node>
<StgValue><ssdm name="m2_1_load_9"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1379 %tmp_76 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1401 %tmp_78 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="826" st_id="6" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:180 %bitcast_ln14_20 = bitcast i64 %trunc_ln14_20

]]></Node>
<StgValue><ssdm name="bitcast_ln14_20"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:206 %bitcast_ln14_23 = bitcast i64 %trunc_ln14_23

]]></Node>
<StgValue><ssdm name="bitcast_ln14_23"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:230 %m2_0_load_8 = load i10 %m2_0_addr_8

]]></Node>
<StgValue><ssdm name="m2_0_load_8"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:231 %trunc_ln14_26 = trunc i128 %m2_0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_26"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:256 %m2_0_load_9 = load i10 %m2_0_addr_9

]]></Node>
<StgValue><ssdm name="m2_0_load_9"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:257 %trunc_ln14_29 = trunc i128 %m2_0_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_29"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:279 %zext_ln14_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:280 %zext_ln14_39 = zext i10 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_39"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:281 %m2_0_addr_10 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_39

]]></Node>
<StgValue><ssdm name="m2_0_addr_10"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:282 %m2_0_load_10 = load i10 %m2_0_addr_10

]]></Node>
<StgValue><ssdm name="m2_0_load_10"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:305 %zext_ln14_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln14_s"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:306 %zext_ln14_42 = zext i10 %zext_ln14_s

]]></Node>
<StgValue><ssdm name="zext_ln14_42"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:307 %m2_0_addr_11 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_42

]]></Node>
<StgValue><ssdm name="m2_0_addr_11"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:308 %m2_0_load_11 = load i10 %m2_0_addr_11

]]></Node>
<StgValue><ssdm name="m2_0_load_11"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:585 %bitcast_ln14_66 = bitcast i64 %trunc_ln14_60

]]></Node>
<StgValue><ssdm name="bitcast_ln14_66"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:586 %zext_ln14_75 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_75"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:587 %lshr_ln14_45 = lshr i128 %m1_1_load_22_read, i128 %zext_ln14_75

]]></Node>
<StgValue><ssdm name="lshr_ln14_45"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:588 %trunc_ln14_61 = trunc i128 %lshr_ln14_45

]]></Node>
<StgValue><ssdm name="trunc_ln14_61"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:589 %bitcast_ln14_67 = bitcast i64 %trunc_ln14_61

]]></Node>
<StgValue><ssdm name="bitcast_ln14_67"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:590 %tmp_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_66, i64 %bitcast_ln14_67, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:608 %zext_ln14_77 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_77"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:609 %lshr_ln14_46 = lshr i128 %m1_0_load_23_read, i128 %zext_ln14_77

]]></Node>
<StgValue><ssdm name="lshr_ln14_46"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:610 %trunc_ln14_62 = trunc i128 %lshr_ln14_46

]]></Node>
<StgValue><ssdm name="trunc_ln14_62"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:611 %bitcast_ln14_69 = bitcast i64 %trunc_ln14_62

]]></Node>
<StgValue><ssdm name="bitcast_ln14_69"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:612 %zext_ln14_78 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_78"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:613 %lshr_ln14_47 = lshr i128 %m1_1_load_23_read, i128 %zext_ln14_78

]]></Node>
<StgValue><ssdm name="lshr_ln14_47"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:614 %trunc_ln14_63 = trunc i128 %lshr_ln14_47

]]></Node>
<StgValue><ssdm name="trunc_ln14_63"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:615 %bitcast_ln14_70 = bitcast i64 %trunc_ln14_63

]]></Node>
<StgValue><ssdm name="bitcast_ln14_70"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:616 %tmp_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_69, i64 %bitcast_ln14_70, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:634 %zext_ln14_80 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_80"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:635 %lshr_ln14_48 = lshr i128 %m1_0_load_24_read, i128 %zext_ln14_80

]]></Node>
<StgValue><ssdm name="lshr_ln14_48"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:636 %trunc_ln14_64 = trunc i128 %lshr_ln14_48

]]></Node>
<StgValue><ssdm name="trunc_ln14_64"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:637 %bitcast_ln14_72 = bitcast i64 %trunc_ln14_64

]]></Node>
<StgValue><ssdm name="bitcast_ln14_72"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:638 %zext_ln14_81 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_81"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:639 %lshr_ln14_49 = lshr i128 %m1_1_load_24_read, i128 %zext_ln14_81

]]></Node>
<StgValue><ssdm name="lshr_ln14_49"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:640 %trunc_ln14_65 = trunc i128 %lshr_ln14_49

]]></Node>
<StgValue><ssdm name="trunc_ln14_65"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:641 %bitcast_ln14_73 = bitcast i64 %trunc_ln14_65

]]></Node>
<StgValue><ssdm name="bitcast_ln14_73"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:642 %tmp_32 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_72, i64 %bitcast_ln14_73, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:660 %zext_ln14_83 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_83"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:661 %lshr_ln14_50 = lshr i128 %m1_0_load_25_read, i128 %zext_ln14_83

]]></Node>
<StgValue><ssdm name="lshr_ln14_50"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:662 %trunc_ln14_66 = trunc i128 %lshr_ln14_50

]]></Node>
<StgValue><ssdm name="trunc_ln14_66"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:663 %bitcast_ln14_75 = bitcast i64 %trunc_ln14_66

]]></Node>
<StgValue><ssdm name="bitcast_ln14_75"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:664 %zext_ln14_84 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_84"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:665 %lshr_ln14_51 = lshr i128 %m1_1_load_25_read, i128 %zext_ln14_84

]]></Node>
<StgValue><ssdm name="lshr_ln14_51"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:666 %trunc_ln14_67 = trunc i128 %lshr_ln14_51

]]></Node>
<StgValue><ssdm name="trunc_ln14_67"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:667 %bitcast_ln14_76 = bitcast i64 %trunc_ln14_67

]]></Node>
<StgValue><ssdm name="bitcast_ln14_76"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:668 %tmp_34 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_75, i64 %bitcast_ln14_76, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:686 %zext_ln14_86 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_86"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:687 %lshr_ln14_52 = lshr i128 %m1_0_load_26_read, i128 %zext_ln14_86

]]></Node>
<StgValue><ssdm name="lshr_ln14_52"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:688 %trunc_ln14_68 = trunc i128 %lshr_ln14_52

]]></Node>
<StgValue><ssdm name="trunc_ln14_68"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:689 %bitcast_ln14_78 = bitcast i64 %trunc_ln14_68

]]></Node>
<StgValue><ssdm name="bitcast_ln14_78"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:690 %zext_ln14_87 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_87"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:691 %lshr_ln14_53 = lshr i128 %m1_1_load_26_read, i128 %zext_ln14_87

]]></Node>
<StgValue><ssdm name="lshr_ln14_53"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:692 %trunc_ln14_69 = trunc i128 %lshr_ln14_53

]]></Node>
<StgValue><ssdm name="trunc_ln14_69"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:693 %bitcast_ln14_79 = bitcast i64 %trunc_ln14_69

]]></Node>
<StgValue><ssdm name="bitcast_ln14_79"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:694 %tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_78, i64 %bitcast_ln14_79, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:695 %zext_ln14_91_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln14_91_cast"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:696 %zext_ln14_88 = zext i10 %zext_ln14_91_cast

]]></Node>
<StgValue><ssdm name="zext_ln14_88"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:721 %add_ln14_2 = add i10 %zext_ln9_3, i10 704

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:722 %zext_ln14_91 = zext i10 %add_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_91"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1050 %m2_1_load_8 = load i10 %m2_1_addr_8

]]></Node>
<StgValue><ssdm name="m2_1_load_8"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1051 %trunc_ln14_107 = trunc i128 %m2_1_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln14_107"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1074 %m2_1_load_9 = load i10 %m2_1_addr_9

]]></Node>
<StgValue><ssdm name="m2_1_load_9"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1075 %trunc_ln14_110 = trunc i128 %m2_1_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln14_110"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1097 %m2_1_addr_10 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_88

]]></Node>
<StgValue><ssdm name="m2_1_addr_10"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1098 %m2_1_load_10 = load i10 %m2_1_addr_10

]]></Node>
<StgValue><ssdm name="m2_1_load_10"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1121 %m2_1_addr_11 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_91

]]></Node>
<StgValue><ssdm name="m2_1_addr_11"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1122 %m2_1_load_11 = load i10 %m2_1_addr_11

]]></Node>
<StgValue><ssdm name="m2_1_load_11"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1423 %tmp_80 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1445 %tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_9, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1592 %add_ln17_1 = add i10 %zext_ln9_3, i10 %p_cast_read

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="905" st_id="7" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:24 %mult = dmul i64 %tmp_2, i64 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:25 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:50 %mult_1 = dmul i64 %tmp_7, i64 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:51 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:232 %bitcast_ln14_26 = bitcast i64 %trunc_ln14_26

]]></Node>
<StgValue><ssdm name="bitcast_ln14_26"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:258 %bitcast_ln14_29 = bitcast i64 %trunc_ln14_29

]]></Node>
<StgValue><ssdm name="bitcast_ln14_29"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:282 %m2_0_load_10 = load i10 %m2_0_addr_10

]]></Node>
<StgValue><ssdm name="m2_0_load_10"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:283 %trunc_ln14_32 = trunc i128 %m2_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_32"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:308 %m2_0_load_11 = load i10 %m2_0_addr_11

]]></Node>
<StgValue><ssdm name="m2_0_load_11"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:309 %trunc_ln14_35 = trunc i128 %m2_0_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_35"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:331 %sext_ln14_3 = sext i9 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="sext_ln14_3"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:332 %zext_ln14_45 = zext i10 %sext_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln14_45"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:333 %m2_0_addr_12 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_45

]]></Node>
<StgValue><ssdm name="m2_0_addr_12"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:334 %m2_0_load_12 = load i10 %m2_0_addr_12

]]></Node>
<StgValue><ssdm name="m2_0_load_12"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:357 %or_ln14_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %or_ln14

]]></Node>
<StgValue><ssdm name="or_ln14_s"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:358 %sext_ln14_4 = sext i9 %or_ln14_s

]]></Node>
<StgValue><ssdm name="sext_ln14_4"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:359 %zext_ln14_48 = zext i10 %sext_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_48"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:360 %m2_0_addr_13 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_48

]]></Node>
<StgValue><ssdm name="m2_0_addr_13"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:361 %m2_0_load_13 = load i10 %m2_0_addr_13

]]></Node>
<StgValue><ssdm name="m2_0_load_13"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:712 %zext_ln14_89 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_89"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:713 %lshr_ln14_54 = lshr i128 %m1_0_load_27_read, i128 %zext_ln14_89

]]></Node>
<StgValue><ssdm name="lshr_ln14_54"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:714 %trunc_ln14_70 = trunc i128 %lshr_ln14_54

]]></Node>
<StgValue><ssdm name="trunc_ln14_70"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:715 %bitcast_ln14_81 = bitcast i64 %trunc_ln14_70

]]></Node>
<StgValue><ssdm name="bitcast_ln14_81"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:716 %zext_ln14_90 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_90"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:717 %lshr_ln14_55 = lshr i128 %m1_1_load_27_read, i128 %zext_ln14_90

]]></Node>
<StgValue><ssdm name="lshr_ln14_55"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:718 %trunc_ln14_71 = trunc i128 %lshr_ln14_55

]]></Node>
<StgValue><ssdm name="trunc_ln14_71"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:719 %bitcast_ln14_82 = bitcast i64 %trunc_ln14_71

]]></Node>
<StgValue><ssdm name="bitcast_ln14_82"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:720 %tmp_37 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_81, i64 %bitcast_ln14_82, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:738 %zext_ln14_92 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_92"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:739 %lshr_ln14_56 = lshr i128 %m1_0_load_28_read, i128 %zext_ln14_92

]]></Node>
<StgValue><ssdm name="lshr_ln14_56"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:740 %trunc_ln14_72 = trunc i128 %lshr_ln14_56

]]></Node>
<StgValue><ssdm name="trunc_ln14_72"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:741 %bitcast_ln14_84 = bitcast i64 %trunc_ln14_72

]]></Node>
<StgValue><ssdm name="bitcast_ln14_84"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:742 %zext_ln14_93 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_93"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:743 %lshr_ln14_57 = lshr i128 %m1_1_load_28_read, i128 %zext_ln14_93

]]></Node>
<StgValue><ssdm name="lshr_ln14_57"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:744 %trunc_ln14_73 = trunc i128 %lshr_ln14_57

]]></Node>
<StgValue><ssdm name="trunc_ln14_73"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:745 %bitcast_ln14_85 = bitcast i64 %trunc_ln14_73

]]></Node>
<StgValue><ssdm name="bitcast_ln14_85"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:746 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_84, i64 %bitcast_ln14_85, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:747 %sext_ln14_10 = sext i9 %zext_ln14_69

]]></Node>
<StgValue><ssdm name="sext_ln14_10"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:748 %zext_ln14_94 = zext i10 %sext_ln14_10

]]></Node>
<StgValue><ssdm name="zext_ln14_94"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:764 %zext_ln14_95 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_95"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:765 %lshr_ln14_58 = lshr i128 %m1_0_load_29_read, i128 %zext_ln14_95

]]></Node>
<StgValue><ssdm name="lshr_ln14_58"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:766 %trunc_ln14_74 = trunc i128 %lshr_ln14_58

]]></Node>
<StgValue><ssdm name="trunc_ln14_74"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:767 %bitcast_ln14_87 = bitcast i64 %trunc_ln14_74

]]></Node>
<StgValue><ssdm name="bitcast_ln14_87"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:768 %zext_ln14_96 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_96"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:769 %lshr_ln14_59 = lshr i128 %m1_1_load_29_read, i128 %zext_ln14_96

]]></Node>
<StgValue><ssdm name="lshr_ln14_59"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:770 %trunc_ln14_75 = trunc i128 %lshr_ln14_59

]]></Node>
<StgValue><ssdm name="trunc_ln14_75"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:771 %bitcast_ln14_88 = bitcast i64 %trunc_ln14_75

]]></Node>
<StgValue><ssdm name="bitcast_ln14_88"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:772 %tmp_41 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_87, i64 %bitcast_ln14_88, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc.191:773 %sext_ln14_11 = sext i9 %add_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_11"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:774 %zext_ln14_97 = zext i10 %sext_ln14_11

]]></Node>
<StgValue><ssdm name="zext_ln14_97"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:790 %zext_ln14_98 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_98"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:791 %lshr_ln14_60 = lshr i128 %m1_0_load_30_read, i128 %zext_ln14_98

]]></Node>
<StgValue><ssdm name="lshr_ln14_60"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:792 %trunc_ln14_76 = trunc i128 %lshr_ln14_60

]]></Node>
<StgValue><ssdm name="trunc_ln14_76"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:793 %bitcast_ln14_90 = bitcast i64 %trunc_ln14_76

]]></Node>
<StgValue><ssdm name="bitcast_ln14_90"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:794 %zext_ln14_99 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_99"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:795 %lshr_ln14_61 = lshr i128 %m1_1_load_30_read, i128 %zext_ln14_99

]]></Node>
<StgValue><ssdm name="lshr_ln14_61"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:796 %trunc_ln14_77 = trunc i128 %lshr_ln14_61

]]></Node>
<StgValue><ssdm name="trunc_ln14_77"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:797 %bitcast_ln14_91 = bitcast i64 %trunc_ln14_77

]]></Node>
<StgValue><ssdm name="bitcast_ln14_91"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:798 %tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_90, i64 %bitcast_ln14_91, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1098 %m2_1_load_10 = load i10 %m2_1_addr_10

]]></Node>
<StgValue><ssdm name="m2_1_load_10"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1099 %trunc_ln14_113 = trunc i128 %m2_1_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln14_113"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1122 %m2_1_load_11 = load i10 %m2_1_addr_11

]]></Node>
<StgValue><ssdm name="m2_1_load_11"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1123 %trunc_ln14_116 = trunc i128 %m2_1_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln14_116"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1145 %m2_1_addr_12 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_94

]]></Node>
<StgValue><ssdm name="m2_1_addr_12"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1146 %m2_1_load_12 = load i10 %m2_1_addr_12

]]></Node>
<StgValue><ssdm name="m2_1_load_12"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1169 %m2_1_addr_13 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_97

]]></Node>
<StgValue><ssdm name="m2_1_addr_13"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1170 %m2_1_load_13 = load i10 %m2_1_addr_13

]]></Node>
<StgValue><ssdm name="m2_1_load_13"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1467 %tmp_84 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1489 %tmp_86 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="982" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:76 %mult_2 = dmul i64 %tmp_9, i64 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:77 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_2, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:103 %mult_3 = dmul i64 %tmp_s, i64 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:104 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_3, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:284 %bitcast_ln14_32 = bitcast i64 %trunc_ln14_32

]]></Node>
<StgValue><ssdm name="bitcast_ln14_32"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:310 %bitcast_ln14_35 = bitcast i64 %trunc_ln14_35

]]></Node>
<StgValue><ssdm name="bitcast_ln14_35"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:334 %m2_0_load_12 = load i10 %m2_0_addr_12

]]></Node>
<StgValue><ssdm name="m2_0_load_12"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:335 %trunc_ln14_38 = trunc i128 %m2_0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_38"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:361 %m2_0_load_13 = load i10 %m2_0_addr_13

]]></Node>
<StgValue><ssdm name="m2_0_load_13"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:362 %trunc_ln14_41 = trunc i128 %m2_0_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_41"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:384 %sext_ln14_5 = sext i8 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_5"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:385 %zext_ln14_51 = zext i10 %sext_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_51"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:386 %m2_0_addr_14 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_51

]]></Node>
<StgValue><ssdm name="m2_0_addr_14"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:387 %m2_0_load_14 = load i10 %m2_0_addr_14

]]></Node>
<StgValue><ssdm name="m2_0_load_14"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:410 %sext_ln14_6 = sext i7 %or_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_6"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:411 %zext_ln14_54 = zext i10 %sext_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_54"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:412 %m2_0_addr_15 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_54

]]></Node>
<StgValue><ssdm name="m2_0_addr_15"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:413 %m2_0_load_15 = load i10 %m2_0_addr_15

]]></Node>
<StgValue><ssdm name="m2_0_load_15"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.inc.191:799 %sext_ln14_12 = sext i8 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="sext_ln14_12"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:800 %zext_ln14_101 = zext i10 %sext_ln14_12

]]></Node>
<StgValue><ssdm name="zext_ln14_101"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:847 %zext_ln14_106 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_106"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:848 %lshr_ln14_65 = lshr i128 %m1_0_load_32_read, i128 %zext_ln14_106

]]></Node>
<StgValue><ssdm name="lshr_ln14_65"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:849 %trunc_ln14_81 = trunc i128 %lshr_ln14_65

]]></Node>
<StgValue><ssdm name="trunc_ln14_81"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:850 %bitcast_ln14_96 = bitcast i64 %trunc_ln14_81

]]></Node>
<StgValue><ssdm name="bitcast_ln14_96"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:851 %zext_ln14_107 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_107"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:852 %lshr_ln14_66 = lshr i128 %m1_1_load_32_read, i128 %zext_ln14_107

]]></Node>
<StgValue><ssdm name="lshr_ln14_66"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:853 %trunc_ln14_82 = trunc i128 %lshr_ln14_66

]]></Node>
<StgValue><ssdm name="trunc_ln14_82"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:854 %bitcast_ln14_97 = bitcast i64 %trunc_ln14_82

]]></Node>
<StgValue><ssdm name="bitcast_ln14_97"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:855 %tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_96, i64 %bitcast_ln14_97, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:871 %zext_ln14_108 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_108"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:872 %lshr_ln14_67 = lshr i128 %m1_0_load_33_read, i128 %zext_ln14_108

]]></Node>
<StgValue><ssdm name="lshr_ln14_67"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:873 %trunc_ln14_84 = trunc i128 %lshr_ln14_67

]]></Node>
<StgValue><ssdm name="trunc_ln14_84"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:874 %bitcast_ln14_99 = bitcast i64 %trunc_ln14_84

]]></Node>
<StgValue><ssdm name="bitcast_ln14_99"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:875 %zext_ln14_109 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_109"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:876 %lshr_ln14_68 = lshr i128 %m1_1_load_33_read, i128 %zext_ln14_109

]]></Node>
<StgValue><ssdm name="lshr_ln14_68"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:877 %trunc_ln14_85 = trunc i128 %lshr_ln14_68

]]></Node>
<StgValue><ssdm name="trunc_ln14_85"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:878 %bitcast_ln14_100 = bitcast i64 %trunc_ln14_85

]]></Node>
<StgValue><ssdm name="bitcast_ln14_100"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:879 %tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_99, i64 %bitcast_ln14_100, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:896 %zext_ln14_110 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_110"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:897 %lshr_ln14_69 = lshr i128 %m1_0_load_34_read, i128 %zext_ln14_110

]]></Node>
<StgValue><ssdm name="lshr_ln14_69"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:898 %trunc_ln14_87 = trunc i128 %lshr_ln14_69

]]></Node>
<StgValue><ssdm name="trunc_ln14_87"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:899 %bitcast_ln14_102 = bitcast i64 %trunc_ln14_87

]]></Node>
<StgValue><ssdm name="bitcast_ln14_102"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:900 %zext_ln14_111 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_111"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:901 %lshr_ln14_70 = lshr i128 %m1_1_load_34_read, i128 %zext_ln14_111

]]></Node>
<StgValue><ssdm name="lshr_ln14_70"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:902 %trunc_ln14_88 = trunc i128 %lshr_ln14_70

]]></Node>
<StgValue><ssdm name="trunc_ln14_88"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:903 %bitcast_ln14_103 = bitcast i64 %trunc_ln14_88

]]></Node>
<StgValue><ssdm name="bitcast_ln14_103"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:904 %tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_102, i64 %bitcast_ln14_103, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:920 %zext_ln14_112 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_112"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:921 %lshr_ln14_71 = lshr i128 %m1_0_load_35_read, i128 %zext_ln14_112

]]></Node>
<StgValue><ssdm name="lshr_ln14_71"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:922 %trunc_ln14_90 = trunc i128 %lshr_ln14_71

]]></Node>
<StgValue><ssdm name="trunc_ln14_90"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1146 %m2_1_load_12 = load i10 %m2_1_addr_12

]]></Node>
<StgValue><ssdm name="m2_1_load_12"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1147 %trunc_ln14_119 = trunc i128 %m2_1_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln14_119"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1170 %m2_1_load_13 = load i10 %m2_1_addr_13

]]></Node>
<StgValue><ssdm name="m2_1_load_13"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1171 %trunc_ln14_122 = trunc i128 %m2_1_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln14_122"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1193 %m2_1_addr_14 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_101

]]></Node>
<StgValue><ssdm name="m2_1_addr_14"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1194 %m2_1_load_14 = load i10 %m2_1_addr_14

]]></Node>
<StgValue><ssdm name="m2_1_load_14"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1217 %sext_ln14_14 = sext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="sext_ln14_14"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1218 %zext_ln14_138 = zext i10 %sext_ln14_14

]]></Node>
<StgValue><ssdm name="zext_ln14_138"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1219 %m2_1_addr_15 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_138

]]></Node>
<StgValue><ssdm name="m2_1_addr_15"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1220 %m2_1_load_15 = load i10 %m2_1_addr_15

]]></Node>
<StgValue><ssdm name="m2_1_load_15"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1511 %tmp_88 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1533 %tmp_90 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="1053" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:129 %mult_4 = dmul i64 %tmp_1, i64 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:130 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_4, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:155 %mult_5 = dmul i64 %tmp_3, i64 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:156 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_5, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:336 %bitcast_ln14_38 = bitcast i64 %trunc_ln14_38

]]></Node>
<StgValue><ssdm name="bitcast_ln14_38"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:363 %bitcast_ln14_41 = bitcast i64 %trunc_ln14_41

]]></Node>
<StgValue><ssdm name="bitcast_ln14_41"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1068" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:387 %m2_0_load_14 = load i10 %m2_0_addr_14

]]></Node>
<StgValue><ssdm name="m2_0_load_14"/></StgValue>
</operation>

<operation id="1069" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:388 %trunc_ln14_44 = trunc i128 %m2_0_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_44"/></StgValue>
</operation>

<operation id="1070" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:413 %m2_0_load_15 = load i10 %m2_0_addr_15

]]></Node>
<StgValue><ssdm name="m2_0_load_15"/></StgValue>
</operation>

<operation id="1071" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:414 %trunc_ln14_47 = trunc i128 %m2_0_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_47"/></StgValue>
</operation>

<operation id="1072" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:437 %m2_0_addr_16 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_57

]]></Node>
<StgValue><ssdm name="m2_0_addr_16"/></StgValue>
</operation>

<operation id="1073" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:438 %m2_0_load_16 = load i10 %m2_0_addr_16

]]></Node>
<StgValue><ssdm name="m2_0_load_16"/></StgValue>
</operation>

<operation id="1074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:462 %zext_ln14_60 = zext i7 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_60"/></StgValue>
</operation>

<operation id="1075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:463 %m2_0_addr_17 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_60

]]></Node>
<StgValue><ssdm name="m2_0_addr_17"/></StgValue>
</operation>

<operation id="1076" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:464 %m2_0_load_17 = load i10 %m2_0_addr_17

]]></Node>
<StgValue><ssdm name="m2_0_load_17"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:859 %bitcast_ln14_98 = bitcast i64 %trunc_ln14_83

]]></Node>
<StgValue><ssdm name="bitcast_ln14_98"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:923 %bitcast_ln14_105 = bitcast i64 %trunc_ln14_90

]]></Node>
<StgValue><ssdm name="bitcast_ln14_105"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:924 %zext_ln14_113 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_113"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:925 %lshr_ln14_72 = lshr i128 %m1_1_load_35_read, i128 %zext_ln14_113

]]></Node>
<StgValue><ssdm name="lshr_ln14_72"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:926 %trunc_ln14_91 = trunc i128 %lshr_ln14_72

]]></Node>
<StgValue><ssdm name="trunc_ln14_91"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:927 %bitcast_ln14_106 = bitcast i64 %trunc_ln14_91

]]></Node>
<StgValue><ssdm name="bitcast_ln14_106"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:928 %tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_105, i64 %bitcast_ln14_106, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:944 %zext_ln14_114 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_114"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:945 %lshr_ln14_73 = lshr i128 %m1_0_load_36_read, i128 %zext_ln14_114

]]></Node>
<StgValue><ssdm name="lshr_ln14_73"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:946 %trunc_ln14_93 = trunc i128 %lshr_ln14_73

]]></Node>
<StgValue><ssdm name="trunc_ln14_93"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:947 %bitcast_ln14_108 = bitcast i64 %trunc_ln14_93

]]></Node>
<StgValue><ssdm name="bitcast_ln14_108"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:948 %zext_ln14_115 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_115"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:949 %lshr_ln14_74 = lshr i128 %m1_1_load_36_read, i128 %zext_ln14_115

]]></Node>
<StgValue><ssdm name="lshr_ln14_74"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:950 %trunc_ln14_94 = trunc i128 %lshr_ln14_74

]]></Node>
<StgValue><ssdm name="trunc_ln14_94"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:951 %bitcast_ln14_109 = bitcast i64 %trunc_ln14_94

]]></Node>
<StgValue><ssdm name="bitcast_ln14_109"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:952 %tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_108, i64 %bitcast_ln14_109, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:968 %zext_ln14_116 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_116"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:969 %lshr_ln14_75 = lshr i128 %m1_0_load_37_read, i128 %zext_ln14_116

]]></Node>
<StgValue><ssdm name="lshr_ln14_75"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:970 %trunc_ln14_96 = trunc i128 %lshr_ln14_75

]]></Node>
<StgValue><ssdm name="trunc_ln14_96"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:971 %bitcast_ln14_111 = bitcast i64 %trunc_ln14_96

]]></Node>
<StgValue><ssdm name="bitcast_ln14_111"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:972 %zext_ln14_117 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_117"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:973 %lshr_ln14_76 = lshr i128 %m1_1_load_37_read, i128 %zext_ln14_117

]]></Node>
<StgValue><ssdm name="lshr_ln14_76"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:974 %trunc_ln14_97 = trunc i128 %lshr_ln14_76

]]></Node>
<StgValue><ssdm name="trunc_ln14_97"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:975 %bitcast_ln14_112 = bitcast i64 %trunc_ln14_97

]]></Node>
<StgValue><ssdm name="bitcast_ln14_112"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:976 %tmp_52 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_111, i64 %bitcast_ln14_112, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:992 %zext_ln14_118 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_118"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:993 %lshr_ln14_77 = lshr i128 %m1_0_load_38_read, i128 %zext_ln14_118

]]></Node>
<StgValue><ssdm name="lshr_ln14_77"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:994 %trunc_ln14_99 = trunc i128 %lshr_ln14_77

]]></Node>
<StgValue><ssdm name="trunc_ln14_99"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:995 %bitcast_ln14_114 = bitcast i64 %trunc_ln14_99

]]></Node>
<StgValue><ssdm name="bitcast_ln14_114"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:996 %zext_ln14_119 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_119"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:997 %lshr_ln14_78 = lshr i128 %m1_1_load_38_read, i128 %zext_ln14_119

]]></Node>
<StgValue><ssdm name="lshr_ln14_78"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:998 %trunc_ln14_100 = trunc i128 %lshr_ln14_78

]]></Node>
<StgValue><ssdm name="trunc_ln14_100"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:999 %bitcast_ln14_115 = bitcast i64 %trunc_ln14_100

]]></Node>
<StgValue><ssdm name="bitcast_ln14_115"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1000 %tmp_53 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_114, i64 %bitcast_ln14_115, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1016 %zext_ln14_120 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_120"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1017 %lshr_ln14_79 = lshr i128 %m1_0_load_39_read, i128 %zext_ln14_120

]]></Node>
<StgValue><ssdm name="lshr_ln14_79"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1018 %trunc_ln14_102 = trunc i128 %lshr_ln14_79

]]></Node>
<StgValue><ssdm name="trunc_ln14_102"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1019 %bitcast_ln14_117 = bitcast i64 %trunc_ln14_102

]]></Node>
<StgValue><ssdm name="bitcast_ln14_117"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1020 %zext_ln14_121 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_121"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1021 %lshr_ln14_80 = lshr i128 %m1_1_load_39_read, i128 %zext_ln14_121

]]></Node>
<StgValue><ssdm name="lshr_ln14_80"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1022 %trunc_ln14_103 = trunc i128 %lshr_ln14_80

]]></Node>
<StgValue><ssdm name="trunc_ln14_103"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1023 %bitcast_ln14_118 = bitcast i64 %trunc_ln14_103

]]></Node>
<StgValue><ssdm name="bitcast_ln14_118"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1024 %tmp_54 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_117, i64 %bitcast_ln14_118, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1194 %m2_1_load_14 = load i10 %m2_1_addr_14

]]></Node>
<StgValue><ssdm name="m2_1_load_14"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1195 %trunc_ln14_125 = trunc i128 %m2_1_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln14_125"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1220 %m2_1_load_15 = load i10 %m2_1_addr_15

]]></Node>
<StgValue><ssdm name="m2_1_load_15"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1221 %trunc_ln14_128 = trunc i128 %m2_1_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln14_128"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1243 %m2_1_addr_16 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="m2_1_addr_16"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1244 %m2_1_load_16 = load i10 %m2_1_addr_16

]]></Node>
<StgValue><ssdm name="m2_1_load_16"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1267 %m2_1_addr_17 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_60

]]></Node>
<StgValue><ssdm name="m2_1_addr_17"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1268 %m2_1_load_17 = load i10 %m2_1_addr_17

]]></Node>
<StgValue><ssdm name="m2_1_load_17"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1555 %tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1130" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:181 %mult_6 = dmul i64 %tmp_4, i64 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:182 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_6, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:207 %mult_7 = dmul i64 %tmp_5, i64 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:208 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_7, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:389 %bitcast_ln14_44 = bitcast i64 %trunc_ln14_44

]]></Node>
<StgValue><ssdm name="bitcast_ln14_44"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:415 %bitcast_ln14_47 = bitcast i64 %trunc_ln14_47

]]></Node>
<StgValue><ssdm name="bitcast_ln14_47"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:438 %m2_0_load_16 = load i10 %m2_0_addr_16

]]></Node>
<StgValue><ssdm name="m2_0_load_16"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:439 %tmp_17 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_16, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:464 %m2_0_load_17 = load i10 %m2_0_addr_17

]]></Node>
<StgValue><ssdm name="m2_0_load_17"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:465 %tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_17, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:489 %m2_0_addr_18 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_63

]]></Node>
<StgValue><ssdm name="m2_0_addr_18"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:490 %m2_0_load_18 = load i10 %m2_0_addr_18

]]></Node>
<StgValue><ssdm name="m2_0_load_18"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:515 %m2_0_addr_19 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_66

]]></Node>
<StgValue><ssdm name="m2_0_addr_19"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:516 %m2_0_load_19 = load i10 %m2_0_addr_19

]]></Node>
<StgValue><ssdm name="m2_0_load_19"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:828 %sext_ln14_13 = sext i7 %xor_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14_13"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:829 %zext_ln14_104 = zext i10 %sext_ln14_13

]]></Node>
<StgValue><ssdm name="zext_ln14_104"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:884 %bitcast_ln14_101 = bitcast i64 %trunc_ln14_86

]]></Node>
<StgValue><ssdm name="bitcast_ln14_101"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:908 %bitcast_ln14_104 = bitcast i64 %trunc_ln14_89

]]></Node>
<StgValue><ssdm name="bitcast_ln14_104"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1040 %zext_ln14_122 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_122"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1041 %lshr_ln14_81 = lshr i128 %m1_0_load_40_read, i128 %zext_ln14_122

]]></Node>
<StgValue><ssdm name="lshr_ln14_81"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1042 %trunc_ln14_105 = trunc i128 %lshr_ln14_81

]]></Node>
<StgValue><ssdm name="trunc_ln14_105"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1043 %bitcast_ln14_120 = bitcast i64 %trunc_ln14_105

]]></Node>
<StgValue><ssdm name="bitcast_ln14_120"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1044 %zext_ln14_123 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_123"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1045 %lshr_ln14_82 = lshr i128 %m1_1_load_40_read, i128 %zext_ln14_123

]]></Node>
<StgValue><ssdm name="lshr_ln14_82"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1046 %trunc_ln14_106 = trunc i128 %lshr_ln14_82

]]></Node>
<StgValue><ssdm name="trunc_ln14_106"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1047 %bitcast_ln14_121 = bitcast i64 %trunc_ln14_106

]]></Node>
<StgValue><ssdm name="bitcast_ln14_121"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1048 %tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_120, i64 %bitcast_ln14_121, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1064 %zext_ln14_124 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_124"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1065 %lshr_ln14_83 = lshr i128 %m1_0_load_41_read, i128 %zext_ln14_124

]]></Node>
<StgValue><ssdm name="lshr_ln14_83"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1066 %trunc_ln14_108 = trunc i128 %lshr_ln14_83

]]></Node>
<StgValue><ssdm name="trunc_ln14_108"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1067 %bitcast_ln14_123 = bitcast i64 %trunc_ln14_108

]]></Node>
<StgValue><ssdm name="bitcast_ln14_123"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1068 %zext_ln14_125 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_125"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1069 %lshr_ln14_84 = lshr i128 %m1_1_load_41_read, i128 %zext_ln14_125

]]></Node>
<StgValue><ssdm name="lshr_ln14_84"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1070 %trunc_ln14_109 = trunc i128 %lshr_ln14_84

]]></Node>
<StgValue><ssdm name="trunc_ln14_109"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1071 %bitcast_ln14_124 = bitcast i64 %trunc_ln14_109

]]></Node>
<StgValue><ssdm name="bitcast_ln14_124"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1072 %tmp_56 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_123, i64 %bitcast_ln14_124, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1088 %zext_ln14_126 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_126"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1089 %lshr_ln14_85 = lshr i128 %m1_0_load_42_read, i128 %zext_ln14_126

]]></Node>
<StgValue><ssdm name="lshr_ln14_85"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1090 %trunc_ln14_111 = trunc i128 %lshr_ln14_85

]]></Node>
<StgValue><ssdm name="trunc_ln14_111"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1091 %bitcast_ln14_126 = bitcast i64 %trunc_ln14_111

]]></Node>
<StgValue><ssdm name="bitcast_ln14_126"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1092 %zext_ln14_127 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_127"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1093 %lshr_ln14_86 = lshr i128 %m1_1_load_42_read, i128 %zext_ln14_127

]]></Node>
<StgValue><ssdm name="lshr_ln14_86"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1094 %trunc_ln14_112 = trunc i128 %lshr_ln14_86

]]></Node>
<StgValue><ssdm name="trunc_ln14_112"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1095 %bitcast_ln14_127 = bitcast i64 %trunc_ln14_112

]]></Node>
<StgValue><ssdm name="bitcast_ln14_127"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1096 %tmp_57 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_126, i64 %bitcast_ln14_127, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1112 %zext_ln14_128 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_128"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1113 %lshr_ln14_87 = lshr i128 %m1_0_load_43_read, i128 %zext_ln14_128

]]></Node>
<StgValue><ssdm name="lshr_ln14_87"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1114 %trunc_ln14_114 = trunc i128 %lshr_ln14_87

]]></Node>
<StgValue><ssdm name="trunc_ln14_114"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1115 %bitcast_ln14_129 = bitcast i64 %trunc_ln14_114

]]></Node>
<StgValue><ssdm name="bitcast_ln14_129"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1116 %zext_ln14_129 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_129"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1117 %lshr_ln14_88 = lshr i128 %m1_1_load_43_read, i128 %zext_ln14_129

]]></Node>
<StgValue><ssdm name="lshr_ln14_88"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1118 %trunc_ln14_115 = trunc i128 %lshr_ln14_88

]]></Node>
<StgValue><ssdm name="trunc_ln14_115"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1119 %bitcast_ln14_130 = bitcast i64 %trunc_ln14_115

]]></Node>
<StgValue><ssdm name="bitcast_ln14_130"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1120 %tmp_58 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_129, i64 %bitcast_ln14_130, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1136 %zext_ln14_130 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_130"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1137 %lshr_ln14_89 = lshr i128 %m1_0_load_44_read, i128 %zext_ln14_130

]]></Node>
<StgValue><ssdm name="lshr_ln14_89"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1138 %trunc_ln14_117 = trunc i128 %lshr_ln14_89

]]></Node>
<StgValue><ssdm name="trunc_ln14_117"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1244 %m2_1_load_16 = load i10 %m2_1_addr_16

]]></Node>
<StgValue><ssdm name="m2_1_load_16"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1245 %tmp_64 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_16, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1268 %m2_1_load_17 = load i10 %m2_1_addr_17

]]></Node>
<StgValue><ssdm name="m2_1_load_17"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1269 %tmp_66 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_1_load_17, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1577 %m2_1_addr_18 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_104

]]></Node>
<StgValue><ssdm name="m2_1_addr_18"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1578 %m2_1_load_18 = load i10 %m2_1_addr_18

]]></Node>
<StgValue><ssdm name="m2_1_load_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1205" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1206" st_id="11" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:233 %mult_8 = dmul i64 %tmp_6, i64 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="1207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:234 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_8, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1208" st_id="11" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:259 %mult_9 = dmul i64 %tmp_8, i64 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="1209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:260 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_9, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1210" st_id="11" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1211" st_id="11" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1212" st_id="11" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1213" st_id="11" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1214" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1215" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:440 %bitcast_ln14_50 = bitcast i64 %tmp_17

]]></Node>
<StgValue><ssdm name="bitcast_ln14_50"/></StgValue>
</operation>

<operation id="1217" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:466 %bitcast_ln14_53 = bitcast i64 %tmp_19

]]></Node>
<StgValue><ssdm name="bitcast_ln14_53"/></StgValue>
</operation>

<operation id="1219" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1220" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:490 %m2_0_load_18 = load i10 %m2_0_addr_18

]]></Node>
<StgValue><ssdm name="m2_0_load_18"/></StgValue>
</operation>

<operation id="1221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:491 %tmp_21 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_18, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1222" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:516 %m2_0_load_19 = load i10 %m2_0_addr_19

]]></Node>
<StgValue><ssdm name="m2_0_load_19"/></StgValue>
</operation>

<operation id="1223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:517 %tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_19, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:541 %m2_0_addr_20 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_70

]]></Node>
<StgValue><ssdm name="m2_0_addr_20"/></StgValue>
</operation>

<operation id="1225" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:542 %m2_0_load_20 = load i10 %m2_0_addr_20

]]></Node>
<StgValue><ssdm name="m2_0_load_20"/></StgValue>
</operation>

<operation id="1226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:567 %m2_0_addr_21 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_73

]]></Node>
<StgValue><ssdm name="m2_0_addr_21"/></StgValue>
</operation>

<operation id="1227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:568 %m2_0_load_21 = load i10 %m2_0_addr_21

]]></Node>
<StgValue><ssdm name="m2_0_load_21"/></StgValue>
</operation>

<operation id="1228" st_id="11" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1229" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1230" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:932 %bitcast_ln14_107 = bitcast i64 %trunc_ln14_92

]]></Node>
<StgValue><ssdm name="bitcast_ln14_107"/></StgValue>
</operation>

<operation id="1232" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:956 %bitcast_ln14_110 = bitcast i64 %trunc_ln14_95

]]></Node>
<StgValue><ssdm name="bitcast_ln14_110"/></StgValue>
</operation>

<operation id="1234" st_id="11" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1139 %bitcast_ln14_132 = bitcast i64 %trunc_ln14_117

]]></Node>
<StgValue><ssdm name="bitcast_ln14_132"/></StgValue>
</operation>

<operation id="1236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1140 %zext_ln14_131 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_131"/></StgValue>
</operation>

<operation id="1237" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1141 %lshr_ln14_90 = lshr i128 %m1_1_load_44_read, i128 %zext_ln14_131

]]></Node>
<StgValue><ssdm name="lshr_ln14_90"/></StgValue>
</operation>

<operation id="1238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1142 %trunc_ln14_118 = trunc i128 %lshr_ln14_90

]]></Node>
<StgValue><ssdm name="trunc_ln14_118"/></StgValue>
</operation>

<operation id="1239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1143 %bitcast_ln14_133 = bitcast i64 %trunc_ln14_118

]]></Node>
<StgValue><ssdm name="bitcast_ln14_133"/></StgValue>
</operation>

<operation id="1240" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1144 %tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_132, i64 %bitcast_ln14_133, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1160 %zext_ln14_132 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_132"/></StgValue>
</operation>

<operation id="1242" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1161 %lshr_ln14_91 = lshr i128 %m1_0_load_45_read, i128 %zext_ln14_132

]]></Node>
<StgValue><ssdm name="lshr_ln14_91"/></StgValue>
</operation>

<operation id="1243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1162 %trunc_ln14_120 = trunc i128 %lshr_ln14_91

]]></Node>
<StgValue><ssdm name="trunc_ln14_120"/></StgValue>
</operation>

<operation id="1244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1163 %bitcast_ln14_135 = bitcast i64 %trunc_ln14_120

]]></Node>
<StgValue><ssdm name="bitcast_ln14_135"/></StgValue>
</operation>

<operation id="1245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1164 %zext_ln14_133 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_133"/></StgValue>
</operation>

<operation id="1246" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1165 %lshr_ln14_92 = lshr i128 %m1_1_load_45_read, i128 %zext_ln14_133

]]></Node>
<StgValue><ssdm name="lshr_ln14_92"/></StgValue>
</operation>

<operation id="1247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1166 %trunc_ln14_121 = trunc i128 %lshr_ln14_92

]]></Node>
<StgValue><ssdm name="trunc_ln14_121"/></StgValue>
</operation>

<operation id="1248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1167 %bitcast_ln14_136 = bitcast i64 %trunc_ln14_121

]]></Node>
<StgValue><ssdm name="bitcast_ln14_136"/></StgValue>
</operation>

<operation id="1249" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1168 %tmp_60 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_135, i64 %bitcast_ln14_136, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1184 %zext_ln14_134 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_134"/></StgValue>
</operation>

<operation id="1251" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1185 %lshr_ln14_93 = lshr i128 %m1_0_load_46_read, i128 %zext_ln14_134

]]></Node>
<StgValue><ssdm name="lshr_ln14_93"/></StgValue>
</operation>

<operation id="1252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1186 %trunc_ln14_123 = trunc i128 %lshr_ln14_93

]]></Node>
<StgValue><ssdm name="trunc_ln14_123"/></StgValue>
</operation>

<operation id="1253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1187 %bitcast_ln14_138 = bitcast i64 %trunc_ln14_123

]]></Node>
<StgValue><ssdm name="bitcast_ln14_138"/></StgValue>
</operation>

<operation id="1254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1188 %zext_ln14_135 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_135"/></StgValue>
</operation>

<operation id="1255" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1189 %lshr_ln14_94 = lshr i128 %m1_1_load_46_read, i128 %zext_ln14_135

]]></Node>
<StgValue><ssdm name="lshr_ln14_94"/></StgValue>
</operation>

<operation id="1256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1190 %trunc_ln14_124 = trunc i128 %lshr_ln14_94

]]></Node>
<StgValue><ssdm name="trunc_ln14_124"/></StgValue>
</operation>

<operation id="1257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1191 %bitcast_ln14_139 = bitcast i64 %trunc_ln14_124

]]></Node>
<StgValue><ssdm name="bitcast_ln14_139"/></StgValue>
</operation>

<operation id="1258" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1192 %tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_138, i64 %bitcast_ln14_139, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1208 %zext_ln14_136 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_136"/></StgValue>
</operation>

<operation id="1260" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1209 %lshr_ln14_95 = lshr i128 %m1_0_load_47_read, i128 %zext_ln14_136

]]></Node>
<StgValue><ssdm name="lshr_ln14_95"/></StgValue>
</operation>

<operation id="1261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1210 %trunc_ln14_126 = trunc i128 %lshr_ln14_95

]]></Node>
<StgValue><ssdm name="trunc_ln14_126"/></StgValue>
</operation>

<operation id="1262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1211 %bitcast_ln14_141 = bitcast i64 %trunc_ln14_126

]]></Node>
<StgValue><ssdm name="bitcast_ln14_141"/></StgValue>
</operation>

<operation id="1263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1212 %zext_ln14_137 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_137"/></StgValue>
</operation>

<operation id="1264" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1213 %lshr_ln14_96 = lshr i128 %m1_1_load_47_read, i128 %zext_ln14_137

]]></Node>
<StgValue><ssdm name="lshr_ln14_96"/></StgValue>
</operation>

<operation id="1265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1214 %trunc_ln14_127 = trunc i128 %lshr_ln14_96

]]></Node>
<StgValue><ssdm name="trunc_ln14_127"/></StgValue>
</operation>

<operation id="1266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1215 %bitcast_ln14_142 = bitcast i64 %trunc_ln14_127

]]></Node>
<StgValue><ssdm name="bitcast_ln14_142"/></StgValue>
</operation>

<operation id="1267" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1216 %tmp_62 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_141, i64 %bitcast_ln14_142, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1234 %zext_ln14_139 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_139"/></StgValue>
</operation>

<operation id="1269" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1235 %lshr_ln14_97 = lshr i128 %m1_0_load_48_read, i128 %zext_ln14_139

]]></Node>
<StgValue><ssdm name="lshr_ln14_97"/></StgValue>
</operation>

<operation id="1270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1236 %trunc_ln14_129 = trunc i128 %lshr_ln14_97

]]></Node>
<StgValue><ssdm name="trunc_ln14_129"/></StgValue>
</operation>

<operation id="1271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1237 %bitcast_ln14_144 = bitcast i64 %trunc_ln14_129

]]></Node>
<StgValue><ssdm name="bitcast_ln14_144"/></StgValue>
</operation>

<operation id="1272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1238 %zext_ln14_140 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_140"/></StgValue>
</operation>

<operation id="1273" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1239 %lshr_ln14_98 = lshr i128 %m1_1_load_48_read, i128 %zext_ln14_140

]]></Node>
<StgValue><ssdm name="lshr_ln14_98"/></StgValue>
</operation>

<operation id="1274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1240 %trunc_ln14_130 = trunc i128 %lshr_ln14_98

]]></Node>
<StgValue><ssdm name="trunc_ln14_130"/></StgValue>
</operation>

<operation id="1275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1241 %bitcast_ln14_145 = bitcast i64 %trunc_ln14_130

]]></Node>
<StgValue><ssdm name="bitcast_ln14_145"/></StgValue>
</operation>

<operation id="1276" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1242 %tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_144, i64 %bitcast_ln14_145, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1277" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1578 %m2_1_load_18 = load i10 %m2_1_addr_18

]]></Node>
<StgValue><ssdm name="m2_1_load_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1278" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:28 %sum = dadd i64 %mult, i64 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:29 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:285 %mult_10 = dmul i64 %tmp_10, i64 %bitcast_ln14_32

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:286 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_10, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:311 %mult_11 = dmul i64 %tmp_11, i64 %bitcast_ln14_35

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:312 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_11, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1285" st_id="12" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1286" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1287" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1288" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1289" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:492 %bitcast_ln14_56 = bitcast i64 %tmp_21

]]></Node>
<StgValue><ssdm name="bitcast_ln14_56"/></StgValue>
</operation>

<operation id="1291" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:518 %bitcast_ln14_59 = bitcast i64 %tmp_23

]]></Node>
<StgValue><ssdm name="bitcast_ln14_59"/></StgValue>
</operation>

<operation id="1293" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1294" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:542 %m2_0_load_20 = load i10 %m2_0_addr_20

]]></Node>
<StgValue><ssdm name="m2_0_load_20"/></StgValue>
</operation>

<operation id="1295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:543 %tmp_25 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_20, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1296" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:568 %m2_0_load_21 = load i10 %m2_0_addr_21

]]></Node>
<StgValue><ssdm name="m2_0_load_21"/></StgValue>
</operation>

<operation id="1297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:569 %tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_21, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:593 %m2_0_addr_22 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_76

]]></Node>
<StgValue><ssdm name="m2_0_addr_22"/></StgValue>
</operation>

<operation id="1299" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:594 %m2_0_load_22 = load i10 %m2_0_addr_22

]]></Node>
<StgValue><ssdm name="m2_0_load_22"/></StgValue>
</operation>

<operation id="1300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:619 %m2_0_addr_23 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_79

]]></Node>
<StgValue><ssdm name="m2_0_addr_23"/></StgValue>
</operation>

<operation id="1301" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:620 %m2_0_load_23 = load i10 %m2_0_addr_23

]]></Node>
<StgValue><ssdm name="m2_0_load_23"/></StgValue>
</operation>

<operation id="1302" st_id="12" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1303" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1304" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1305" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1306" st_id="12" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:980 %bitcast_ln14_113 = bitcast i64 %trunc_ln14_98

]]></Node>
<StgValue><ssdm name="bitcast_ln14_113"/></StgValue>
</operation>

<operation id="1308" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1004 %bitcast_ln14_116 = bitcast i64 %trunc_ln14_101

]]></Node>
<StgValue><ssdm name="bitcast_ln14_116"/></StgValue>
</operation>

<operation id="1310" st_id="12" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1258 %zext_ln14_141 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_141"/></StgValue>
</operation>

<operation id="1312" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1259 %lshr_ln14_99 = lshr i128 %m1_0_load_49_read, i128 %zext_ln14_141

]]></Node>
<StgValue><ssdm name="lshr_ln14_99"/></StgValue>
</operation>

<operation id="1313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1260 %trunc_ln14_131 = trunc i128 %lshr_ln14_99

]]></Node>
<StgValue><ssdm name="trunc_ln14_131"/></StgValue>
</operation>

<operation id="1314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1261 %bitcast_ln14_147 = bitcast i64 %trunc_ln14_131

]]></Node>
<StgValue><ssdm name="bitcast_ln14_147"/></StgValue>
</operation>

<operation id="1315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1262 %zext_ln14_142 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_142"/></StgValue>
</operation>

<operation id="1316" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1263 %lshr_ln14_100 = lshr i128 %m1_1_load_49_read, i128 %zext_ln14_142

]]></Node>
<StgValue><ssdm name="lshr_ln14_100"/></StgValue>
</operation>

<operation id="1317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1264 %trunc_ln14_132 = trunc i128 %lshr_ln14_100

]]></Node>
<StgValue><ssdm name="trunc_ln14_132"/></StgValue>
</operation>

<operation id="1318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1265 %bitcast_ln14_148 = bitcast i64 %trunc_ln14_132

]]></Node>
<StgValue><ssdm name="bitcast_ln14_148"/></StgValue>
</operation>

<operation id="1319" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1266 %tmp_65 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_147, i64 %bitcast_ln14_148, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1282 %zext_ln14_143 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_143"/></StgValue>
</operation>

<operation id="1321" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1283 %lshr_ln14_101 = lshr i128 %m1_0_load_50_read, i128 %zext_ln14_143

]]></Node>
<StgValue><ssdm name="lshr_ln14_101"/></StgValue>
</operation>

<operation id="1322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1284 %trunc_ln14_133 = trunc i128 %lshr_ln14_101

]]></Node>
<StgValue><ssdm name="trunc_ln14_133"/></StgValue>
</operation>

<operation id="1323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1285 %bitcast_ln14_150 = bitcast i64 %trunc_ln14_133

]]></Node>
<StgValue><ssdm name="bitcast_ln14_150"/></StgValue>
</operation>

<operation id="1324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1286 %zext_ln14_144 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_144"/></StgValue>
</operation>

<operation id="1325" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1287 %lshr_ln14_102 = lshr i128 %m1_1_load_50_read, i128 %zext_ln14_144

]]></Node>
<StgValue><ssdm name="lshr_ln14_102"/></StgValue>
</operation>

<operation id="1326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1288 %trunc_ln14_134 = trunc i128 %lshr_ln14_102

]]></Node>
<StgValue><ssdm name="trunc_ln14_134"/></StgValue>
</operation>

<operation id="1327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1289 %bitcast_ln14_151 = bitcast i64 %trunc_ln14_134

]]></Node>
<StgValue><ssdm name="bitcast_ln14_151"/></StgValue>
</operation>

<operation id="1328" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1290 %tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_150, i64 %bitcast_ln14_151, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1304 %zext_ln14_145 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_145"/></StgValue>
</operation>

<operation id="1330" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1305 %lshr_ln14_103 = lshr i128 %m1_0_load_51_read, i128 %zext_ln14_145

]]></Node>
<StgValue><ssdm name="lshr_ln14_103"/></StgValue>
</operation>

<operation id="1331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1306 %trunc_ln14_135 = trunc i128 %lshr_ln14_103

]]></Node>
<StgValue><ssdm name="trunc_ln14_135"/></StgValue>
</operation>

<operation id="1332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1307 %bitcast_ln14_153 = bitcast i64 %trunc_ln14_135

]]></Node>
<StgValue><ssdm name="bitcast_ln14_153"/></StgValue>
</operation>

<operation id="1333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1308 %zext_ln14_146 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_146"/></StgValue>
</operation>

<operation id="1334" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1309 %lshr_ln14_104 = lshr i128 %m1_1_load_51_read, i128 %zext_ln14_146

]]></Node>
<StgValue><ssdm name="lshr_ln14_104"/></StgValue>
</operation>

<operation id="1335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1310 %trunc_ln14_136 = trunc i128 %lshr_ln14_104

]]></Node>
<StgValue><ssdm name="trunc_ln14_136"/></StgValue>
</operation>

<operation id="1336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1311 %bitcast_ln14_154 = bitcast i64 %trunc_ln14_136

]]></Node>
<StgValue><ssdm name="bitcast_ln14_154"/></StgValue>
</operation>

<operation id="1337" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1312 %tmp_69 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_153, i64 %bitcast_ln14_154, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1326 %zext_ln14_147 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_147"/></StgValue>
</operation>

<operation id="1339" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1327 %lshr_ln14_105 = lshr i128 %m1_0_load_52_read, i128 %zext_ln14_147

]]></Node>
<StgValue><ssdm name="lshr_ln14_105"/></StgValue>
</operation>

<operation id="1340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1328 %trunc_ln14_137 = trunc i128 %lshr_ln14_105

]]></Node>
<StgValue><ssdm name="trunc_ln14_137"/></StgValue>
</operation>

<operation id="1341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1329 %bitcast_ln14_156 = bitcast i64 %trunc_ln14_137

]]></Node>
<StgValue><ssdm name="bitcast_ln14_156"/></StgValue>
</operation>

<operation id="1342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1330 %zext_ln14_148 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_148"/></StgValue>
</operation>

<operation id="1343" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1331 %lshr_ln14_106 = lshr i128 %m1_1_load_52_read, i128 %zext_ln14_148

]]></Node>
<StgValue><ssdm name="lshr_ln14_106"/></StgValue>
</operation>

<operation id="1344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1332 %trunc_ln14_138 = trunc i128 %lshr_ln14_106

]]></Node>
<StgValue><ssdm name="trunc_ln14_138"/></StgValue>
</operation>

<operation id="1345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1333 %bitcast_ln14_157 = bitcast i64 %trunc_ln14_138

]]></Node>
<StgValue><ssdm name="bitcast_ln14_157"/></StgValue>
</operation>

<operation id="1346" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1334 %tmp_71 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_156, i64 %bitcast_ln14_157, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1348 %zext_ln14_149 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_149"/></StgValue>
</operation>

<operation id="1348" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1349 %lshr_ln14_107 = lshr i128 %m1_0_load_53_read, i128 %zext_ln14_149

]]></Node>
<StgValue><ssdm name="lshr_ln14_107"/></StgValue>
</operation>

<operation id="1349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1350 %trunc_ln14_139 = trunc i128 %lshr_ln14_107

]]></Node>
<StgValue><ssdm name="trunc_ln14_139"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1350" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:337 %mult_12 = dmul i64 %tmp_12, i64 %bitcast_ln14_38

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:338 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_12, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:364 %mult_13 = dmul i64 %tmp_13, i64 %bitcast_ln14_41

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:365 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_13, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:544 %bitcast_ln14_62 = bitcast i64 %tmp_25

]]></Node>
<StgValue><ssdm name="bitcast_ln14_62"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:570 %bitcast_ln14_65 = bitcast i64 %tmp_27

]]></Node>
<StgValue><ssdm name="bitcast_ln14_65"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:594 %m2_0_load_22 = load i10 %m2_0_addr_22

]]></Node>
<StgValue><ssdm name="m2_0_load_22"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:595 %tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_22, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:620 %m2_0_load_23 = load i10 %m2_0_addr_23

]]></Node>
<StgValue><ssdm name="m2_0_load_23"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:621 %tmp_31 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_23, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:645 %m2_0_addr_24 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_82

]]></Node>
<StgValue><ssdm name="m2_0_addr_24"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:646 %m2_0_load_24 = load i10 %m2_0_addr_24

]]></Node>
<StgValue><ssdm name="m2_0_load_24"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:671 %m2_0_addr_25 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_85

]]></Node>
<StgValue><ssdm name="m2_0_addr_25"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:672 %m2_0_load_25 = load i10 %m2_0_addr_25

]]></Node>
<StgValue><ssdm name="m2_0_load_25"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:860 %mult_32 = dmul i64 %tmp_47, i64 %bitcast_ln14_98

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:861 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_32, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1028 %bitcast_ln14_119 = bitcast i64 %trunc_ln14_104

]]></Node>
<StgValue><ssdm name="bitcast_ln14_119"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1052 %bitcast_ln14_122 = bitcast i64 %trunc_ln14_107

]]></Node>
<StgValue><ssdm name="bitcast_ln14_122"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1351 %bitcast_ln14_159 = bitcast i64 %trunc_ln14_139

]]></Node>
<StgValue><ssdm name="bitcast_ln14_159"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1352 %zext_ln14_150 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_150"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1353 %lshr_ln14_108 = lshr i128 %m1_1_load_53_read, i128 %zext_ln14_150

]]></Node>
<StgValue><ssdm name="lshr_ln14_108"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1354 %trunc_ln14_140 = trunc i128 %lshr_ln14_108

]]></Node>
<StgValue><ssdm name="trunc_ln14_140"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1355 %bitcast_ln14_160 = bitcast i64 %trunc_ln14_140

]]></Node>
<StgValue><ssdm name="bitcast_ln14_160"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1356 %tmp_73 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_159, i64 %bitcast_ln14_160, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1370 %zext_ln14_151 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_151"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1371 %lshr_ln14_109 = lshr i128 %m1_0_load_54_read, i128 %zext_ln14_151

]]></Node>
<StgValue><ssdm name="lshr_ln14_109"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1372 %trunc_ln14_141 = trunc i128 %lshr_ln14_109

]]></Node>
<StgValue><ssdm name="trunc_ln14_141"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1373 %bitcast_ln14_162 = bitcast i64 %trunc_ln14_141

]]></Node>
<StgValue><ssdm name="bitcast_ln14_162"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1374 %zext_ln14_152 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_152"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1375 %lshr_ln14_110 = lshr i128 %m1_1_load_54_read, i128 %zext_ln14_152

]]></Node>
<StgValue><ssdm name="lshr_ln14_110"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1376 %trunc_ln14_142 = trunc i128 %lshr_ln14_110

]]></Node>
<StgValue><ssdm name="trunc_ln14_142"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1377 %bitcast_ln14_163 = bitcast i64 %trunc_ln14_142

]]></Node>
<StgValue><ssdm name="bitcast_ln14_163"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1378 %tmp_75 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_162, i64 %bitcast_ln14_163, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1392 %zext_ln14_153 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_153"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1393 %lshr_ln14_111 = lshr i128 %m1_0_load_55_read, i128 %zext_ln14_153

]]></Node>
<StgValue><ssdm name="lshr_ln14_111"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1394 %trunc_ln14_143 = trunc i128 %lshr_ln14_111

]]></Node>
<StgValue><ssdm name="trunc_ln14_143"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1395 %bitcast_ln14_165 = bitcast i64 %trunc_ln14_143

]]></Node>
<StgValue><ssdm name="bitcast_ln14_165"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1396 %zext_ln14_154 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_154"/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1397 %lshr_ln14_112 = lshr i128 %m1_1_load_55_read, i128 %zext_ln14_154

]]></Node>
<StgValue><ssdm name="lshr_ln14_112"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1398 %trunc_ln14_144 = trunc i128 %lshr_ln14_112

]]></Node>
<StgValue><ssdm name="trunc_ln14_144"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1399 %bitcast_ln14_166 = bitcast i64 %trunc_ln14_144

]]></Node>
<StgValue><ssdm name="bitcast_ln14_166"/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1400 %tmp_77 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_165, i64 %bitcast_ln14_166, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1414 %zext_ln14_155 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_155"/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1415 %lshr_ln14_113 = lshr i128 %m1_0_load_56_read, i128 %zext_ln14_155

]]></Node>
<StgValue><ssdm name="lshr_ln14_113"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1416 %trunc_ln14_145 = trunc i128 %lshr_ln14_113

]]></Node>
<StgValue><ssdm name="trunc_ln14_145"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1417 %bitcast_ln14_168 = bitcast i64 %trunc_ln14_145

]]></Node>
<StgValue><ssdm name="bitcast_ln14_168"/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1418 %zext_ln14_156 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_156"/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1419 %lshr_ln14_114 = lshr i128 %m1_1_load_56_read, i128 %zext_ln14_156

]]></Node>
<StgValue><ssdm name="lshr_ln14_114"/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1420 %trunc_ln14_146 = trunc i128 %lshr_ln14_114

]]></Node>
<StgValue><ssdm name="trunc_ln14_146"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1421 %bitcast_ln14_169 = bitcast i64 %trunc_ln14_146

]]></Node>
<StgValue><ssdm name="bitcast_ln14_169"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1422 %tmp_79 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_168, i64 %bitcast_ln14_169, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1436 %zext_ln14_157 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_157"/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1437 %lshr_ln14_115 = lshr i128 %m1_0_load_57_read, i128 %zext_ln14_157

]]></Node>
<StgValue><ssdm name="lshr_ln14_115"/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1438 %trunc_ln14_147 = trunc i128 %lshr_ln14_115

]]></Node>
<StgValue><ssdm name="trunc_ln14_147"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1439 %bitcast_ln14_171 = bitcast i64 %trunc_ln14_147

]]></Node>
<StgValue><ssdm name="bitcast_ln14_171"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1440 %zext_ln14_158 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_158"/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1441 %lshr_ln14_116 = lshr i128 %m1_1_load_57_read, i128 %zext_ln14_158

]]></Node>
<StgValue><ssdm name="lshr_ln14_116"/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1442 %trunc_ln14_148 = trunc i128 %lshr_ln14_116

]]></Node>
<StgValue><ssdm name="trunc_ln14_148"/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1443 %bitcast_ln14_172 = bitcast i64 %trunc_ln14_148

]]></Node>
<StgValue><ssdm name="bitcast_ln14_172"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1444 %tmp_81 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_171, i64 %bitcast_ln14_172, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1427" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1428" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:390 %mult_14 = dmul i64 %tmp_14, i64 %bitcast_ln14_44

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="1429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:391 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_14, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1430" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:416 %mult_15 = dmul i64 %tmp_15, i64 %bitcast_ln14_47

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="1431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:417 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_15, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1432" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1433" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1434" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1435" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1436" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1437" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:596 %bitcast_ln14_68 = bitcast i64 %tmp_29

]]></Node>
<StgValue><ssdm name="bitcast_ln14_68"/></StgValue>
</operation>

<operation id="1439" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:622 %bitcast_ln14_71 = bitcast i64 %tmp_31

]]></Node>
<StgValue><ssdm name="bitcast_ln14_71"/></StgValue>
</operation>

<operation id="1441" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1442" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:646 %m2_0_load_24 = load i10 %m2_0_addr_24

]]></Node>
<StgValue><ssdm name="m2_0_load_24"/></StgValue>
</operation>

<operation id="1443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:647 %tmp_33 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_24, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1444" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:672 %m2_0_load_25 = load i10 %m2_0_addr_25

]]></Node>
<StgValue><ssdm name="m2_0_load_25"/></StgValue>
</operation>

<operation id="1445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:673 %tmp = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_25, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:697 %m2_0_addr_26 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_88

]]></Node>
<StgValue><ssdm name="m2_0_addr_26"/></StgValue>
</operation>

<operation id="1447" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:698 %m2_0_load_26 = load i10 %m2_0_addr_26

]]></Node>
<StgValue><ssdm name="m2_0_load_26"/></StgValue>
</operation>

<operation id="1448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:723 %m2_0_addr_27 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_91

]]></Node>
<StgValue><ssdm name="m2_0_addr_27"/></StgValue>
</operation>

<operation id="1449" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:724 %m2_0_load_27 = load i10 %m2_0_addr_27

]]></Node>
<StgValue><ssdm name="m2_0_load_27"/></StgValue>
</operation>

<operation id="1450" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:885 %mult_33 = dmul i64 %tmp_48, i64 %bitcast_ln14_101

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="1451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:886 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_33, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1452" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:909 %mult_34 = dmul i64 %tmp_49, i64 %bitcast_ln14_104

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="1453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:910 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_34, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1454" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1455" st_id="14" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1456" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1457" st_id="14" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1458" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1459" st_id="14" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1076 %bitcast_ln14_125 = bitcast i64 %trunc_ln14_110

]]></Node>
<StgValue><ssdm name="bitcast_ln14_125"/></StgValue>
</operation>

<operation id="1461" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1100 %bitcast_ln14_128 = bitcast i64 %trunc_ln14_113

]]></Node>
<StgValue><ssdm name="bitcast_ln14_128"/></StgValue>
</operation>

<operation id="1463" st_id="14" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1458 %zext_ln14_159 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_159"/></StgValue>
</operation>

<operation id="1465" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1459 %lshr_ln14_117 = lshr i128 %m1_0_load_58_read, i128 %zext_ln14_159

]]></Node>
<StgValue><ssdm name="lshr_ln14_117"/></StgValue>
</operation>

<operation id="1466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1460 %trunc_ln14_149 = trunc i128 %lshr_ln14_117

]]></Node>
<StgValue><ssdm name="trunc_ln14_149"/></StgValue>
</operation>

<operation id="1467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1461 %bitcast_ln14_174 = bitcast i64 %trunc_ln14_149

]]></Node>
<StgValue><ssdm name="bitcast_ln14_174"/></StgValue>
</operation>

<operation id="1468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1462 %zext_ln14_160 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_160"/></StgValue>
</operation>

<operation id="1469" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1463 %lshr_ln14_118 = lshr i128 %m1_1_load_58_read, i128 %zext_ln14_160

]]></Node>
<StgValue><ssdm name="lshr_ln14_118"/></StgValue>
</operation>

<operation id="1470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1464 %trunc_ln14_150 = trunc i128 %lshr_ln14_118

]]></Node>
<StgValue><ssdm name="trunc_ln14_150"/></StgValue>
</operation>

<operation id="1471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1465 %bitcast_ln14_175 = bitcast i64 %trunc_ln14_150

]]></Node>
<StgValue><ssdm name="bitcast_ln14_175"/></StgValue>
</operation>

<operation id="1472" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1466 %tmp_83 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_174, i64 %bitcast_ln14_175, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1480 %zext_ln14_161 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_161"/></StgValue>
</operation>

<operation id="1474" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1481 %lshr_ln14_119 = lshr i128 %m1_0_load_59_read, i128 %zext_ln14_161

]]></Node>
<StgValue><ssdm name="lshr_ln14_119"/></StgValue>
</operation>

<operation id="1475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1482 %trunc_ln14_151 = trunc i128 %lshr_ln14_119

]]></Node>
<StgValue><ssdm name="trunc_ln14_151"/></StgValue>
</operation>

<operation id="1476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1483 %bitcast_ln14_177 = bitcast i64 %trunc_ln14_151

]]></Node>
<StgValue><ssdm name="bitcast_ln14_177"/></StgValue>
</operation>

<operation id="1477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1484 %zext_ln14_162 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_162"/></StgValue>
</operation>

<operation id="1478" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1485 %lshr_ln14_120 = lshr i128 %m1_1_load_59_read, i128 %zext_ln14_162

]]></Node>
<StgValue><ssdm name="lshr_ln14_120"/></StgValue>
</operation>

<operation id="1479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1486 %trunc_ln14_152 = trunc i128 %lshr_ln14_120

]]></Node>
<StgValue><ssdm name="trunc_ln14_152"/></StgValue>
</operation>

<operation id="1480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1487 %bitcast_ln14_178 = bitcast i64 %trunc_ln14_152

]]></Node>
<StgValue><ssdm name="bitcast_ln14_178"/></StgValue>
</operation>

<operation id="1481" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1488 %tmp_85 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_177, i64 %bitcast_ln14_178, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1502 %zext_ln14_163 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_163"/></StgValue>
</operation>

<operation id="1483" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1503 %lshr_ln14_121 = lshr i128 %m1_0_load_60_read, i128 %zext_ln14_163

]]></Node>
<StgValue><ssdm name="lshr_ln14_121"/></StgValue>
</operation>

<operation id="1484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1504 %trunc_ln14_153 = trunc i128 %lshr_ln14_121

]]></Node>
<StgValue><ssdm name="trunc_ln14_153"/></StgValue>
</operation>

<operation id="1485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1505 %bitcast_ln14_180 = bitcast i64 %trunc_ln14_153

]]></Node>
<StgValue><ssdm name="bitcast_ln14_180"/></StgValue>
</operation>

<operation id="1486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1506 %zext_ln14_164 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_164"/></StgValue>
</operation>

<operation id="1487" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1507 %lshr_ln14_122 = lshr i128 %m1_1_load_60_read, i128 %zext_ln14_164

]]></Node>
<StgValue><ssdm name="lshr_ln14_122"/></StgValue>
</operation>

<operation id="1488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1508 %trunc_ln14_154 = trunc i128 %lshr_ln14_122

]]></Node>
<StgValue><ssdm name="trunc_ln14_154"/></StgValue>
</operation>

<operation id="1489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1509 %bitcast_ln14_181 = bitcast i64 %trunc_ln14_154

]]></Node>
<StgValue><ssdm name="bitcast_ln14_181"/></StgValue>
</operation>

<operation id="1490" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1510 %tmp_87 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_180, i64 %bitcast_ln14_181, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1524 %zext_ln14_165 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_165"/></StgValue>
</operation>

<operation id="1492" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1525 %lshr_ln14_123 = lshr i128 %m1_0_load_61_read, i128 %zext_ln14_165

]]></Node>
<StgValue><ssdm name="lshr_ln14_123"/></StgValue>
</operation>

<operation id="1493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1526 %trunc_ln14_155 = trunc i128 %lshr_ln14_123

]]></Node>
<StgValue><ssdm name="trunc_ln14_155"/></StgValue>
</operation>

<operation id="1494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1527 %bitcast_ln14_183 = bitcast i64 %trunc_ln14_155

]]></Node>
<StgValue><ssdm name="bitcast_ln14_183"/></StgValue>
</operation>

<operation id="1495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1528 %zext_ln14_166 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_166"/></StgValue>
</operation>

<operation id="1496" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1529 %lshr_ln14_124 = lshr i128 %m1_1_load_61_read, i128 %zext_ln14_166

]]></Node>
<StgValue><ssdm name="lshr_ln14_124"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1530 %trunc_ln14_156 = trunc i128 %lshr_ln14_124

]]></Node>
<StgValue><ssdm name="trunc_ln14_156"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1531 %bitcast_ln14_184 = bitcast i64 %trunc_ln14_156

]]></Node>
<StgValue><ssdm name="bitcast_ln14_184"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1532 %tmp_89 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_183, i64 %bitcast_ln14_184, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1546 %zext_ln14_167 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_167"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1547 %lshr_ln14_125 = lshr i128 %m1_0_load_62_read, i128 %zext_ln14_167

]]></Node>
<StgValue><ssdm name="lshr_ln14_125"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1548 %trunc_ln14_157 = trunc i128 %lshr_ln14_125

]]></Node>
<StgValue><ssdm name="trunc_ln14_157"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1503" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1504" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:441 %mult_16 = dmul i64 %tmp_16, i64 %bitcast_ln14_50

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="1505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:442 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_16, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1506" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:467 %mult_17 = dmul i64 %tmp_18, i64 %bitcast_ln14_53

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="1507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:468 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_17, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1508" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1509" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1510" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1511" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1512" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1513" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:648 %bitcast_ln14_74 = bitcast i64 %tmp_33

]]></Node>
<StgValue><ssdm name="bitcast_ln14_74"/></StgValue>
</operation>

<operation id="1515" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:674 %bitcast_ln14_77 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln14_77"/></StgValue>
</operation>

<operation id="1517" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1518" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:698 %m2_0_load_26 = load i10 %m2_0_addr_26

]]></Node>
<StgValue><ssdm name="m2_0_load_26"/></StgValue>
</operation>

<operation id="1519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:699 %tmp_36 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_26, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1520" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:724 %m2_0_load_27 = load i10 %m2_0_addr_27

]]></Node>
<StgValue><ssdm name="m2_0_load_27"/></StgValue>
</operation>

<operation id="1521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:725 %tmp_38 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_27, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:749 %m2_0_addr_28 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_94

]]></Node>
<StgValue><ssdm name="m2_0_addr_28"/></StgValue>
</operation>

<operation id="1523" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:750 %m2_0_load_28 = load i10 %m2_0_addr_28

]]></Node>
<StgValue><ssdm name="m2_0_load_28"/></StgValue>
</operation>

<operation id="1524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:775 %m2_0_addr_29 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_97

]]></Node>
<StgValue><ssdm name="m2_0_addr_29"/></StgValue>
</operation>

<operation id="1525" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:776 %m2_0_load_29 = load i10 %m2_0_addr_29

]]></Node>
<StgValue><ssdm name="m2_0_load_29"/></StgValue>
</operation>

<operation id="1526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:827 %and_ln14_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_46, i6 0

]]></Node>
<StgValue><ssdm name="and_ln14_6"/></StgValue>
</operation>

<operation id="1527" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:933 %mult_35 = dmul i64 %tmp_50, i64 %bitcast_ln14_107

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="1528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:934 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_35, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1529" st_id="15" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:957 %mult_36 = dmul i64 %tmp_51, i64 %bitcast_ln14_110

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="1530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:958 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_36, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1531" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1532" st_id="15" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1533" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1534" st_id="15" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1535" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1536" st_id="15" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1124 %bitcast_ln14_131 = bitcast i64 %trunc_ln14_116

]]></Node>
<StgValue><ssdm name="bitcast_ln14_131"/></StgValue>
</operation>

<operation id="1538" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1148 %bitcast_ln14_134 = bitcast i64 %trunc_ln14_119

]]></Node>
<StgValue><ssdm name="bitcast_ln14_134"/></StgValue>
</operation>

<operation id="1540" st_id="15" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1549 %bitcast_ln14_186 = bitcast i64 %trunc_ln14_157

]]></Node>
<StgValue><ssdm name="bitcast_ln14_186"/></StgValue>
</operation>

<operation id="1542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1550 %zext_ln14_168 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_168"/></StgValue>
</operation>

<operation id="1543" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1551 %lshr_ln14_126 = lshr i128 %m1_1_load_62_read, i128 %zext_ln14_168

]]></Node>
<StgValue><ssdm name="lshr_ln14_126"/></StgValue>
</operation>

<operation id="1544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1552 %trunc_ln14_158 = trunc i128 %lshr_ln14_126

]]></Node>
<StgValue><ssdm name="trunc_ln14_158"/></StgValue>
</operation>

<operation id="1545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1553 %bitcast_ln14_187 = bitcast i64 %trunc_ln14_158

]]></Node>
<StgValue><ssdm name="bitcast_ln14_187"/></StgValue>
</operation>

<operation id="1546" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1554 %tmp_91 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_186, i64 %bitcast_ln14_187, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1568 %zext_ln14_169 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_169"/></StgValue>
</operation>

<operation id="1548" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1569 %lshr_ln14_127 = lshr i128 %m1_0_load_63_read, i128 %zext_ln14_169

]]></Node>
<StgValue><ssdm name="lshr_ln14_127"/></StgValue>
</operation>

<operation id="1549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1570 %trunc_ln14_159 = trunc i128 %lshr_ln14_127

]]></Node>
<StgValue><ssdm name="trunc_ln14_159"/></StgValue>
</operation>

<operation id="1550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1571 %bitcast_ln14_189 = bitcast i64 %trunc_ln14_159

]]></Node>
<StgValue><ssdm name="bitcast_ln14_189"/></StgValue>
</operation>

<operation id="1551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1572 %zext_ln14_170 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_170"/></StgValue>
</operation>

<operation id="1552" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1573 %lshr_ln14_128 = lshr i128 %m1_1_load_63_read, i128 %zext_ln14_170

]]></Node>
<StgValue><ssdm name="lshr_ln14_128"/></StgValue>
</operation>

<operation id="1553" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1574 %trunc_ln14_160 = trunc i128 %lshr_ln14_128

]]></Node>
<StgValue><ssdm name="trunc_ln14_160"/></StgValue>
</operation>

<operation id="1554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1575 %bitcast_ln14_190 = bitcast i64 %trunc_ln14_160

]]></Node>
<StgValue><ssdm name="bitcast_ln14_190"/></StgValue>
</operation>

<operation id="1555" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:1576 %tmp_93 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_189, i64 %bitcast_ln14_190, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1579 %zext_ln14_171 = zext i7 %and_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_171"/></StgValue>
</operation>

<operation id="1557" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1580 %lshr_ln14_129 = lshr i128 %m2_1_load_18, i128 %zext_ln14_171

]]></Node>
<StgValue><ssdm name="lshr_ln14_129"/></StgValue>
</operation>

<operation id="1558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:1581 %trunc_ln14_161 = trunc i128 %lshr_ln14_129

]]></Node>
<StgValue><ssdm name="trunc_ln14_161"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1560" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln9 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="1561" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1562" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:493 %mult_18 = dmul i64 %tmp_20, i64 %bitcast_ln14_56

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="1563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:494 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_18, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1564" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:519 %mult_19 = dmul i64 %tmp_22, i64 %bitcast_ln14_59

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="1565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:520 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_19, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1566" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1567" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1568" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1569" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1570" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1571" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:700 %bitcast_ln14_80 = bitcast i64 %tmp_36

]]></Node>
<StgValue><ssdm name="bitcast_ln14_80"/></StgValue>
</operation>

<operation id="1573" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:726 %bitcast_ln14_83 = bitcast i64 %tmp_38

]]></Node>
<StgValue><ssdm name="bitcast_ln14_83"/></StgValue>
</operation>

<operation id="1575" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1576" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:750 %m2_0_load_28 = load i10 %m2_0_addr_28

]]></Node>
<StgValue><ssdm name="m2_0_load_28"/></StgValue>
</operation>

<operation id="1577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:751 %tmp_40 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_28, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1578" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:776 %m2_0_load_29 = load i10 %m2_0_addr_29

]]></Node>
<StgValue><ssdm name="m2_0_load_29"/></StgValue>
</operation>

<operation id="1579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:777 %tmp_42 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_29, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:801 %m2_0_addr_30 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_101

]]></Node>
<StgValue><ssdm name="m2_0_addr_30"/></StgValue>
</operation>

<operation id="1581" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:802 %m2_0_load_30 = load i10 %m2_0_addr_30

]]></Node>
<StgValue><ssdm name="m2_0_load_30"/></StgValue>
</operation>

<operation id="1582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:830 %m2_0_addr_31 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_104

]]></Node>
<StgValue><ssdm name="m2_0_addr_31"/></StgValue>
</operation>

<operation id="1583" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:831 %m2_0_load_31 = load i10 %m2_0_addr_31

]]></Node>
<StgValue><ssdm name="m2_0_load_31"/></StgValue>
</operation>

<operation id="1584" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:981 %mult_37 = dmul i64 %tmp_52, i64 %bitcast_ln14_113

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:982 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_37, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1586" st_id="16" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1005 %mult_38 = dmul i64 %tmp_53, i64 %bitcast_ln14_116

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1006 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_38, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1588" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1589" st_id="16" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1590" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1591" st_id="16" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1592" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1593" st_id="16" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1172 %bitcast_ln14_137 = bitcast i64 %trunc_ln14_122

]]></Node>
<StgValue><ssdm name="bitcast_ln14_137"/></StgValue>
</operation>

<operation id="1595" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1196 %bitcast_ln14_140 = bitcast i64 %trunc_ln14_125

]]></Node>
<StgValue><ssdm name="bitcast_ln14_140"/></StgValue>
</operation>

<operation id="1597" st_id="16" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:1590 %zext_ln17 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="1599" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.191:1593 %add_ln17_2 = add i11 %zext_ln17, i11 %trunc_ln17_1_read

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="1600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1594 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln17_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1601" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15137.exit:0 %store_ln9 = store i7 %add_ln9, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="1602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15137.exit:1 %br_ln9 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1603" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:54 %sum_1 = dadd i64 %sum, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="1604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:55 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1605" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:545 %mult_20 = dmul i64 %tmp_24, i64 %bitcast_ln14_62

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="1606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:546 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_20, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1607" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:571 %mult_21 = dmul i64 %tmp_26, i64 %bitcast_ln14_65

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="1608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:572 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_21, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1609" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1610" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1611" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1612" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1613" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1614" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1615" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:752 %bitcast_ln14_86 = bitcast i64 %tmp_40

]]></Node>
<StgValue><ssdm name="bitcast_ln14_86"/></StgValue>
</operation>

<operation id="1616" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:778 %bitcast_ln14_89 = bitcast i64 %tmp_42

]]></Node>
<StgValue><ssdm name="bitcast_ln14_89"/></StgValue>
</operation>

<operation id="1618" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1619" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:802 %m2_0_load_30 = load i10 %m2_0_addr_30

]]></Node>
<StgValue><ssdm name="m2_0_load_30"/></StgValue>
</operation>

<operation id="1620" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:803 %tmp_44 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %m2_0_load_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1621" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:831 %m2_0_load_31 = load i10 %m2_0_addr_31

]]></Node>
<StgValue><ssdm name="m2_0_load_31"/></StgValue>
</operation>

<operation id="1622" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1029 %mult_39 = dmul i64 %tmp_54, i64 %bitcast_ln14_119

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1623" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1030 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_39, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1624" st_id="17" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1053 %mult_40 = dmul i64 %tmp_55, i64 %bitcast_ln14_122

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1625" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1054 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_40, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1626" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1627" st_id="17" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1628" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1629" st_id="17" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1630" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1631" st_id="17" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1222 %bitcast_ln14_143 = bitcast i64 %trunc_ln14_128

]]></Node>
<StgValue><ssdm name="bitcast_ln14_143"/></StgValue>
</operation>

<operation id="1633" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1634" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1246 %bitcast_ln14_146 = bitcast i64 %tmp_64

]]></Node>
<StgValue><ssdm name="bitcast_ln14_146"/></StgValue>
</operation>

<operation id="1635" st_id="17" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1636" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1637" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:597 %mult_22 = dmul i64 %tmp_28, i64 %bitcast_ln14_68

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="1638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:598 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_22, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1639" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:623 %mult_23 = dmul i64 %tmp_30, i64 %bitcast_ln14_71

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="1640" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:624 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_23, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1641" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1642" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1643" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1644" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1645" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1646" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1647" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:804 %bitcast_ln14_92 = bitcast i64 %tmp_44

]]></Node>
<StgValue><ssdm name="bitcast_ln14_92"/></StgValue>
</operation>

<operation id="1648" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1649" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1077 %mult_41 = dmul i64 %tmp_56, i64 %bitcast_ln14_125

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1078 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_41, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1651" st_id="18" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1101 %mult_42 = dmul i64 %tmp_57, i64 %bitcast_ln14_128

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1652" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1102 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_42, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1653" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1654" st_id="18" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1655" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1656" st_id="18" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1657" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1658" st_id="18" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1659" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1270 %bitcast_ln14_149 = bitcast i64 %tmp_66

]]></Node>
<StgValue><ssdm name="bitcast_ln14_149"/></StgValue>
</operation>

<operation id="1660" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1661" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1292 %bitcast_ln14_152 = bitcast i64 %tmp_68

]]></Node>
<StgValue><ssdm name="bitcast_ln14_152"/></StgValue>
</operation>

<operation id="1662" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1663" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1314 %bitcast_ln14_155 = bitcast i64 %tmp_70

]]></Node>
<StgValue><ssdm name="bitcast_ln14_155"/></StgValue>
</operation>

<operation id="1664" st_id="18" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1665" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1666" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:649 %mult_24 = dmul i64 %tmp_32, i64 %bitcast_ln14_74

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="1667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:650 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_24, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1668" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:675 %mult_25 = dmul i64 %tmp_34, i64 %bitcast_ln14_77

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="1669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:676 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_25, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1670" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1671" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1672" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1673" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1674" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1675" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1125 %mult_43 = dmul i64 %tmp_58, i64 %bitcast_ln14_131

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1676" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1126 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_43, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1677" st_id="19" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1149 %mult_44 = dmul i64 %tmp_59, i64 %bitcast_ln14_134

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1150 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_44, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1679" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1680" st_id="19" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1681" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1682" st_id="19" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1683" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1684" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1685" st_id="19" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1686" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1336 %bitcast_ln14_158 = bitcast i64 %tmp_72

]]></Node>
<StgValue><ssdm name="bitcast_ln14_158"/></StgValue>
</operation>

<operation id="1687" st_id="19" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1358 %bitcast_ln14_161 = bitcast i64 %tmp_74

]]></Node>
<StgValue><ssdm name="bitcast_ln14_161"/></StgValue>
</operation>

<operation id="1689" st_id="19" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1690" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:701 %mult_26 = dmul i64 %tmp_35, i64 %bitcast_ln14_80

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:702 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_26, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:727 %mult_27 = dmul i64 %tmp_37, i64 %bitcast_ln14_83

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:728 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_27, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1697" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1698" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1173 %mult_45 = dmul i64 %tmp_60, i64 %bitcast_ln14_137

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1174 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_45, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1700" st_id="20" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1197 %mult_46 = dmul i64 %tmp_61, i64 %bitcast_ln14_140

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1198 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_46, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1702" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1703" st_id="20" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1704" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1707" st_id="20" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1708" st_id="20" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1709" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1380 %bitcast_ln14_164 = bitcast i64 %tmp_76

]]></Node>
<StgValue><ssdm name="bitcast_ln14_164"/></StgValue>
</operation>

<operation id="1710" st_id="20" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1711" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1402 %bitcast_ln14_167 = bitcast i64 %tmp_78

]]></Node>
<StgValue><ssdm name="bitcast_ln14_167"/></StgValue>
</operation>

<operation id="1712" st_id="20" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1713" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1714" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:753 %mult_28 = dmul i64 %tmp_39, i64 %bitcast_ln14_86

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="1715" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:754 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_28, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1716" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:779 %mult_29 = dmul i64 %tmp_41, i64 %bitcast_ln14_89

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="1717" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:780 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_29, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1718" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1719" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1223 %mult_47 = dmul i64 %tmp_62, i64 %bitcast_ln14_143

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1224 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_47, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1721" st_id="21" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1247 %mult_48 = dmul i64 %tmp_63, i64 %bitcast_ln14_146

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1722" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1248 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_48, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1723" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1724" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1725" st_id="21" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1726" st_id="21" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1727" st_id="21" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1728" st_id="21" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1729" st_id="21" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1424 %bitcast_ln14_170 = bitcast i64 %tmp_80

]]></Node>
<StgValue><ssdm name="bitcast_ln14_170"/></StgValue>
</operation>

<operation id="1731" st_id="21" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1446 %bitcast_ln14_173 = bitcast i64 %tmp_82

]]></Node>
<StgValue><ssdm name="bitcast_ln14_173"/></StgValue>
</operation>

<operation id="1733" st_id="21" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1734" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:80 %sum_2 = dadd i64 %sum_1, i64 %mult_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="1735" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:81 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1736" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:805 %mult_30 = dmul i64 %tmp_43, i64 %bitcast_ln14_92

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="1737" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:806 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_30, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1738" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1271 %mult_49 = dmul i64 %tmp_65, i64 %bitcast_ln14_149

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1739" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1272 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_49, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1740" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1293 %mult_50 = dmul i64 %tmp_67, i64 %bitcast_ln14_152

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1741" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1294 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_50, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1742" st_id="22" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1315 %mult_51 = dmul i64 %tmp_69, i64 %bitcast_ln14_155

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1743" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1316 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_51, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1744" st_id="22" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1745" st_id="22" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1746" st_id="22" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1747" st_id="22" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1748" st_id="22" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1749" st_id="22" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1750" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1468 %bitcast_ln14_176 = bitcast i64 %tmp_84

]]></Node>
<StgValue><ssdm name="bitcast_ln14_176"/></StgValue>
</operation>

<operation id="1751" st_id="22" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1752" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1490 %bitcast_ln14_179 = bitcast i64 %tmp_86

]]></Node>
<StgValue><ssdm name="bitcast_ln14_179"/></StgValue>
</operation>

<operation id="1753" st_id="22" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1754" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1755" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:816 %zext_ln14_102 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_102"/></StgValue>
</operation>

<operation id="1756" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:817 %lshr_ln14_62 = lshr i128 %m1_0_load_31_read, i128 %zext_ln14_102

]]></Node>
<StgValue><ssdm name="lshr_ln14_62"/></StgValue>
</operation>

<operation id="1757" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:818 %trunc_ln14_78 = trunc i128 %lshr_ln14_62

]]></Node>
<StgValue><ssdm name="trunc_ln14_78"/></StgValue>
</operation>

<operation id="1758" st_id="23" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1337 %mult_52 = dmul i64 %tmp_71, i64 %bitcast_ln14_158

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1759" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1338 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_52, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1760" st_id="23" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1359 %mult_53 = dmul i64 %tmp_73, i64 %bitcast_ln14_161

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1761" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1360 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_53, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1762" st_id="23" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1763" st_id="23" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1764" st_id="23" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1765" st_id="23" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1766" st_id="23" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1767" st_id="23" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1768" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1512 %bitcast_ln14_182 = bitcast i64 %tmp_88

]]></Node>
<StgValue><ssdm name="bitcast_ln14_182"/></StgValue>
</operation>

<operation id="1769" st_id="23" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1770" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1534 %bitcast_ln14_185 = bitcast i64 %tmp_90

]]></Node>
<StgValue><ssdm name="bitcast_ln14_185"/></StgValue>
</operation>

<operation id="1771" st_id="23" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="1772" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1773" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:819 %bitcast_ln14_93 = bitcast i64 %trunc_ln14_78

]]></Node>
<StgValue><ssdm name="bitcast_ln14_93"/></StgValue>
</operation>

<operation id="1774" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:820 %zext_ln14_103 = zext i7 %zext_ln14_15_read

]]></Node>
<StgValue><ssdm name="zext_ln14_103"/></StgValue>
</operation>

<operation id="1775" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:821 %lshr_ln14_63 = lshr i128 %m1_1_load_31_read, i128 %zext_ln14_103

]]></Node>
<StgValue><ssdm name="lshr_ln14_63"/></StgValue>
</operation>

<operation id="1776" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:822 %trunc_ln14_79 = trunc i128 %lshr_ln14_63

]]></Node>
<StgValue><ssdm name="trunc_ln14_79"/></StgValue>
</operation>

<operation id="1777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:823 %bitcast_ln14_94 = bitcast i64 %trunc_ln14_79

]]></Node>
<StgValue><ssdm name="bitcast_ln14_94"/></StgValue>
</operation>

<operation id="1778" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.191:824 %tmp_45 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_93, i64 %bitcast_ln14_94, i1 %tmp_260_read

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1779" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.191:832 %zext_ln14_105 = zext i7 %and_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_105"/></StgValue>
</operation>

<operation id="1780" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:833 %lshr_ln14_64 = lshr i128 %m2_0_load_31, i128 %zext_ln14_105

]]></Node>
<StgValue><ssdm name="lshr_ln14_64"/></StgValue>
</operation>

<operation id="1781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.191:834 %trunc_ln14_80 = trunc i128 %lshr_ln14_64

]]></Node>
<StgValue><ssdm name="trunc_ln14_80"/></StgValue>
</operation>

<operation id="1782" st_id="24" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1381 %mult_54 = dmul i64 %tmp_75, i64 %bitcast_ln14_164

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1382 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_54, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1784" st_id="24" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1403 %mult_55 = dmul i64 %tmp_77, i64 %bitcast_ln14_167

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1785" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1404 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_55, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1786" st_id="24" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1787" st_id="24" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1788" st_id="24" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1789" st_id="24" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1790" st_id="24" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1791" st_id="24" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1792" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1556 %bitcast_ln14_188 = bitcast i64 %tmp_92

]]></Node>
<StgValue><ssdm name="bitcast_ln14_188"/></StgValue>
</operation>

<operation id="1793" st_id="24" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1794" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1582 %bitcast_ln14_191 = bitcast i64 %trunc_ln14_161

]]></Node>
<StgValue><ssdm name="bitcast_ln14_191"/></StgValue>
</operation>

<operation id="1795" st_id="24" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="1796" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1797" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:835 %bitcast_ln14_95 = bitcast i64 %trunc_ln14_80

]]></Node>
<StgValue><ssdm name="bitcast_ln14_95"/></StgValue>
</operation>

<operation id="1798" st_id="25" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1799" st_id="25" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1425 %mult_56 = dmul i64 %tmp_79, i64 %bitcast_ln14_170

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1426 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_56, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1801" st_id="25" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1447 %mult_57 = dmul i64 %tmp_81, i64 %bitcast_ln14_173

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1802" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1448 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_57, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1803" st_id="25" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1804" st_id="25" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1805" st_id="25" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1806" st_id="25" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1807" st_id="25" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1808" st_id="25" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="1809" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1810" st_id="26" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1811" st_id="26" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1469 %mult_58 = dmul i64 %tmp_83, i64 %bitcast_ln14_176

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1812" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1470 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_58, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1813" st_id="26" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1491 %mult_59 = dmul i64 %tmp_85, i64 %bitcast_ln14_179

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1814" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1492 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_59, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1815" st_id="26" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1816" st_id="26" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1817" st_id="26" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1818" st_id="26" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1819" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:107 %sum_3 = dadd i64 %sum_2, i64 %mult_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1820" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:108 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_3, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="1821" st_id="27" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1822" st_id="27" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1513 %mult_60 = dmul i64 %tmp_87, i64 %bitcast_ln14_182

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1823" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1514 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_60, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1824" st_id="27" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1535 %mult_61 = dmul i64 %tmp_89, i64 %bitcast_ln14_185

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1825" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1536 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_61, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1826" st_id="27" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1827" st_id="27" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1828" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1829" st_id="28" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1830" st_id="28" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1557 %mult_62 = dmul i64 %tmp_91, i64 %bitcast_ln14_188

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="1831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1558 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_62, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="1832" st_id="28" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1583 %mult_63 = dmul i64 %tmp_93, i64 %bitcast_ln14_191

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>

<operation id="1833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1584 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_63, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1834" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1835" st_id="29" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:836 %mult_31 = dmul i64 %tmp_45, i64 %bitcast_ln14_95

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="1836" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:837 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_31, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1837" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1838" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1839" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:133 %sum_4 = dadd i64 %sum_3, i64 %mult_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:134 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1841" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1842" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1843" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1844" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1845" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:159 %sum_5 = dadd i64 %sum_4, i64 %mult_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1846" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:160 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1847" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1848" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1849" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1850" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1851" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:185 %sum_6 = dadd i64 %sum_5, i64 %mult_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1852" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:186 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1853" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1854" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1855" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1856" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1857" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:211 %sum_7 = dadd i64 %sum_6, i64 %mult_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1858" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:212 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_7, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1859" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1860" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1861" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1862" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1863" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:237 %sum_8 = dadd i64 %sum_7, i64 %mult_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1864" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:238 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1865" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1866" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1867" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1868" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1869" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:263 %sum_9 = dadd i64 %sum_8, i64 %mult_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1870" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:264 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_9, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1871" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1872" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1873" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1874" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1875" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:289 %sum_10 = dadd i64 %sum_9, i64 %mult_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="1876" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:290 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_10, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1877" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1878" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1879" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1880" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1881" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:315 %sum_11 = dadd i64 %sum_10, i64 %mult_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="1882" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:316 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_11, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1883" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1884" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1885" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1886" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1887" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:341 %sum_12 = dadd i64 %sum_11, i64 %mult_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="1888" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:342 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_12, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1889" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1890" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1891" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1892" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1893" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:368 %sum_13 = dadd i64 %sum_12, i64 %mult_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="1894" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:369 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_13, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1895" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1896" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1897" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1898" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1899" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:394 %sum_14 = dadd i64 %sum_13, i64 %mult_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="1900" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:395 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_14, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1901" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1902" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1903" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1904" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1905" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:420 %sum_15 = dadd i64 %sum_14, i64 %mult_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="1906" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:421 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_15, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1907" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1908" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1909" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1910" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1911" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:445 %sum_16 = dadd i64 %sum_15, i64 %mult_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="1912" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:446 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_16, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1913" st_id="93" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1914" st_id="94" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1915" st_id="95" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1916" st_id="96" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1917" st_id="97" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:471 %sum_17 = dadd i64 %sum_16, i64 %mult_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="1918" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:472 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_17, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1919" st_id="98" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1920" st_id="99" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1921" st_id="100" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1922" st_id="101" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1923" st_id="102" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:497 %sum_18 = dadd i64 %sum_17, i64 %mult_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="1924" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:498 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_18, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1925" st_id="103" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1926" st_id="104" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1927" st_id="105" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1928" st_id="106" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="1929" st_id="107" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:523 %sum_19 = dadd i64 %sum_18, i64 %mult_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="1930" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:524 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_19, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="1931" st_id="108" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="1932" st_id="109" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="1933" st_id="110" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="1934" st_id="111" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="1935" st_id="112" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:549 %sum_20 = dadd i64 %sum_19, i64 %mult_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="1936" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:550 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_20, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="1937" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="1938" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="1939" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="1940" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="1941" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:575 %sum_21 = dadd i64 %sum_20, i64 %mult_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="1942" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:576 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_21, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="1943" st_id="118" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="1944" st_id="119" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="1945" st_id="120" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="1946" st_id="121" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="1947" st_id="122" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:601 %sum_22 = dadd i64 %sum_21, i64 %mult_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="1948" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:602 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_22, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="1949" st_id="123" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="1950" st_id="124" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="1951" st_id="125" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="1952" st_id="126" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="1953" st_id="127" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:627 %sum_23 = dadd i64 %sum_22, i64 %mult_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="1954" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:628 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_23, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="1955" st_id="128" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="1956" st_id="129" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="1957" st_id="130" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="1958" st_id="131" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="1959" st_id="132" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:653 %sum_24 = dadd i64 %sum_23, i64 %mult_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="1960" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:654 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_24, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="1961" st_id="133" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="1962" st_id="134" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="1963" st_id="135" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="1964" st_id="136" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="1965" st_id="137" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:679 %sum_25 = dadd i64 %sum_24, i64 %mult_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="1966" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:680 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_25, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="1967" st_id="138" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="1968" st_id="139" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="1969" st_id="140" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="1970" st_id="141" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="1971" st_id="142" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:705 %sum_26 = dadd i64 %sum_25, i64 %mult_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="1972" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:706 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_26, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="1973" st_id="143" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="1974" st_id="144" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="1975" st_id="145" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="1976" st_id="146" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="1977" st_id="147" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:731 %sum_27 = dadd i64 %sum_26, i64 %mult_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="1978" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:732 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_27, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="1979" st_id="148" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="1980" st_id="149" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="1981" st_id="150" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="1982" st_id="151" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="1983" st_id="152" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:757 %sum_28 = dadd i64 %sum_27, i64 %mult_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="1984" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:758 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_28, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="1985" st_id="153" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="1986" st_id="154" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="1987" st_id="155" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="1988" st_id="156" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="1989" st_id="157" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:783 %sum_29 = dadd i64 %sum_28, i64 %mult_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="1990" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:784 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_29, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="1991" st_id="158" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="1992" st_id="159" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="1993" st_id="160" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="1994" st_id="161" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="1995" st_id="162" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:809 %sum_30 = dadd i64 %sum_29, i64 %mult_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1996" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:810 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_30, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="1997" st_id="163" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="1998" st_id="164" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="1999" st_id="165" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="2000" st_id="166" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="2001" st_id="167" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:840 %sum_31 = dadd i64 %sum_30, i64 %mult_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="2002" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:841 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_31, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="2003" st_id="168" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="2004" st_id="169" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="2005" st_id="170" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="2006" st_id="171" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="2007" st_id="172" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:864 %sum_32 = dadd i64 %sum_31, i64 %mult_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="2008" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:865 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_32, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="2009" st_id="173" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="2010" st_id="174" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="2011" st_id="175" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="2012" st_id="176" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="2013" st_id="177" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:889 %sum_33 = dadd i64 %sum_32, i64 %mult_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="2014" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:890 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_33, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="2015" st_id="178" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="2016" st_id="179" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="2017" st_id="180" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="2018" st_id="181" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="2019" st_id="182" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:913 %sum_34 = dadd i64 %sum_33, i64 %mult_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="2020" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:914 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_34, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="2021" st_id="183" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="2022" st_id="184" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="2023" st_id="185" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="2024" st_id="186" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="2025" st_id="187" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:937 %sum_35 = dadd i64 %sum_34, i64 %mult_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2026" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:938 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_35, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="2027" st_id="188" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="2028" st_id="189" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="2029" st_id="190" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="2030" st_id="191" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="2031" st_id="192" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:961 %sum_36 = dadd i64 %sum_35, i64 %mult_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2032" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:962 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_36, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="2033" st_id="193" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="2034" st_id="194" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="2035" st_id="195" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="2036" st_id="196" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="2037" st_id="197" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:985 %sum_37 = dadd i64 %sum_36, i64 %mult_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2038" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:986 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_37, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="2039" st_id="198" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="2040" st_id="199" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="2041" st_id="200" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="2042" st_id="201" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="2043" st_id="202" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1009 %sum_38 = dadd i64 %sum_37, i64 %mult_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2044" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1010 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_38, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="2045" st_id="203" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="2046" st_id="204" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="2047" st_id="205" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="2048" st_id="206" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="2049" st_id="207" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1033 %sum_39 = dadd i64 %sum_38, i64 %mult_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2050" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1034 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_39, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="2051" st_id="208" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="2052" st_id="209" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="2053" st_id="210" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="2054" st_id="211" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="2055" st_id="212" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1057 %sum_40 = dadd i64 %sum_39, i64 %mult_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="2056" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1058 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_40, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="2057" st_id="213" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="2058" st_id="214" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="2059" st_id="215" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="2060" st_id="216" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="2061" st_id="217" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1081 %sum_41 = dadd i64 %sum_40, i64 %mult_41

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="2062" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1082 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_41, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="2063" st_id="218" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="2064" st_id="219" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="2065" st_id="220" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="2066" st_id="221" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="2067" st_id="222" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1105 %sum_42 = dadd i64 %sum_41, i64 %mult_42

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="2068" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1106 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_42, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="2069" st_id="223" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="2070" st_id="224" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="2071" st_id="225" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="2072" st_id="226" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="2073" st_id="227" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1129 %sum_43 = dadd i64 %sum_42, i64 %mult_43

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="2074" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1130 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_43, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="2075" st_id="228" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="2076" st_id="229" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="2077" st_id="230" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="2078" st_id="231" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="2079" st_id="232" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1153 %sum_44 = dadd i64 %sum_43, i64 %mult_44

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="2080" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1154 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_44, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="2081" st_id="233" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="2082" st_id="234" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="2083" st_id="235" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="2084" st_id="236" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="2085" st_id="237" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1177 %sum_45 = dadd i64 %sum_44, i64 %mult_45

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="2086" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1178 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_45, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="2087" st_id="238" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="2088" st_id="239" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="2089" st_id="240" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="2090" st_id="241" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="2091" st_id="242" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1201 %sum_46 = dadd i64 %sum_45, i64 %mult_46

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="2092" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1202 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_46, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="2093" st_id="243" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="2094" st_id="244" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="2095" st_id="245" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="2096" st_id="246" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="2097" st_id="247" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1227 %sum_47 = dadd i64 %sum_46, i64 %mult_47

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="2098" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1228 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_47, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="2099" st_id="248" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="2100" st_id="249" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="2101" st_id="250" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="2102" st_id="251" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="2103" st_id="252" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1251 %sum_48 = dadd i64 %sum_47, i64 %mult_48

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="2104" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1252 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_48, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="2105" st_id="253" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="2106" st_id="254" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="2107" st_id="255" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="2108" st_id="256" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="2109" st_id="257" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1275 %sum_49 = dadd i64 %sum_48, i64 %mult_49

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="2110" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1276 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_49, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="2111" st_id="258" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="2112" st_id="259" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="2113" st_id="260" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="2114" st_id="261" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="2115" st_id="262" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1297 %sum_50 = dadd i64 %sum_49, i64 %mult_50

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="2116" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1298 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_50, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="2117" st_id="263" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="2118" st_id="264" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="2119" st_id="265" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="2120" st_id="266" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="2121" st_id="267" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1319 %sum_51 = dadd i64 %sum_50, i64 %mult_51

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="2122" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1320 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_51, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="2123" st_id="268" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="2124" st_id="269" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="2125" st_id="270" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="2126" st_id="271" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="2127" st_id="272" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1341 %sum_52 = dadd i64 %sum_51, i64 %mult_52

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="2128" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1342 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_52, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="2129" st_id="273" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="2130" st_id="274" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="2131" st_id="275" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="2132" st_id="276" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="2133" st_id="277" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1363 %sum_53 = dadd i64 %sum_52, i64 %mult_53

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="2134" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1364 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_53, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="2135" st_id="278" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="2136" st_id="279" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="2137" st_id="280" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="2138" st_id="281" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="2139" st_id="282" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1385 %sum_54 = dadd i64 %sum_53, i64 %mult_54

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="2140" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1386 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_54, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="2141" st_id="283" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="2142" st_id="284" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="2143" st_id="285" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="2144" st_id="286" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="2145" st_id="287" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1407 %sum_55 = dadd i64 %sum_54, i64 %mult_55

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="2146" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1408 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_55, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="2147" st_id="288" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="2148" st_id="289" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="2149" st_id="290" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="2150" st_id="291" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="2151" st_id="292" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1429 %sum_56 = dadd i64 %sum_55, i64 %mult_56

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="2152" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1430 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_56, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="2153" st_id="293" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="2154" st_id="294" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="2155" st_id="295" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="2156" st_id="296" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="2157" st_id="297" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1451 %sum_57 = dadd i64 %sum_56, i64 %mult_57

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="2158" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1452 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_57, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="2159" st_id="298" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="2160" st_id="299" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="2161" st_id="300" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="2162" st_id="301" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="2163" st_id="302" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1473 %sum_58 = dadd i64 %sum_57, i64 %mult_58

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="2164" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1474 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_58, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="2165" st_id="303" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="2166" st_id="304" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="2167" st_id="305" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="2168" st_id="306" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="2169" st_id="307" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1495 %sum_59 = dadd i64 %sum_58, i64 %mult_59

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="2170" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1496 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_59, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="2171" st_id="308" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="2172" st_id="309" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="2173" st_id="310" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="2174" st_id="311" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="2175" st_id="312" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1517 %sum_60 = dadd i64 %sum_59, i64 %mult_60

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="2176" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1518 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_60, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="2177" st_id="313" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="2178" st_id="314" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="2179" st_id="315" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="2180" st_id="316" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="2181" st_id="317" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1539 %sum_61 = dadd i64 %sum_60, i64 %mult_61

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="2182" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1540 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_61, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="2183" st_id="318" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="2184" st_id="319" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2672" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0">
<![CDATA[
for.inc19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="2185" st_id="320" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="2186" st_id="321" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2187" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.191:1596 %zext_ln17_1 = zext i10 %add_ln17_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="2188" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx15137.case.0:0 %prod_0_addr = getelementptr i128 %prod_0, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="prod_0_addr"/></StgValue>
</operation>

<operation id="2189" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.0:1 %prod_0_load = load i10 %prod_0_addr

]]></Node>
<StgValue><ssdm name="prod_0_load"/></StgValue>
</operation>

<operation id="2190" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx15137.case.1:0 %prod_1_addr = getelementptr i128 %prod_1, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="prod_1_addr"/></StgValue>
</operation>

<operation id="2191" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.1:1 %prod_1_load = load i10 %prod_1_addr

]]></Node>
<StgValue><ssdm name="prod_1_load"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="2192" st_id="322" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1561 %sum_62 = dadd i64 %sum_61, i64 %mult_62

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2193" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1562 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_62, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="2194" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.0:1 %prod_0_load = load i10 %prod_0_addr

]]></Node>
<StgValue><ssdm name="prod_0_load"/></StgValue>
</operation>

<operation id="2195" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="10">
<![CDATA[
arrayidx15137.case.1:1 %prod_1_load = load i10 %prod_1_addr

]]></Node>
<StgValue><ssdm name="prod_1_load"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="2196" st_id="323" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="2197" st_id="324" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="2198" st_id="325" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="2199" st_id="326" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="2200" st_id="327" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1587 %sum_63 = dadd i64 %sum_62, i64 %mult_63

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="2201" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1588 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_63, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="2202" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1598 %bitcast_ln17 = bitcast i64 %sum_63

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">
</state>

<state id="329" st_id="330">
</state>

<state id="330" st_id="331">
</state>

<state id="331" st_id="332">
</state>

<state id="332" st_id="333">
</state>

<state id="333" st_id="334">
</state>

<state id="334" st_id="335">
</state>

<state id="335" st_id="336">

<operation id="2203" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:5 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_131

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="2204" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:6 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="2205" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:7 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="2206" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:8 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2207" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:9 %rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend206"/></StgValue>
</operation>

<operation id="2208" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:10 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="2209" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:26 %rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend204"/></StgValue>
</operation>

<operation id="2210" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:27 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="2211" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:30 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="2212" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:31 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="2213" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:32 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 64, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2214" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:33 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="2215" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:34 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="2216" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:52 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="2217" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:53 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="2218" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:56 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="2219" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:57 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="2220" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:58 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 128, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2221" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:59 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="2222" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:60 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="2223" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:78 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="2224" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:79 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="2225" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:82 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="2226" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:83 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="2227" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:84 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 192, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2228" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:85 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="2229" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:86 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="2230" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:105 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="2231" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:106 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="2232" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:109 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="2233" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:110 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="2234" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:111 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 256, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2235" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:112 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="2236" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:113 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="2237" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:131 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="2238" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:132 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="2239" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:135 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="2240" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:136 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="2241" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:137 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 320, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2242" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:138 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="2243" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:139 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="2244" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:157 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="2245" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:158 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="2246" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:161 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="2247" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:162 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="2248" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:163 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 384, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2249" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:164 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="2250" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:165 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="2251" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:183 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="2252" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:184 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="2253" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:187 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="2254" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:188 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="2255" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:189 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 448, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2256" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:190 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="2257" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:191 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="2258" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:209 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="2259" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:210 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="2260" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:213 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="2261" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:214 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="2262" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:215 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 512, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2263" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:216 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="2264" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:217 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="2265" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:235 %rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend150"/></StgValue>
</operation>

<operation id="2266" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:236 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="2267" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:239 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="2268" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:240 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="2269" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:241 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 576, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2270" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:242 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="2271" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:243 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="2272" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:261 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="2273" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:262 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="2274" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:265 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="2275" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:266 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="2276" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:267 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 640, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2277" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:268 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="2278" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:269 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="2279" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:287 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="2280" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:288 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="2281" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:291 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="2282" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:292 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="2283" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:293 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 704, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2284" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:294 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="2285" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:295 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="2286" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:313 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="2287" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:314 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="2288" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:317 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="2289" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:318 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="2290" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:319 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 768, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2291" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:320 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="2292" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:321 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="2293" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:339 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="2294" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:340 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="2295" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:343 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="2296" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:344 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="2297" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:345 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 832, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2298" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:346 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="2299" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:347 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="2300" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:366 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="2301" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:367 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="2302" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:370 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="2303" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:371 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="2304" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:372 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 896, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2305" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:373 %rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend112"/></StgValue>
</operation>

<operation id="2306" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:374 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="2307" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:392 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="2308" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:393 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="2309" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:396 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="2310" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:397 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="2311" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:398 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 960, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2312" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:399 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="2313" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:400 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="2314" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:418 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="2315" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:419 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="2316" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:422 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="2317" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:423 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="2318" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:424 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1024, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2319" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:425 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="2320" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:426 %rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121

]]></Node>
<StgValue><ssdm name="rbegin97"/></StgValue>
</operation>

<operation id="2321" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:443 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin97

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="2322" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:444 %rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171

]]></Node>
<StgValue><ssdm name="rbegin95"/></StgValue>
</operation>

<operation id="2323" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:447 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin95

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="2324" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:448 %rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185

]]></Node>
<StgValue><ssdm name="rbegin93"/></StgValue>
</operation>

<operation id="2325" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:449 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1088, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2326" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:450 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin93

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="2327" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:451 %rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186

]]></Node>
<StgValue><ssdm name="rbegin89"/></StgValue>
</operation>

<operation id="2328" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:469 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin89

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="2329" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:470 %rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143

]]></Node>
<StgValue><ssdm name="rbegin87"/></StgValue>
</operation>

<operation id="2330" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:473 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin87

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="2331" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:474 %rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176

]]></Node>
<StgValue><ssdm name="rbegin85"/></StgValue>
</operation>

<operation id="2332" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:475 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1152, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2333" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:476 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin85

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="2334" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:477 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="2335" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:495 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="2336" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:496 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_140

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="2337" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:499 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_140, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="2338" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:500 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="2339" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:501 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1216, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2340" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:502 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="2341" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:503 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="2342" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:521 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="2343" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:522 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="2344" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:525 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="2345" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:526 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="2346" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:527 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1280, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2347" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:528 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="2348" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:529 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="2349" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:547 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="2350" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:548 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_134

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="2351" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:551 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_134, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="2352" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:552 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="2353" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:553 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1344, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2354" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:554 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="2355" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:555 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="2356" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:573 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="2357" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:574 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="2358" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:577 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="2359" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:578 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="2360" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:579 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1408, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2361" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:580 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="2362" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:581 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="2363" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:599 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="2364" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:600 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="2365" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:603 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="2366" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:604 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="2367" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:605 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1472, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2368" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:606 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="2369" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:607 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="2370" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:625 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="2371" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:626 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="2372" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:629 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="2373" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:630 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="2374" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:631 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1536, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2375" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:632 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="2376" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:633 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="2377" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:651 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="2378" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:652 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="2379" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:655 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="2380" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:656 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="2381" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:657 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1600, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2382" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:658 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="2383" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:659 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="2384" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:677 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="2385" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:678 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="2386" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:681 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="2387" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:682 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="2388" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:683 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1664, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2389" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:684 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="2390" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:685 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="2391" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:703 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="2392" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:704 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="2393" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:707 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="2394" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:708 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="2395" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:709 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1728, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2396" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:710 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="2397" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:711 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="2398" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:729 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="2399" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:730 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="2400" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:733 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="2401" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:734 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="2402" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:735 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1792, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2403" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:736 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="2404" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:737 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="2405" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:755 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="2406" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:756 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="2407" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:759 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="2408" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:760 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="2409" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:761 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1856, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2410" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:762 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="2411" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:763 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="2412" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:781 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="2413" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:782 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="2414" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:785 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="2415" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:786 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="2416" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:787 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1920, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2417" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:788 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="2418" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:789 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="2419" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:807 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="2420" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:808 %rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159

]]></Node>
<StgValue><ssdm name="rbegin99"/></StgValue>
</operation>

<operation id="2421" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:811 %rend384 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin99

]]></Node>
<StgValue><ssdm name="rend384"/></StgValue>
</operation>

<operation id="2422" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:812 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="2423" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:813 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 1984, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2424" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:814 %rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend382"/></StgValue>
</operation>

<operation id="2425" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:815 %rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin101"/></StgValue>
</operation>

<operation id="2426" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:838 %rend380 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin101

]]></Node>
<StgValue><ssdm name="rend380"/></StgValue>
</operation>

<operation id="2427" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:839 %rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95

]]></Node>
<StgValue><ssdm name="rbegin102"/></StgValue>
</operation>

<operation id="2428" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:842 %rend378 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin102

]]></Node>
<StgValue><ssdm name="rend378"/></StgValue>
</operation>

<operation id="2429" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:843 %rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin103"/></StgValue>
</operation>

<operation id="2430" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:844 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2048, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2431" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:845 %rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin103

]]></Node>
<StgValue><ssdm name="rend376"/></StgValue>
</operation>

<operation id="2432" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:846 %rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin104"/></StgValue>
</operation>

<operation id="2433" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:862 %rend374 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin104

]]></Node>
<StgValue><ssdm name="rend374"/></StgValue>
</operation>

<operation id="2434" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:863 %rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin105"/></StgValue>
</operation>

<operation id="2435" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:866 %rend372 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin105

]]></Node>
<StgValue><ssdm name="rend372"/></StgValue>
</operation>

<operation id="2436" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:867 %rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91

]]></Node>
<StgValue><ssdm name="rbegin106"/></StgValue>
</operation>

<operation id="2437" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:868 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2112, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2438" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:869 %rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin106

]]></Node>
<StgValue><ssdm name="rend370"/></StgValue>
</operation>

<operation id="2439" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:870 %rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90

]]></Node>
<StgValue><ssdm name="rbegin107"/></StgValue>
</operation>

<operation id="2440" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:887 %rend368 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin107

]]></Node>
<StgValue><ssdm name="rend368"/></StgValue>
</operation>

<operation id="2441" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:888 %rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89

]]></Node>
<StgValue><ssdm name="rbegin108"/></StgValue>
</operation>

<operation id="2442" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:891 %rend366 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin108

]]></Node>
<StgValue><ssdm name="rend366"/></StgValue>
</operation>

<operation id="2443" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:892 %rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88

]]></Node>
<StgValue><ssdm name="rbegin109"/></StgValue>
</operation>

<operation id="2444" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:893 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2176, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2445" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:894 %rend362 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin109

]]></Node>
<StgValue><ssdm name="rend362"/></StgValue>
</operation>

<operation id="2446" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:895 %rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin110"/></StgValue>
</operation>

<operation id="2447" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:911 %rend360 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin110

]]></Node>
<StgValue><ssdm name="rend360"/></StgValue>
</operation>

<operation id="2448" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:912 %rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin111"/></StgValue>
</operation>

<operation id="2449" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:915 %rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin111

]]></Node>
<StgValue><ssdm name="rend358"/></StgValue>
</operation>

<operation id="2450" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:916 %rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin112"/></StgValue>
</operation>

<operation id="2451" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:917 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2240, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2452" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:918 %rend356 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin112

]]></Node>
<StgValue><ssdm name="rend356"/></StgValue>
</operation>

<operation id="2453" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:919 %rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin114"/></StgValue>
</operation>

<operation id="2454" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:935 %rend354 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin114

]]></Node>
<StgValue><ssdm name="rend354"/></StgValue>
</operation>

<operation id="2455" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:936 %rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin115"/></StgValue>
</operation>

<operation id="2456" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:939 %rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin115

]]></Node>
<StgValue><ssdm name="rend352"/></StgValue>
</operation>

<operation id="2457" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:940 %rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130

]]></Node>
<StgValue><ssdm name="rbegin116"/></StgValue>
</operation>

<operation id="2458" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:941 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2304, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2459" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:942 %rend350 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin116

]]></Node>
<StgValue><ssdm name="rend350"/></StgValue>
</operation>

<operation id="2460" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:943 %rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin117"/></StgValue>
</operation>

<operation id="2461" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:959 %rend348 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin117

]]></Node>
<StgValue><ssdm name="rend348"/></StgValue>
</operation>

<operation id="2462" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:960 %rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin118"/></StgValue>
</operation>

<operation id="2463" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:963 %rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin118

]]></Node>
<StgValue><ssdm name="rend346"/></StgValue>
</operation>

<operation id="2464" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:964 %rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin119"/></StgValue>
</operation>

<operation id="2465" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:965 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2368, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2466" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:966 %rend344 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin119

]]></Node>
<StgValue><ssdm name="rend344"/></StgValue>
</operation>

<operation id="2467" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:967 %rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin120"/></StgValue>
</operation>

<operation id="2468" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:983 %rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin120

]]></Node>
<StgValue><ssdm name="rend340"/></StgValue>
</operation>

<operation id="2469" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:984 %rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin121"/></StgValue>
</operation>

<operation id="2470" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:987 %rend338 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin121

]]></Node>
<StgValue><ssdm name="rend338"/></StgValue>
</operation>

<operation id="2471" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:988 %rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin122"/></StgValue>
</operation>

<operation id="2472" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:989 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2432, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2473" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:990 %rend336 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin122

]]></Node>
<StgValue><ssdm name="rend336"/></StgValue>
</operation>

<operation id="2474" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:991 %rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin123"/></StgValue>
</operation>

<operation id="2475" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1007 %rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin123

]]></Node>
<StgValue><ssdm name="rend334"/></StgValue>
</operation>

<operation id="2476" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1008 %rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin124"/></StgValue>
</operation>

<operation id="2477" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1011 %rend332 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin124

]]></Node>
<StgValue><ssdm name="rend332"/></StgValue>
</operation>

<operation id="2478" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1012 %rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin125"/></StgValue>
</operation>

<operation id="2479" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1013 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2496, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2480" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1014 %rend330 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin125

]]></Node>
<StgValue><ssdm name="rend330"/></StgValue>
</operation>

<operation id="2481" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1015 %rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin126"/></StgValue>
</operation>

<operation id="2482" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1031 %rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin126

]]></Node>
<StgValue><ssdm name="rend328"/></StgValue>
</operation>

<operation id="2483" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1032 %rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin127"/></StgValue>
</operation>

<operation id="2484" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1035 %rend326 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin127

]]></Node>
<StgValue><ssdm name="rend326"/></StgValue>
</operation>

<operation id="2485" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1036 %rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin128"/></StgValue>
</operation>

<operation id="2486" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1037 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2560, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2487" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1038 %rend324 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin128

]]></Node>
<StgValue><ssdm name="rend324"/></StgValue>
</operation>

<operation id="2488" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1039 %rbegin129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin129"/></StgValue>
</operation>

<operation id="2489" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1055 %rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin129

]]></Node>
<StgValue><ssdm name="rend322"/></StgValue>
</operation>

<operation id="2490" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1056 %rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin130"/></StgValue>
</operation>

<operation id="2491" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1059 %rend318 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin130

]]></Node>
<StgValue><ssdm name="rend318"/></StgValue>
</operation>

<operation id="2492" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1060 %rbegin131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin131"/></StgValue>
</operation>

<operation id="2493" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1061 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2624, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2494" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1062 %rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin131

]]></Node>
<StgValue><ssdm name="rend316"/></StgValue>
</operation>

<operation id="2495" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1063 %rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin132"/></StgValue>
</operation>

<operation id="2496" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1079 %rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin132

]]></Node>
<StgValue><ssdm name="rend314"/></StgValue>
</operation>

<operation id="2497" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1080 %rbegin133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin133"/></StgValue>
</operation>

<operation id="2498" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1083 %rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin133

]]></Node>
<StgValue><ssdm name="rend312"/></StgValue>
</operation>

<operation id="2499" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1084 %rbegin134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin134"/></StgValue>
</operation>

<operation id="2500" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1085 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2688, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2501" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1086 %rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin134

]]></Node>
<StgValue><ssdm name="rend310"/></StgValue>
</operation>

<operation id="2502" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1087 %rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin136"/></StgValue>
</operation>

<operation id="2503" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1103 %rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin136

]]></Node>
<StgValue><ssdm name="rend308"/></StgValue>
</operation>

<operation id="2504" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1104 %rbegin137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin137"/></StgValue>
</operation>

<operation id="2505" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1107 %rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin137

]]></Node>
<StgValue><ssdm name="rend306"/></StgValue>
</operation>

<operation id="2506" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1108 %rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin138"/></StgValue>
</operation>

<operation id="2507" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1109 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2752, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2508" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1110 %rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin138

]]></Node>
<StgValue><ssdm name="rend304"/></StgValue>
</operation>

<operation id="2509" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1111 %rbegin139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin139"/></StgValue>
</operation>

<operation id="2510" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1127 %rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin139

]]></Node>
<StgValue><ssdm name="rend302"/></StgValue>
</operation>

<operation id="2511" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1128 %rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin140"/></StgValue>
</operation>

<operation id="2512" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1131 %rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin140

]]></Node>
<StgValue><ssdm name="rend300"/></StgValue>
</operation>

<operation id="2513" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1132 %rbegin141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin141"/></StgValue>
</operation>

<operation id="2514" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1133 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2816, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2515" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1134 %rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin141

]]></Node>
<StgValue><ssdm name="rend296"/></StgValue>
</operation>

<operation id="2516" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1135 %rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin142"/></StgValue>
</operation>

<operation id="2517" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1151 %rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin142

]]></Node>
<StgValue><ssdm name="rend294"/></StgValue>
</operation>

<operation id="2518" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1152 %rbegin143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin143"/></StgValue>
</operation>

<operation id="2519" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1155 %rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin143

]]></Node>
<StgValue><ssdm name="rend292"/></StgValue>
</operation>

<operation id="2520" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1156 %rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin144"/></StgValue>
</operation>

<operation id="2521" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1157 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2880, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2522" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1158 %rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin144

]]></Node>
<StgValue><ssdm name="rend290"/></StgValue>
</operation>

<operation id="2523" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1159 %rbegin145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin145"/></StgValue>
</operation>

<operation id="2524" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1175 %rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin145

]]></Node>
<StgValue><ssdm name="rend288"/></StgValue>
</operation>

<operation id="2525" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1176 %rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin146"/></StgValue>
</operation>

<operation id="2526" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1179 %rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin146

]]></Node>
<StgValue><ssdm name="rend286"/></StgValue>
</operation>

<operation id="2527" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1180 %rbegin147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin147"/></StgValue>
</operation>

<operation id="2528" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1181 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 2944, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2529" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1182 %rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin147

]]></Node>
<StgValue><ssdm name="rend284"/></StgValue>
</operation>

<operation id="2530" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1183 %rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin148"/></StgValue>
</operation>

<operation id="2531" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1199 %rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin148

]]></Node>
<StgValue><ssdm name="rend282"/></StgValue>
</operation>

<operation id="2532" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1200 %rbegin149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin149"/></StgValue>
</operation>

<operation id="2533" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1203 %rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin149

]]></Node>
<StgValue><ssdm name="rend280"/></StgValue>
</operation>

<operation id="2534" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1204 %rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin150"/></StgValue>
</operation>

<operation id="2535" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1205 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3008, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2536" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1206 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin150

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="2537" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1207 %rbegin151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin151"/></StgValue>
</operation>

<operation id="2538" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1225 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin151

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="2539" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1226 %rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin152"/></StgValue>
</operation>

<operation id="2540" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1229 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin152

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="2541" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1230 %rbegin153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin153"/></StgValue>
</operation>

<operation id="2542" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1231 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3072, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2543" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1232 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin153

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="2544" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1233 %rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin154"/></StgValue>
</operation>

<operation id="2545" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1249 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin154

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="2546" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1250 %rbegin155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin155"/></StgValue>
</operation>

<operation id="2547" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1253 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin155

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="2548" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1254 %rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin156"/></StgValue>
</operation>

<operation id="2549" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1255 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3136, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2550" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1256 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin156

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="2551" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1257 %rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin158"/></StgValue>
</operation>

<operation id="2552" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1273 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin158

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="2553" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1274 %rbegin159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin159"/></StgValue>
</operation>

<operation id="2554" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1277 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin159

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="2555" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1278 %rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin160"/></StgValue>
</operation>

<operation id="2556" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1279 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3200, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2557" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1280 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin160

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="2558" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1281 %rbegin161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin161"/></StgValue>
</operation>

<operation id="2559" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1295 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin161

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="2560" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1296 %rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin162"/></StgValue>
</operation>

<operation id="2561" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1299 %rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin162

]]></Node>
<StgValue><ssdm name="rend252"/></StgValue>
</operation>

<operation id="2562" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1300 %rbegin163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin163"/></StgValue>
</operation>

<operation id="2563" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1301 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3264, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2564" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1302 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin163

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="2565" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1303 %rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin164"/></StgValue>
</operation>

<operation id="2566" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1317 %rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin164

]]></Node>
<StgValue><ssdm name="rend248"/></StgValue>
</operation>

<operation id="2567" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1318 %rbegin165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin165"/></StgValue>
</operation>

<operation id="2568" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1321 %rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin165

]]></Node>
<StgValue><ssdm name="rend246"/></StgValue>
</operation>

<operation id="2569" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1322 %rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin166"/></StgValue>
</operation>

<operation id="2570" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1323 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3328, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2571" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1324 %rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin166

]]></Node>
<StgValue><ssdm name="rend244"/></StgValue>
</operation>

<operation id="2572" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1325 %rbegin167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin167"/></StgValue>
</operation>

<operation id="2573" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1339 %rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin167

]]></Node>
<StgValue><ssdm name="rend242"/></StgValue>
</operation>

<operation id="2574" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1340 %rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin168"/></StgValue>
</operation>

<operation id="2575" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1343 %rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin168

]]></Node>
<StgValue><ssdm name="rend240"/></StgValue>
</operation>

<operation id="2576" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1344 %rbegin169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin169"/></StgValue>
</operation>

<operation id="2577" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1345 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3392, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2578" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1346 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin169

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="2579" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1347 %rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin170"/></StgValue>
</operation>

<operation id="2580" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1361 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin170

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="2581" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1362 %rbegin171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin171"/></StgValue>
</operation>

<operation id="2582" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1365 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin171

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="2583" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1366 %rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin172"/></StgValue>
</operation>

<operation id="2584" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1367 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3456, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2585" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1368 %rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin172

]]></Node>
<StgValue><ssdm name="rend230"/></StgValue>
</operation>

<operation id="2586" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1369 %rbegin173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin173"/></StgValue>
</operation>

<operation id="2587" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1383 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin173

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="2588" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1384 %rbegin174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin174"/></StgValue>
</operation>

<operation id="2589" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1387 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin174

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="2590" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1388 %rbegin175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin175"/></StgValue>
</operation>

<operation id="2591" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1389 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3520, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2592" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1390 %rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin175

]]></Node>
<StgValue><ssdm name="rend224"/></StgValue>
</operation>

<operation id="2593" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1391 %rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin176"/></StgValue>
</operation>

<operation id="2594" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1405 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin176

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="2595" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1406 %rbegin177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin177"/></StgValue>
</operation>

<operation id="2596" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1409 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin177

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="2597" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1410 %rbegin178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin178"/></StgValue>
</operation>

<operation id="2598" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1411 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3584, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2599" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1412 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin178

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="2600" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1413 %rbegin180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin180"/></StgValue>
</operation>

<operation id="2601" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1427 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin180

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="2602" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1428 %rbegin181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin181"/></StgValue>
</operation>

<operation id="2603" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1431 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin181

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="2604" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1432 %rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin182"/></StgValue>
</operation>

<operation id="2605" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1433 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3648, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2606" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1434 %rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin182

]]></Node>
<StgValue><ssdm name="rend212"/></StgValue>
</operation>

<operation id="2607" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1435 %rbegin183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin183"/></StgValue>
</operation>

<operation id="2608" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1449 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin183

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="2609" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1450 %rbegin179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin179"/></StgValue>
</operation>

<operation id="2610" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1453 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin179

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="2611" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1454 %rbegin157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin157"/></StgValue>
</operation>

<operation id="2612" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1455 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3712, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2613" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1456 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin157

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="2614" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1457 %rbegin135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin135"/></StgValue>
</operation>

<operation id="2615" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1471 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin135

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="2616" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1472 %rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin113"/></StgValue>
</operation>

<operation id="2617" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1475 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin113

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="2618" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1476 %rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin91"/></StgValue>
</operation>

<operation id="2619" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1477 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3776, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2620" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1478 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin91

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="2621" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1479 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="2622" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1493 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="2623" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1494 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="2624" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1497 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="2625" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1498 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="2626" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1499 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3840, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2627" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1500 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="2628" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1501 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="2629" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1515 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="2630" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1516 %rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin184"/></StgValue>
</operation>

<operation id="2631" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1519 %rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin184

]]></Node>
<StgValue><ssdm name="rend364"/></StgValue>
</operation>

<operation id="2632" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1520 %rbegin185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin185"/></StgValue>
</operation>

<operation id="2633" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1521 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3904, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2634" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1522 %rend342 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin185

]]></Node>
<StgValue><ssdm name="rend342"/></StgValue>
</operation>

<operation id="2635" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1523 %rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin186"/></StgValue>
</operation>

<operation id="2636" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1537 %rend320 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin186

]]></Node>
<StgValue><ssdm name="rend320"/></StgValue>
</operation>

<operation id="2637" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1538 %rbegin187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin187"/></StgValue>
</operation>

<operation id="2638" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1541 %rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin187

]]></Node>
<StgValue><ssdm name="rend298"/></StgValue>
</operation>

<operation id="2639" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1542 %rbegin188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin188"/></StgValue>
</operation>

<operation id="2640" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1543 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 3968, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2641" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1544 %rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin188

]]></Node>
<StgValue><ssdm name="rend276"/></StgValue>
</operation>

<operation id="2642" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1545 %rbegin189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin189"/></StgValue>
</operation>

<operation id="2643" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1559 %rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin189

]]></Node>
<StgValue><ssdm name="rend254"/></StgValue>
</operation>

<operation id="2644" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1560 %rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin190"/></StgValue>
</operation>

<operation id="2645" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1563 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin190

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="2646" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1564 %rbegin191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin191"/></StgValue>
</operation>

<operation id="2647" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.191:1565 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i32 4032, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="2648" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1566 %rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin191

]]></Node>
<StgValue><ssdm name="rend210"/></StgValue>
</operation>

<operation id="2649" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1567 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="2650" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1585 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="2651" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.191:1586 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="2652" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.191:1589 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="2653" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.191:1595 %and_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_94, i6 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="2654" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="128" op_0_bw="7">
<![CDATA[
arrayidx15137.case.0:2 %zext_ln17_4 = zext i7 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="2655" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:3 %shl_ln17_2 = shl i128 18446744073709551615, i128 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="shl_ln17_2"/></StgValue>
</operation>

<operation id="2656" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:4 %xor_ln17_1 = xor i128 %shl_ln17_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln17_1"/></StgValue>
</operation>

<operation id="2657" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:5 %and_ln17_1 = and i128 %prod_0_load, i128 %xor_ln17_1

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="2658" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="128" op_0_bw="64">
<![CDATA[
arrayidx15137.case.0:6 %zext_ln17_5 = zext i64 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="2659" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:7 %shl_ln17_3 = shl i128 %zext_ln17_5, i128 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="shl_ln17_3"/></StgValue>
</operation>

<operation id="2660" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.0:8 %or_ln17_1 = or i128 %and_ln17_1, i128 %shl_ln17_3

]]></Node>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</operation>

<operation id="2661" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="128" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx15137.case.0:9 %store_ln17 = store i128 %or_ln17_1, i10 %prod_0_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="2662" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15137.case.0:10 %br_ln17 = br void %arrayidx15137.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="2663" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="128" op_0_bw="7">
<![CDATA[
arrayidx15137.case.1:2 %zext_ln17_2 = zext i7 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="2664" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:3 %shl_ln17 = shl i128 18446744073709551615, i128 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="2665" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:4 %xor_ln17 = xor i128 %shl_ln17, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="2666" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:5 %and_ln17 = and i128 %prod_1_load, i128 %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="2667" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="128" op_0_bw="64">
<![CDATA[
arrayidx15137.case.1:6 %zext_ln17_3 = zext i64 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="2668" st_id="335" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:7 %shl_ln17_1 = shl i128 %zext_ln17_3, i128 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="shl_ln17_1"/></StgValue>
</operation>

<operation id="2669" st_id="335" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx15137.case.1:8 %or_ln17 = or i128 %and_ln17, i128 %shl_ln17_1

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="2670" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="128" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx15137.case.1:9 %store_ln17 = store i128 %or_ln17, i10 %prod_1_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="2671" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15137.case.1:10 %br_ln17 = br void %arrayidx15137.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="3391" name="prod_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="prod_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="3392" name="m1_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load"/></StgValue>
</port>
<port id="3393" name="zext_ln14_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln14_15"/></StgValue>
</port>
<port id="3394" name="m1_1_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load"/></StgValue>
</port>
<port id="3395" name="tmp_260" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_260"/></StgValue>
</port>
<port id="3396" name="m2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="3397" name="m1_0_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_1"/></StgValue>
</port>
<port id="3398" name="m1_1_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_1"/></StgValue>
</port>
<port id="3399" name="m1_0_load_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_2"/></StgValue>
</port>
<port id="3400" name="m1_1_load_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_2"/></StgValue>
</port>
<port id="3401" name="m1_0_load_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_3"/></StgValue>
</port>
<port id="3402" name="m1_1_load_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_3"/></StgValue>
</port>
<port id="3403" name="m1_0_load_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_4"/></StgValue>
</port>
<port id="3404" name="m1_1_load_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_4"/></StgValue>
</port>
<port id="3405" name="m1_0_load_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_5"/></StgValue>
</port>
<port id="3406" name="m1_1_load_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_5"/></StgValue>
</port>
<port id="3407" name="m1_0_load_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_6"/></StgValue>
</port>
<port id="3408" name="m1_1_load_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_6"/></StgValue>
</port>
<port id="3409" name="m1_0_load_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_7"/></StgValue>
</port>
<port id="3410" name="m1_1_load_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_7"/></StgValue>
</port>
<port id="3411" name="m1_0_load_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_8"/></StgValue>
</port>
<port id="3412" name="m1_1_load_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_8"/></StgValue>
</port>
<port id="3413" name="m1_0_load_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_9"/></StgValue>
</port>
<port id="3414" name="m1_1_load_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_9"/></StgValue>
</port>
<port id="3415" name="m1_0_load_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_10"/></StgValue>
</port>
<port id="3416" name="m1_1_load_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_10"/></StgValue>
</port>
<port id="3417" name="m1_0_load_11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_11"/></StgValue>
</port>
<port id="3418" name="m1_1_load_11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_11"/></StgValue>
</port>
<port id="3419" name="m1_0_load_12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_12"/></StgValue>
</port>
<port id="3420" name="m1_1_load_12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_12"/></StgValue>
</port>
<port id="3421" name="m1_0_load_13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_13"/></StgValue>
</port>
<port id="3422" name="m1_1_load_13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_13"/></StgValue>
</port>
<port id="3423" name="m1_0_load_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_14"/></StgValue>
</port>
<port id="3424" name="m1_1_load_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_14"/></StgValue>
</port>
<port id="3425" name="m1_0_load_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_15"/></StgValue>
</port>
<port id="3426" name="m1_1_load_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_15"/></StgValue>
</port>
<port id="3427" name="m1_0_load_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_16"/></StgValue>
</port>
<port id="3428" name="m1_1_load_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_16"/></StgValue>
</port>
<port id="3429" name="m1_0_load_17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_17"/></StgValue>
</port>
<port id="3430" name="m1_1_load_17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_17"/></StgValue>
</port>
<port id="3431" name="m1_0_load_18" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_18"/></StgValue>
</port>
<port id="3432" name="m1_1_load_18" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_18"/></StgValue>
</port>
<port id="3433" name="m1_0_load_19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_19"/></StgValue>
</port>
<port id="3434" name="m1_1_load_19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_19"/></StgValue>
</port>
<port id="3435" name="m1_0_load_20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_20"/></StgValue>
</port>
<port id="3436" name="m1_1_load_20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_20"/></StgValue>
</port>
<port id="3437" name="m1_0_load_21" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_21"/></StgValue>
</port>
<port id="3438" name="m1_1_load_21" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_21"/></StgValue>
</port>
<port id="3439" name="m1_0_load_22" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_22"/></StgValue>
</port>
<port id="3440" name="m1_1_load_22" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_22"/></StgValue>
</port>
<port id="3441" name="m1_0_load_23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_23"/></StgValue>
</port>
<port id="3442" name="m1_1_load_23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_23"/></StgValue>
</port>
<port id="3443" name="m1_0_load_24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_24"/></StgValue>
</port>
<port id="3444" name="m1_1_load_24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_24"/></StgValue>
</port>
<port id="3445" name="m1_0_load_25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_25"/></StgValue>
</port>
<port id="3446" name="m1_1_load_25" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_25"/></StgValue>
</port>
<port id="3447" name="m1_0_load_26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_26"/></StgValue>
</port>
<port id="3448" name="m1_1_load_26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_26"/></StgValue>
</port>
<port id="3449" name="m1_0_load_27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_27"/></StgValue>
</port>
<port id="3450" name="m1_1_load_27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_27"/></StgValue>
</port>
<port id="3451" name="m1_0_load_28" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_28"/></StgValue>
</port>
<port id="3452" name="m1_1_load_28" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_28"/></StgValue>
</port>
<port id="3453" name="m1_0_load_29" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_29"/></StgValue>
</port>
<port id="3454" name="m1_1_load_29" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_29"/></StgValue>
</port>
<port id="3455" name="m1_0_load_30" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_30"/></StgValue>
</port>
<port id="3456" name="m1_1_load_30" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_30"/></StgValue>
</port>
<port id="3457" name="m1_0_load_31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_31"/></StgValue>
</port>
<port id="3458" name="m1_1_load_31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_31"/></StgValue>
</port>
<port id="3459" name="m1_0_load_32" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_32"/></StgValue>
</port>
<port id="3460" name="m1_1_load_32" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_32"/></StgValue>
</port>
<port id="3461" name="m2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="3462" name="m1_0_load_33" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_33"/></StgValue>
</port>
<port id="3463" name="m1_1_load_33" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_33"/></StgValue>
</port>
<port id="3464" name="m1_0_load_34" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_34"/></StgValue>
</port>
<port id="3465" name="m1_1_load_34" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_34"/></StgValue>
</port>
<port id="3466" name="m1_0_load_35" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_35"/></StgValue>
</port>
<port id="3467" name="m1_1_load_35" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_35"/></StgValue>
</port>
<port id="3468" name="m1_0_load_36" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_36"/></StgValue>
</port>
<port id="3469" name="m1_1_load_36" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_36"/></StgValue>
</port>
<port id="3470" name="m1_0_load_37" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_37"/></StgValue>
</port>
<port id="3471" name="m1_1_load_37" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_37"/></StgValue>
</port>
<port id="3472" name="m1_0_load_38" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_38"/></StgValue>
</port>
<port id="3473" name="m1_1_load_38" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_38"/></StgValue>
</port>
<port id="3474" name="m1_0_load_39" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_39"/></StgValue>
</port>
<port id="3475" name="m1_1_load_39" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_39"/></StgValue>
</port>
<port id="3476" name="m1_0_load_40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_40"/></StgValue>
</port>
<port id="3477" name="m1_1_load_40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_40"/></StgValue>
</port>
<port id="3478" name="m1_0_load_41" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_41"/></StgValue>
</port>
<port id="3479" name="m1_1_load_41" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_41"/></StgValue>
</port>
<port id="3480" name="m1_0_load_42" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_42"/></StgValue>
</port>
<port id="3481" name="m1_1_load_42" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_42"/></StgValue>
</port>
<port id="3482" name="m1_0_load_43" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_43"/></StgValue>
</port>
<port id="3483" name="m1_1_load_43" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_43"/></StgValue>
</port>
<port id="3484" name="m1_0_load_44" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_44"/></StgValue>
</port>
<port id="3485" name="m1_1_load_44" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_44"/></StgValue>
</port>
<port id="3486" name="m1_0_load_45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_45"/></StgValue>
</port>
<port id="3487" name="m1_1_load_45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_45"/></StgValue>
</port>
<port id="3488" name="m1_0_load_46" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_46"/></StgValue>
</port>
<port id="3489" name="m1_1_load_46" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_46"/></StgValue>
</port>
<port id="3490" name="m1_0_load_47" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_47"/></StgValue>
</port>
<port id="3491" name="m1_1_load_47" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_47"/></StgValue>
</port>
<port id="3492" name="m1_0_load_48" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_48"/></StgValue>
</port>
<port id="3493" name="m1_1_load_48" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_48"/></StgValue>
</port>
<port id="3494" name="m1_0_load_49" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_49"/></StgValue>
</port>
<port id="3495" name="m1_1_load_49" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_49"/></StgValue>
</port>
<port id="3496" name="m1_0_load_50" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_50"/></StgValue>
</port>
<port id="3497" name="m1_1_load_50" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_50"/></StgValue>
</port>
<port id="3498" name="m1_0_load_51" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_51"/></StgValue>
</port>
<port id="3499" name="m1_1_load_51" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_51"/></StgValue>
</port>
<port id="3500" name="m1_0_load_52" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_52"/></StgValue>
</port>
<port id="3501" name="m1_1_load_52" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_52"/></StgValue>
</port>
<port id="3502" name="m1_0_load_53" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_53"/></StgValue>
</port>
<port id="3503" name="m1_1_load_53" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_53"/></StgValue>
</port>
<port id="3504" name="m1_0_load_54" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_54"/></StgValue>
</port>
<port id="3505" name="m1_1_load_54" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_54"/></StgValue>
</port>
<port id="3506" name="m1_0_load_55" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_55"/></StgValue>
</port>
<port id="3507" name="m1_1_load_55" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_55"/></StgValue>
</port>
<port id="3508" name="m1_0_load_56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_56"/></StgValue>
</port>
<port id="3509" name="m1_1_load_56" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_56"/></StgValue>
</port>
<port id="3510" name="m1_0_load_57" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_57"/></StgValue>
</port>
<port id="3511" name="m1_1_load_57" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_57"/></StgValue>
</port>
<port id="3512" name="m1_0_load_58" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_58"/></StgValue>
</port>
<port id="3513" name="m1_1_load_58" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_58"/></StgValue>
</port>
<port id="3514" name="m1_0_load_59" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_59"/></StgValue>
</port>
<port id="3515" name="m1_1_load_59" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_59"/></StgValue>
</port>
<port id="3516" name="m1_0_load_60" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_60"/></StgValue>
</port>
<port id="3517" name="m1_1_load_60" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_60"/></StgValue>
</port>
<port id="3518" name="m1_0_load_61" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_61"/></StgValue>
</port>
<port id="3519" name="m1_1_load_61" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_61"/></StgValue>
</port>
<port id="3520" name="m1_0_load_62" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_62"/></StgValue>
</port>
<port id="3521" name="m1_1_load_62" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_62"/></StgValue>
</port>
<port id="3522" name="m1_0_load_63" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_0_load_63"/></StgValue>
</port>
<port id="3523" name="m1_1_load_63" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1_1_load_63"/></StgValue>
</port>
<port id="3524" name="tmp_258" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_258"/></StgValue>
</port>
<port id="3525" name="p_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast"/></StgValue>
</port>
<port id="3526" name="trunc_ln17_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</port>
<port id="3527" name="prod_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="prod_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="3529" from="StgValue_3528" to="j" fromId="3528" toId="338">
</dataflow>
<dataflow id="3531" from="_ssdm_op_Read.ap_auto.i11" to="trunc_ln17_1_read" fromId="3530" toId="339">
</dataflow>
<dataflow id="3532" from="trunc_ln17_1" to="trunc_ln17_1_read" fromId="3526" toId="339">
</dataflow>
<dataflow id="3534" from="_ssdm_op_Read.ap_auto.i10" to="p_cast_read" fromId="3533" toId="340">
</dataflow>
<dataflow id="3535" from="p_cast" to="p_cast_read" fromId="3525" toId="340">
</dataflow>
<dataflow id="3537" from="_ssdm_op_Read.ap_auto.i12" to="tmp_258_read" fromId="3536" toId="341">
</dataflow>
<dataflow id="3538" from="tmp_258" to="tmp_258_read" fromId="3524" toId="341">
</dataflow>
<dataflow id="3540" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_63_read" fromId="3539" toId="342">
</dataflow>
<dataflow id="3541" from="m1_1_load_63" to="m1_1_load_63_read" fromId="3523" toId="342">
</dataflow>
<dataflow id="3542" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_63_read" fromId="3539" toId="343">
</dataflow>
<dataflow id="3543" from="m1_0_load_63" to="m1_0_load_63_read" fromId="3522" toId="343">
</dataflow>
<dataflow id="3544" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_62_read" fromId="3539" toId="344">
</dataflow>
<dataflow id="3545" from="m1_1_load_62" to="m1_1_load_62_read" fromId="3521" toId="344">
</dataflow>
<dataflow id="3546" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_62_read" fromId="3539" toId="345">
</dataflow>
<dataflow id="3547" from="m1_0_load_62" to="m1_0_load_62_read" fromId="3520" toId="345">
</dataflow>
<dataflow id="3548" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_61_read" fromId="3539" toId="346">
</dataflow>
<dataflow id="3549" from="m1_1_load_61" to="m1_1_load_61_read" fromId="3519" toId="346">
</dataflow>
<dataflow id="3550" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_61_read" fromId="3539" toId="347">
</dataflow>
<dataflow id="3551" from="m1_0_load_61" to="m1_0_load_61_read" fromId="3518" toId="347">
</dataflow>
<dataflow id="3552" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_60_read" fromId="3539" toId="348">
</dataflow>
<dataflow id="3553" from="m1_1_load_60" to="m1_1_load_60_read" fromId="3517" toId="348">
</dataflow>
<dataflow id="3554" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_60_read" fromId="3539" toId="349">
</dataflow>
<dataflow id="3555" from="m1_0_load_60" to="m1_0_load_60_read" fromId="3516" toId="349">
</dataflow>
<dataflow id="3556" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_59_read" fromId="3539" toId="350">
</dataflow>
<dataflow id="3557" from="m1_1_load_59" to="m1_1_load_59_read" fromId="3515" toId="350">
</dataflow>
<dataflow id="3558" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_59_read" fromId="3539" toId="351">
</dataflow>
<dataflow id="3559" from="m1_0_load_59" to="m1_0_load_59_read" fromId="3514" toId="351">
</dataflow>
<dataflow id="3560" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_58_read" fromId="3539" toId="352">
</dataflow>
<dataflow id="3561" from="m1_1_load_58" to="m1_1_load_58_read" fromId="3513" toId="352">
</dataflow>
<dataflow id="3562" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_58_read" fromId="3539" toId="353">
</dataflow>
<dataflow id="3563" from="m1_0_load_58" to="m1_0_load_58_read" fromId="3512" toId="353">
</dataflow>
<dataflow id="3564" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_57_read" fromId="3539" toId="354">
</dataflow>
<dataflow id="3565" from="m1_1_load_57" to="m1_1_load_57_read" fromId="3511" toId="354">
</dataflow>
<dataflow id="3566" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_57_read" fromId="3539" toId="355">
</dataflow>
<dataflow id="3567" from="m1_0_load_57" to="m1_0_load_57_read" fromId="3510" toId="355">
</dataflow>
<dataflow id="3568" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_56_read" fromId="3539" toId="356">
</dataflow>
<dataflow id="3569" from="m1_1_load_56" to="m1_1_load_56_read" fromId="3509" toId="356">
</dataflow>
<dataflow id="3570" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_56_read" fromId="3539" toId="357">
</dataflow>
<dataflow id="3571" from="m1_0_load_56" to="m1_0_load_56_read" fromId="3508" toId="357">
</dataflow>
<dataflow id="3572" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_55_read" fromId="3539" toId="358">
</dataflow>
<dataflow id="3573" from="m1_1_load_55" to="m1_1_load_55_read" fromId="3507" toId="358">
</dataflow>
<dataflow id="3574" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_55_read" fromId="3539" toId="359">
</dataflow>
<dataflow id="3575" from="m1_0_load_55" to="m1_0_load_55_read" fromId="3506" toId="359">
</dataflow>
<dataflow id="3576" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_54_read" fromId="3539" toId="360">
</dataflow>
<dataflow id="3577" from="m1_1_load_54" to="m1_1_load_54_read" fromId="3505" toId="360">
</dataflow>
<dataflow id="3578" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_54_read" fromId="3539" toId="361">
</dataflow>
<dataflow id="3579" from="m1_0_load_54" to="m1_0_load_54_read" fromId="3504" toId="361">
</dataflow>
<dataflow id="3580" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_53_read" fromId="3539" toId="362">
</dataflow>
<dataflow id="3581" from="m1_1_load_53" to="m1_1_load_53_read" fromId="3503" toId="362">
</dataflow>
<dataflow id="3582" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_53_read" fromId="3539" toId="363">
</dataflow>
<dataflow id="3583" from="m1_0_load_53" to="m1_0_load_53_read" fromId="3502" toId="363">
</dataflow>
<dataflow id="3584" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_52_read" fromId="3539" toId="364">
</dataflow>
<dataflow id="3585" from="m1_1_load_52" to="m1_1_load_52_read" fromId="3501" toId="364">
</dataflow>
<dataflow id="3586" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_52_read" fromId="3539" toId="365">
</dataflow>
<dataflow id="3587" from="m1_0_load_52" to="m1_0_load_52_read" fromId="3500" toId="365">
</dataflow>
<dataflow id="3588" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_51_read" fromId="3539" toId="366">
</dataflow>
<dataflow id="3589" from="m1_1_load_51" to="m1_1_load_51_read" fromId="3499" toId="366">
</dataflow>
<dataflow id="3590" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_51_read" fromId="3539" toId="367">
</dataflow>
<dataflow id="3591" from="m1_0_load_51" to="m1_0_load_51_read" fromId="3498" toId="367">
</dataflow>
<dataflow id="3592" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_50_read" fromId="3539" toId="368">
</dataflow>
<dataflow id="3593" from="m1_1_load_50" to="m1_1_load_50_read" fromId="3497" toId="368">
</dataflow>
<dataflow id="3594" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_50_read" fromId="3539" toId="369">
</dataflow>
<dataflow id="3595" from="m1_0_load_50" to="m1_0_load_50_read" fromId="3496" toId="369">
</dataflow>
<dataflow id="3596" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_49_read" fromId="3539" toId="370">
</dataflow>
<dataflow id="3597" from="m1_1_load_49" to="m1_1_load_49_read" fromId="3495" toId="370">
</dataflow>
<dataflow id="3598" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_49_read" fromId="3539" toId="371">
</dataflow>
<dataflow id="3599" from="m1_0_load_49" to="m1_0_load_49_read" fromId="3494" toId="371">
</dataflow>
<dataflow id="3600" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_48_read" fromId="3539" toId="372">
</dataflow>
<dataflow id="3601" from="m1_1_load_48" to="m1_1_load_48_read" fromId="3493" toId="372">
</dataflow>
<dataflow id="3602" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_48_read" fromId="3539" toId="373">
</dataflow>
<dataflow id="3603" from="m1_0_load_48" to="m1_0_load_48_read" fromId="3492" toId="373">
</dataflow>
<dataflow id="3604" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_47_read" fromId="3539" toId="374">
</dataflow>
<dataflow id="3605" from="m1_1_load_47" to="m1_1_load_47_read" fromId="3491" toId="374">
</dataflow>
<dataflow id="3606" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_47_read" fromId="3539" toId="375">
</dataflow>
<dataflow id="3607" from="m1_0_load_47" to="m1_0_load_47_read" fromId="3490" toId="375">
</dataflow>
<dataflow id="3608" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_46_read" fromId="3539" toId="376">
</dataflow>
<dataflow id="3609" from="m1_1_load_46" to="m1_1_load_46_read" fromId="3489" toId="376">
</dataflow>
<dataflow id="3610" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_46_read" fromId="3539" toId="377">
</dataflow>
<dataflow id="3611" from="m1_0_load_46" to="m1_0_load_46_read" fromId="3488" toId="377">
</dataflow>
<dataflow id="3612" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_45_read" fromId="3539" toId="378">
</dataflow>
<dataflow id="3613" from="m1_1_load_45" to="m1_1_load_45_read" fromId="3487" toId="378">
</dataflow>
<dataflow id="3614" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_45_read" fromId="3539" toId="379">
</dataflow>
<dataflow id="3615" from="m1_0_load_45" to="m1_0_load_45_read" fromId="3486" toId="379">
</dataflow>
<dataflow id="3616" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_44_read" fromId="3539" toId="380">
</dataflow>
<dataflow id="3617" from="m1_1_load_44" to="m1_1_load_44_read" fromId="3485" toId="380">
</dataflow>
<dataflow id="3618" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_44_read" fromId="3539" toId="381">
</dataflow>
<dataflow id="3619" from="m1_0_load_44" to="m1_0_load_44_read" fromId="3484" toId="381">
</dataflow>
<dataflow id="3620" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_43_read" fromId="3539" toId="382">
</dataflow>
<dataflow id="3621" from="m1_1_load_43" to="m1_1_load_43_read" fromId="3483" toId="382">
</dataflow>
<dataflow id="3622" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_43_read" fromId="3539" toId="383">
</dataflow>
<dataflow id="3623" from="m1_0_load_43" to="m1_0_load_43_read" fromId="3482" toId="383">
</dataflow>
<dataflow id="3624" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_42_read" fromId="3539" toId="384">
</dataflow>
<dataflow id="3625" from="m1_1_load_42" to="m1_1_load_42_read" fromId="3481" toId="384">
</dataflow>
<dataflow id="3626" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_42_read" fromId="3539" toId="385">
</dataflow>
<dataflow id="3627" from="m1_0_load_42" to="m1_0_load_42_read" fromId="3480" toId="385">
</dataflow>
<dataflow id="3628" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_41_read" fromId="3539" toId="386">
</dataflow>
<dataflow id="3629" from="m1_1_load_41" to="m1_1_load_41_read" fromId="3479" toId="386">
</dataflow>
<dataflow id="3630" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_41_read" fromId="3539" toId="387">
</dataflow>
<dataflow id="3631" from="m1_0_load_41" to="m1_0_load_41_read" fromId="3478" toId="387">
</dataflow>
<dataflow id="3632" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_40_read" fromId="3539" toId="388">
</dataflow>
<dataflow id="3633" from="m1_1_load_40" to="m1_1_load_40_read" fromId="3477" toId="388">
</dataflow>
<dataflow id="3634" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_40_read" fromId="3539" toId="389">
</dataflow>
<dataflow id="3635" from="m1_0_load_40" to="m1_0_load_40_read" fromId="3476" toId="389">
</dataflow>
<dataflow id="3636" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_39_read" fromId="3539" toId="390">
</dataflow>
<dataflow id="3637" from="m1_1_load_39" to="m1_1_load_39_read" fromId="3475" toId="390">
</dataflow>
<dataflow id="3638" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_39_read" fromId="3539" toId="391">
</dataflow>
<dataflow id="3639" from="m1_0_load_39" to="m1_0_load_39_read" fromId="3474" toId="391">
</dataflow>
<dataflow id="3640" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_38_read" fromId="3539" toId="392">
</dataflow>
<dataflow id="3641" from="m1_1_load_38" to="m1_1_load_38_read" fromId="3473" toId="392">
</dataflow>
<dataflow id="3642" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_38_read" fromId="3539" toId="393">
</dataflow>
<dataflow id="3643" from="m1_0_load_38" to="m1_0_load_38_read" fromId="3472" toId="393">
</dataflow>
<dataflow id="3644" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_37_read" fromId="3539" toId="394">
</dataflow>
<dataflow id="3645" from="m1_1_load_37" to="m1_1_load_37_read" fromId="3471" toId="394">
</dataflow>
<dataflow id="3646" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_37_read" fromId="3539" toId="395">
</dataflow>
<dataflow id="3647" from="m1_0_load_37" to="m1_0_load_37_read" fromId="3470" toId="395">
</dataflow>
<dataflow id="3648" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_36_read" fromId="3539" toId="396">
</dataflow>
<dataflow id="3649" from="m1_1_load_36" to="m1_1_load_36_read" fromId="3469" toId="396">
</dataflow>
<dataflow id="3650" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_36_read" fromId="3539" toId="397">
</dataflow>
<dataflow id="3651" from="m1_0_load_36" to="m1_0_load_36_read" fromId="3468" toId="397">
</dataflow>
<dataflow id="3652" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_35_read" fromId="3539" toId="398">
</dataflow>
<dataflow id="3653" from="m1_1_load_35" to="m1_1_load_35_read" fromId="3467" toId="398">
</dataflow>
<dataflow id="3654" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_35_read" fromId="3539" toId="399">
</dataflow>
<dataflow id="3655" from="m1_0_load_35" to="m1_0_load_35_read" fromId="3466" toId="399">
</dataflow>
<dataflow id="3656" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_34_read" fromId="3539" toId="400">
</dataflow>
<dataflow id="3657" from="m1_1_load_34" to="m1_1_load_34_read" fromId="3465" toId="400">
</dataflow>
<dataflow id="3658" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_34_read" fromId="3539" toId="401">
</dataflow>
<dataflow id="3659" from="m1_0_load_34" to="m1_0_load_34_read" fromId="3464" toId="401">
</dataflow>
<dataflow id="3660" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_33_read" fromId="3539" toId="402">
</dataflow>
<dataflow id="3661" from="m1_1_load_33" to="m1_1_load_33_read" fromId="3463" toId="402">
</dataflow>
<dataflow id="3662" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_33_read" fromId="3539" toId="403">
</dataflow>
<dataflow id="3663" from="m1_0_load_33" to="m1_0_load_33_read" fromId="3462" toId="403">
</dataflow>
<dataflow id="3664" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_32_read" fromId="3539" toId="404">
</dataflow>
<dataflow id="3665" from="m1_1_load_32" to="m1_1_load_32_read" fromId="3460" toId="404">
</dataflow>
<dataflow id="3666" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_32_read" fromId="3539" toId="405">
</dataflow>
<dataflow id="3667" from="m1_0_load_32" to="m1_0_load_32_read" fromId="3459" toId="405">
</dataflow>
<dataflow id="3668" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_31_read" fromId="3539" toId="406">
</dataflow>
<dataflow id="3669" from="m1_1_load_31" to="m1_1_load_31_read" fromId="3458" toId="406">
</dataflow>
<dataflow id="3670" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_31_read" fromId="3539" toId="407">
</dataflow>
<dataflow id="3671" from="m1_0_load_31" to="m1_0_load_31_read" fromId="3457" toId="407">
</dataflow>
<dataflow id="3672" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_30_read" fromId="3539" toId="408">
</dataflow>
<dataflow id="3673" from="m1_1_load_30" to="m1_1_load_30_read" fromId="3456" toId="408">
</dataflow>
<dataflow id="3674" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_30_read" fromId="3539" toId="409">
</dataflow>
<dataflow id="3675" from="m1_0_load_30" to="m1_0_load_30_read" fromId="3455" toId="409">
</dataflow>
<dataflow id="3676" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_29_read" fromId="3539" toId="410">
</dataflow>
<dataflow id="3677" from="m1_1_load_29" to="m1_1_load_29_read" fromId="3454" toId="410">
</dataflow>
<dataflow id="3678" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_29_read" fromId="3539" toId="411">
</dataflow>
<dataflow id="3679" from="m1_0_load_29" to="m1_0_load_29_read" fromId="3453" toId="411">
</dataflow>
<dataflow id="3680" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_28_read" fromId="3539" toId="412">
</dataflow>
<dataflow id="3681" from="m1_1_load_28" to="m1_1_load_28_read" fromId="3452" toId="412">
</dataflow>
<dataflow id="3682" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_28_read" fromId="3539" toId="413">
</dataflow>
<dataflow id="3683" from="m1_0_load_28" to="m1_0_load_28_read" fromId="3451" toId="413">
</dataflow>
<dataflow id="3684" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_27_read" fromId="3539" toId="414">
</dataflow>
<dataflow id="3685" from="m1_1_load_27" to="m1_1_load_27_read" fromId="3450" toId="414">
</dataflow>
<dataflow id="3686" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_27_read" fromId="3539" toId="415">
</dataflow>
<dataflow id="3687" from="m1_0_load_27" to="m1_0_load_27_read" fromId="3449" toId="415">
</dataflow>
<dataflow id="3688" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_26_read" fromId="3539" toId="416">
</dataflow>
<dataflow id="3689" from="m1_1_load_26" to="m1_1_load_26_read" fromId="3448" toId="416">
</dataflow>
<dataflow id="3690" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_26_read" fromId="3539" toId="417">
</dataflow>
<dataflow id="3691" from="m1_0_load_26" to="m1_0_load_26_read" fromId="3447" toId="417">
</dataflow>
<dataflow id="3692" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_25_read" fromId="3539" toId="418">
</dataflow>
<dataflow id="3693" from="m1_1_load_25" to="m1_1_load_25_read" fromId="3446" toId="418">
</dataflow>
<dataflow id="3694" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_25_read" fromId="3539" toId="419">
</dataflow>
<dataflow id="3695" from="m1_0_load_25" to="m1_0_load_25_read" fromId="3445" toId="419">
</dataflow>
<dataflow id="3696" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_24_read" fromId="3539" toId="420">
</dataflow>
<dataflow id="3697" from="m1_1_load_24" to="m1_1_load_24_read" fromId="3444" toId="420">
</dataflow>
<dataflow id="3698" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_24_read" fromId="3539" toId="421">
</dataflow>
<dataflow id="3699" from="m1_0_load_24" to="m1_0_load_24_read" fromId="3443" toId="421">
</dataflow>
<dataflow id="3700" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_23_read" fromId="3539" toId="422">
</dataflow>
<dataflow id="3701" from="m1_1_load_23" to="m1_1_load_23_read" fromId="3442" toId="422">
</dataflow>
<dataflow id="3702" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_23_read" fromId="3539" toId="423">
</dataflow>
<dataflow id="3703" from="m1_0_load_23" to="m1_0_load_23_read" fromId="3441" toId="423">
</dataflow>
<dataflow id="3704" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_22_read" fromId="3539" toId="424">
</dataflow>
<dataflow id="3705" from="m1_1_load_22" to="m1_1_load_22_read" fromId="3440" toId="424">
</dataflow>
<dataflow id="3706" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_22_read" fromId="3539" toId="425">
</dataflow>
<dataflow id="3707" from="m1_0_load_22" to="m1_0_load_22_read" fromId="3439" toId="425">
</dataflow>
<dataflow id="3708" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_21_read" fromId="3539" toId="426">
</dataflow>
<dataflow id="3709" from="m1_1_load_21" to="m1_1_load_21_read" fromId="3438" toId="426">
</dataflow>
<dataflow id="3710" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_21_read" fromId="3539" toId="427">
</dataflow>
<dataflow id="3711" from="m1_0_load_21" to="m1_0_load_21_read" fromId="3437" toId="427">
</dataflow>
<dataflow id="3712" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_20_read" fromId="3539" toId="428">
</dataflow>
<dataflow id="3713" from="m1_1_load_20" to="m1_1_load_20_read" fromId="3436" toId="428">
</dataflow>
<dataflow id="3714" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_20_read" fromId="3539" toId="429">
</dataflow>
<dataflow id="3715" from="m1_0_load_20" to="m1_0_load_20_read" fromId="3435" toId="429">
</dataflow>
<dataflow id="3716" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_19_read" fromId="3539" toId="430">
</dataflow>
<dataflow id="3717" from="m1_1_load_19" to="m1_1_load_19_read" fromId="3434" toId="430">
</dataflow>
<dataflow id="3718" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_19_read" fromId="3539" toId="431">
</dataflow>
<dataflow id="3719" from="m1_0_load_19" to="m1_0_load_19_read" fromId="3433" toId="431">
</dataflow>
<dataflow id="3720" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_18_read" fromId="3539" toId="432">
</dataflow>
<dataflow id="3721" from="m1_1_load_18" to="m1_1_load_18_read" fromId="3432" toId="432">
</dataflow>
<dataflow id="3722" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_18_read" fromId="3539" toId="433">
</dataflow>
<dataflow id="3723" from="m1_0_load_18" to="m1_0_load_18_read" fromId="3431" toId="433">
</dataflow>
<dataflow id="3724" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_17_read" fromId="3539" toId="434">
</dataflow>
<dataflow id="3725" from="m1_1_load_17" to="m1_1_load_17_read" fromId="3430" toId="434">
</dataflow>
<dataflow id="3726" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_17_read" fromId="3539" toId="435">
</dataflow>
<dataflow id="3727" from="m1_0_load_17" to="m1_0_load_17_read" fromId="3429" toId="435">
</dataflow>
<dataflow id="3728" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_16_read" fromId="3539" toId="436">
</dataflow>
<dataflow id="3729" from="m1_1_load_16" to="m1_1_load_16_read" fromId="3428" toId="436">
</dataflow>
<dataflow id="3730" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_16_read" fromId="3539" toId="437">
</dataflow>
<dataflow id="3731" from="m1_0_load_16" to="m1_0_load_16_read" fromId="3427" toId="437">
</dataflow>
<dataflow id="3732" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_15_read" fromId="3539" toId="438">
</dataflow>
<dataflow id="3733" from="m1_1_load_15" to="m1_1_load_15_read" fromId="3426" toId="438">
</dataflow>
<dataflow id="3734" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_15_read" fromId="3539" toId="439">
</dataflow>
<dataflow id="3735" from="m1_0_load_15" to="m1_0_load_15_read" fromId="3425" toId="439">
</dataflow>
<dataflow id="3736" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_14_read" fromId="3539" toId="440">
</dataflow>
<dataflow id="3737" from="m1_1_load_14" to="m1_1_load_14_read" fromId="3424" toId="440">
</dataflow>
<dataflow id="3738" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_14_read" fromId="3539" toId="441">
</dataflow>
<dataflow id="3739" from="m1_0_load_14" to="m1_0_load_14_read" fromId="3423" toId="441">
</dataflow>
<dataflow id="3740" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_13_read" fromId="3539" toId="442">
</dataflow>
<dataflow id="3741" from="m1_1_load_13" to="m1_1_load_13_read" fromId="3422" toId="442">
</dataflow>
<dataflow id="3742" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_13_read" fromId="3539" toId="443">
</dataflow>
<dataflow id="3743" from="m1_0_load_13" to="m1_0_load_13_read" fromId="3421" toId="443">
</dataflow>
<dataflow id="3744" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_12_read" fromId="3539" toId="444">
</dataflow>
<dataflow id="3745" from="m1_1_load_12" to="m1_1_load_12_read" fromId="3420" toId="444">
</dataflow>
<dataflow id="3746" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_12_read" fromId="3539" toId="445">
</dataflow>
<dataflow id="3747" from="m1_0_load_12" to="m1_0_load_12_read" fromId="3419" toId="445">
</dataflow>
<dataflow id="3748" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_11_read" fromId="3539" toId="446">
</dataflow>
<dataflow id="3749" from="m1_1_load_11" to="m1_1_load_11_read" fromId="3418" toId="446">
</dataflow>
<dataflow id="3750" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_11_read" fromId="3539" toId="447">
</dataflow>
<dataflow id="3751" from="m1_0_load_11" to="m1_0_load_11_read" fromId="3417" toId="447">
</dataflow>
<dataflow id="3752" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_10_read" fromId="3539" toId="448">
</dataflow>
<dataflow id="3753" from="m1_1_load_10" to="m1_1_load_10_read" fromId="3416" toId="448">
</dataflow>
<dataflow id="3754" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_10_read" fromId="3539" toId="449">
</dataflow>
<dataflow id="3755" from="m1_0_load_10" to="m1_0_load_10_read" fromId="3415" toId="449">
</dataflow>
<dataflow id="3756" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_9_read" fromId="3539" toId="450">
</dataflow>
<dataflow id="3757" from="m1_1_load_9" to="m1_1_load_9_read" fromId="3414" toId="450">
</dataflow>
<dataflow id="3758" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_9_read" fromId="3539" toId="451">
</dataflow>
<dataflow id="3759" from="m1_0_load_9" to="m1_0_load_9_read" fromId="3413" toId="451">
</dataflow>
<dataflow id="3760" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_8_read" fromId="3539" toId="452">
</dataflow>
<dataflow id="3761" from="m1_1_load_8" to="m1_1_load_8_read" fromId="3412" toId="452">
</dataflow>
<dataflow id="3762" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_8_read" fromId="3539" toId="453">
</dataflow>
<dataflow id="3763" from="m1_0_load_8" to="m1_0_load_8_read" fromId="3411" toId="453">
</dataflow>
<dataflow id="3764" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_7_read" fromId="3539" toId="454">
</dataflow>
<dataflow id="3765" from="m1_1_load_7" to="m1_1_load_7_read" fromId="3410" toId="454">
</dataflow>
<dataflow id="3766" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_7_read" fromId="3539" toId="455">
</dataflow>
<dataflow id="3767" from="m1_0_load_7" to="m1_0_load_7_read" fromId="3409" toId="455">
</dataflow>
<dataflow id="3768" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_6_read" fromId="3539" toId="456">
</dataflow>
<dataflow id="3769" from="m1_1_load_6" to="m1_1_load_6_read" fromId="3408" toId="456">
</dataflow>
<dataflow id="3770" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_6_read" fromId="3539" toId="457">
</dataflow>
<dataflow id="3771" from="m1_0_load_6" to="m1_0_load_6_read" fromId="3407" toId="457">
</dataflow>
<dataflow id="3772" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_5_read" fromId="3539" toId="458">
</dataflow>
<dataflow id="3773" from="m1_1_load_5" to="m1_1_load_5_read" fromId="3406" toId="458">
</dataflow>
<dataflow id="3774" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_5_read" fromId="3539" toId="459">
</dataflow>
<dataflow id="3775" from="m1_0_load_5" to="m1_0_load_5_read" fromId="3405" toId="459">
</dataflow>
<dataflow id="3776" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_4_read" fromId="3539" toId="460">
</dataflow>
<dataflow id="3777" from="m1_1_load_4" to="m1_1_load_4_read" fromId="3404" toId="460">
</dataflow>
<dataflow id="3778" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_4_read" fromId="3539" toId="461">
</dataflow>
<dataflow id="3779" from="m1_0_load_4" to="m1_0_load_4_read" fromId="3403" toId="461">
</dataflow>
<dataflow id="3780" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_3_read" fromId="3539" toId="462">
</dataflow>
<dataflow id="3781" from="m1_1_load_3" to="m1_1_load_3_read" fromId="3402" toId="462">
</dataflow>
<dataflow id="3782" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_3_read" fromId="3539" toId="463">
</dataflow>
<dataflow id="3783" from="m1_0_load_3" to="m1_0_load_3_read" fromId="3401" toId="463">
</dataflow>
<dataflow id="3784" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_2_read" fromId="3539" toId="464">
</dataflow>
<dataflow id="3785" from="m1_1_load_2" to="m1_1_load_2_read" fromId="3400" toId="464">
</dataflow>
<dataflow id="3786" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_2_read" fromId="3539" toId="465">
</dataflow>
<dataflow id="3787" from="m1_0_load_2" to="m1_0_load_2_read" fromId="3399" toId="465">
</dataflow>
<dataflow id="3788" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_1_read" fromId="3539" toId="466">
</dataflow>
<dataflow id="3789" from="m1_1_load_1" to="m1_1_load_1_read" fromId="3398" toId="466">
</dataflow>
<dataflow id="3790" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_1_read" fromId="3539" toId="467">
</dataflow>
<dataflow id="3791" from="m1_0_load_1" to="m1_0_load_1_read" fromId="3397" toId="467">
</dataflow>
<dataflow id="3793" from="_ssdm_op_Read.ap_auto.i1" to="tmp_260_read" fromId="3792" toId="468">
</dataflow>
<dataflow id="3794" from="tmp_260" to="tmp_260_read" fromId="3395" toId="468">
</dataflow>
<dataflow id="3795" from="_ssdm_op_Read.ap_auto.i128" to="m1_1_load_read" fromId="3539" toId="469">
</dataflow>
<dataflow id="3796" from="m1_1_load" to="m1_1_load_read" fromId="3394" toId="469">
</dataflow>
<dataflow id="3798" from="_ssdm_op_Read.ap_auto.i7" to="zext_ln14_15_read" fromId="3797" toId="470">
</dataflow>
<dataflow id="3799" from="zext_ln14_15" to="zext_ln14_15_read" fromId="3393" toId="470">
</dataflow>
<dataflow id="3800" from="_ssdm_op_Read.ap_auto.i128" to="m1_0_load_read" fromId="3539" toId="471">
</dataflow>
<dataflow id="3801" from="m1_0_load" to="m1_0_load_read" fromId="3392" toId="471">
</dataflow>
<dataflow id="3803" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3802" toId="472">
</dataflow>
<dataflow id="3804" from="prod_1" to="specinterface_ln0" fromId="3527" toId="472">
</dataflow>
<dataflow id="3806" from="empty_184" to="specinterface_ln0" fromId="3805" toId="472">
</dataflow>
<dataflow id="3808" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3809" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3811" from="empty_131" to="specinterface_ln0" fromId="3810" toId="472">
</dataflow>
<dataflow id="3813" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="472">
</dataflow>
<dataflow id="3814" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3815" from="empty_131" to="specinterface_ln0" fromId="3810" toId="472">
</dataflow>
<dataflow id="3816" from="empty_131" to="specinterface_ln0" fromId="3810" toId="472">
</dataflow>
<dataflow id="3817" from="empty_131" to="specinterface_ln0" fromId="3810" toId="472">
</dataflow>
<dataflow id="3818" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3819" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3820" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3821" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3822" from="empty_131" to="specinterface_ln0" fromId="3810" toId="472">
</dataflow>
<dataflow id="3823" from="empty_131" to="specinterface_ln0" fromId="3810" toId="472">
</dataflow>
<dataflow id="3824" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="472">
</dataflow>
<dataflow id="3825" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="472">
</dataflow>
<dataflow id="3826" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3802" toId="473">
</dataflow>
<dataflow id="3827" from="prod_0" to="specinterface_ln0" fromId="3391" toId="473">
</dataflow>
<dataflow id="3828" from="empty_184" to="specinterface_ln0" fromId="3805" toId="473">
</dataflow>
<dataflow id="3829" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3830" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3831" from="empty_131" to="specinterface_ln0" fromId="3810" toId="473">
</dataflow>
<dataflow id="3832" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="473">
</dataflow>
<dataflow id="3833" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3834" from="empty_131" to="specinterface_ln0" fromId="3810" toId="473">
</dataflow>
<dataflow id="3835" from="empty_131" to="specinterface_ln0" fromId="3810" toId="473">
</dataflow>
<dataflow id="3836" from="empty_131" to="specinterface_ln0" fromId="3810" toId="473">
</dataflow>
<dataflow id="3837" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3838" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3839" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3840" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3841" from="empty_131" to="specinterface_ln0" fromId="3810" toId="473">
</dataflow>
<dataflow id="3842" from="empty_131" to="specinterface_ln0" fromId="3810" toId="473">
</dataflow>
<dataflow id="3843" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="473">
</dataflow>
<dataflow id="3844" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="473">
</dataflow>
<dataflow id="3845" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3802" toId="474">
</dataflow>
<dataflow id="3846" from="m2_1" to="specinterface_ln0" fromId="3461" toId="474">
</dataflow>
<dataflow id="3847" from="empty_184" to="specinterface_ln0" fromId="3805" toId="474">
</dataflow>
<dataflow id="3848" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3849" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3850" from="empty_131" to="specinterface_ln0" fromId="3810" toId="474">
</dataflow>
<dataflow id="3851" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="474">
</dataflow>
<dataflow id="3852" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3853" from="empty_131" to="specinterface_ln0" fromId="3810" toId="474">
</dataflow>
<dataflow id="3854" from="empty_131" to="specinterface_ln0" fromId="3810" toId="474">
</dataflow>
<dataflow id="3855" from="empty_131" to="specinterface_ln0" fromId="3810" toId="474">
</dataflow>
<dataflow id="3856" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3857" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3858" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3859" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3860" from="empty_131" to="specinterface_ln0" fromId="3810" toId="474">
</dataflow>
<dataflow id="3861" from="empty_131" to="specinterface_ln0" fromId="3810" toId="474">
</dataflow>
<dataflow id="3862" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="474">
</dataflow>
<dataflow id="3863" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="474">
</dataflow>
<dataflow id="3864" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="3802" toId="475">
</dataflow>
<dataflow id="3865" from="m2_0" to="specinterface_ln0" fromId="3396" toId="475">
</dataflow>
<dataflow id="3866" from="empty_184" to="specinterface_ln0" fromId="3805" toId="475">
</dataflow>
<dataflow id="3867" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3868" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3869" from="empty_131" to="specinterface_ln0" fromId="3810" toId="475">
</dataflow>
<dataflow id="3870" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="475">
</dataflow>
<dataflow id="3871" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3872" from="empty_131" to="specinterface_ln0" fromId="3810" toId="475">
</dataflow>
<dataflow id="3873" from="empty_131" to="specinterface_ln0" fromId="3810" toId="475">
</dataflow>
<dataflow id="3874" from="empty_131" to="specinterface_ln0" fromId="3810" toId="475">
</dataflow>
<dataflow id="3875" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3876" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3877" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3878" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3879" from="empty_131" to="specinterface_ln0" fromId="3810" toId="475">
</dataflow>
<dataflow id="3880" from="empty_131" to="specinterface_ln0" fromId="3810" toId="475">
</dataflow>
<dataflow id="3881" from="StgValue_3812" to="specinterface_ln0" fromId="3812" toId="475">
</dataflow>
<dataflow id="3882" from="StgValue_3807" to="specinterface_ln0" fromId="3807" toId="475">
</dataflow>
<dataflow id="3884" from="StgValue_3883" to="store_ln0" fromId="3883" toId="476">
</dataflow>
<dataflow id="3885" from="j" to="store_ln0" fromId="338" toId="476">
</dataflow>
<dataflow id="3886" from="j" to="j_1" fromId="338" toId="478">
</dataflow>
<dataflow id="3887" from="j_1" to="icmp_ln9" fromId="478" toId="479">
</dataflow>
<dataflow id="3889" from="StgValue_3888" to="icmp_ln9" fromId="3888" toId="479">
</dataflow>
<dataflow id="3890" from="icmp_ln9" to="br_ln9" fromId="479" toId="480">
</dataflow>
<dataflow id="3891" from="j_1" to="zext_ln9" fromId="478" toId="481">
</dataflow>
<dataflow id="3892" from="j_1" to="zext_ln9_1" fromId="478" toId="482">
</dataflow>
<dataflow id="3893" from="j_1" to="trunc_ln9" fromId="478" toId="483">
</dataflow>
<dataflow id="3894" from="zext_ln14_15_read" to="zext_ln14_2" fromId="470" toId="484">
</dataflow>
<dataflow id="3895" from="m1_0_load_read" to="lshr_ln14" fromId="471" toId="485">
</dataflow>
<dataflow id="3896" from="zext_ln14_2" to="lshr_ln14" fromId="484" toId="485">
</dataflow>
<dataflow id="3897" from="lshr_ln14" to="trunc_ln14" fromId="485" toId="486">
</dataflow>
<dataflow id="3898" from="trunc_ln14" to="bitcast_ln14" fromId="486" toId="487">
</dataflow>
<dataflow id="3899" from="zext_ln14_15_read" to="zext_ln14_5" fromId="470" toId="488">
</dataflow>
<dataflow id="3900" from="m1_1_load_read" to="lshr_ln14_1" fromId="469" toId="489">
</dataflow>
<dataflow id="3901" from="zext_ln14_5" to="lshr_ln14_1" fromId="488" toId="489">
</dataflow>
<dataflow id="3902" from="lshr_ln14_1" to="trunc_ln14_1" fromId="489" toId="490">
</dataflow>
<dataflow id="3903" from="trunc_ln14_1" to="bitcast_ln14_1" fromId="490" toId="491">
</dataflow>
<dataflow id="3905" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_2" fromId="3904" toId="492">
</dataflow>
<dataflow id="3906" from="bitcast_ln14" to="tmp_2" fromId="487" toId="492">
</dataflow>
<dataflow id="3907" from="bitcast_ln14_1" to="tmp_2" fromId="491" toId="492">
</dataflow>
<dataflow id="3908" from="tmp_260_read" to="tmp_2" fromId="468" toId="492">
</dataflow>
<dataflow id="3909" from="m2_0" to="m2_0_addr" fromId="3396" toId="493">
</dataflow>
<dataflow id="3911" from="StgValue_3910" to="m2_0_addr" fromId="3910" toId="493">
</dataflow>
<dataflow id="3912" from="zext_ln9" to="m2_0_addr" fromId="481" toId="493">
</dataflow>
<dataflow id="3913" from="m2_0_addr" to="m2_0_load" fromId="493" toId="494">
</dataflow>
<dataflow id="3914" from="zext_ln14_15_read" to="zext_ln14_6" fromId="470" toId="495">
</dataflow>
<dataflow id="3915" from="m1_0_load_1_read" to="lshr_ln14_2" fromId="467" toId="496">
</dataflow>
<dataflow id="3916" from="zext_ln14_6" to="lshr_ln14_2" fromId="495" toId="496">
</dataflow>
<dataflow id="3917" from="lshr_ln14_2" to="trunc_ln14_3" fromId="496" toId="497">
</dataflow>
<dataflow id="3918" from="trunc_ln14_3" to="bitcast_ln14_3" fromId="497" toId="498">
</dataflow>
<dataflow id="3919" from="zext_ln14_15_read" to="zext_ln14_11" fromId="470" toId="499">
</dataflow>
<dataflow id="3920" from="m1_1_load_1_read" to="lshr_ln14_3" fromId="466" toId="500">
</dataflow>
<dataflow id="3921" from="zext_ln14_11" to="lshr_ln14_3" fromId="499" toId="500">
</dataflow>
<dataflow id="3922" from="lshr_ln14_3" to="trunc_ln14_4" fromId="500" toId="501">
</dataflow>
<dataflow id="3923" from="trunc_ln14_4" to="bitcast_ln14_4" fromId="501" toId="502">
</dataflow>
<dataflow id="3924" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_7" fromId="3904" toId="503">
</dataflow>
<dataflow id="3925" from="bitcast_ln14_3" to="tmp_7" fromId="498" toId="503">
</dataflow>
<dataflow id="3926" from="bitcast_ln14_4" to="tmp_7" fromId="502" toId="503">
</dataflow>
<dataflow id="3927" from="tmp_260_read" to="tmp_7" fromId="468" toId="503">
</dataflow>
<dataflow id="3929" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="zext_ln" fromId="3928" toId="504">
</dataflow>
<dataflow id="3931" from="StgValue_3930" to="zext_ln" fromId="3930" toId="504">
</dataflow>
<dataflow id="3932" from="trunc_ln9" to="zext_ln" fromId="483" toId="504">
</dataflow>
<dataflow id="3933" from="zext_ln" to="zext_ln14" fromId="504" toId="505">
</dataflow>
<dataflow id="3934" from="m2_0" to="m2_0_addr_1" fromId="3396" toId="506">
</dataflow>
<dataflow id="3935" from="StgValue_3910" to="m2_0_addr_1" fromId="3910" toId="506">
</dataflow>
<dataflow id="3936" from="zext_ln14" to="m2_0_addr_1" fromId="505" toId="506">
</dataflow>
<dataflow id="3937" from="m2_0_addr_1" to="m2_0_load_1" fromId="506" toId="507">
</dataflow>
<dataflow id="3938" from="zext_ln14_15_read" to="zext_ln14_12" fromId="470" toId="508">
</dataflow>
<dataflow id="3939" from="m1_0_load_2_read" to="lshr_ln14_4" fromId="465" toId="509">
</dataflow>
<dataflow id="3940" from="zext_ln14_12" to="lshr_ln14_4" fromId="508" toId="509">
</dataflow>
<dataflow id="3941" from="lshr_ln14_4" to="trunc_ln14_6" fromId="509" toId="510">
</dataflow>
<dataflow id="3942" from="trunc_ln14_6" to="bitcast_ln14_6" fromId="510" toId="511">
</dataflow>
<dataflow id="3943" from="zext_ln14_15_read" to="zext_ln14_13" fromId="470" toId="512">
</dataflow>
<dataflow id="3944" from="m1_1_load_2_read" to="lshr_ln14_5" fromId="464" toId="513">
</dataflow>
<dataflow id="3945" from="zext_ln14_13" to="lshr_ln14_5" fromId="512" toId="513">
</dataflow>
<dataflow id="3946" from="lshr_ln14_5" to="trunc_ln14_7" fromId="513" toId="514">
</dataflow>
<dataflow id="3947" from="trunc_ln14_7" to="bitcast_ln14_7" fromId="514" toId="515">
</dataflow>
<dataflow id="3948" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_9" fromId="3904" toId="516">
</dataflow>
<dataflow id="3949" from="bitcast_ln14_6" to="tmp_9" fromId="511" toId="516">
</dataflow>
<dataflow id="3950" from="bitcast_ln14_7" to="tmp_9" fromId="515" toId="516">
</dataflow>
<dataflow id="3951" from="tmp_260_read" to="tmp_9" fromId="468" toId="516">
</dataflow>
<dataflow id="3952" from="zext_ln14_15_read" to="zext_ln14_16" fromId="470" toId="517">
</dataflow>
<dataflow id="3953" from="m1_0_load_3_read" to="lshr_ln14_6" fromId="463" toId="518">
</dataflow>
<dataflow id="3954" from="zext_ln14_16" to="lshr_ln14_6" fromId="517" toId="518">
</dataflow>
<dataflow id="3955" from="lshr_ln14_6" to="trunc_ln14_9" fromId="518" toId="519">
</dataflow>
<dataflow id="3956" from="trunc_ln14_9" to="bitcast_ln14_9" fromId="519" toId="520">
</dataflow>
<dataflow id="3957" from="zext_ln14_15_read" to="zext_ln14_17" fromId="470" toId="521">
</dataflow>
<dataflow id="3958" from="m1_1_load_3_read" to="lshr_ln14_7" fromId="462" toId="522">
</dataflow>
<dataflow id="3959" from="zext_ln14_17" to="lshr_ln14_7" fromId="521" toId="522">
</dataflow>
<dataflow id="3960" from="lshr_ln14_7" to="trunc_ln14_10" fromId="522" toId="523">
</dataflow>
<dataflow id="3961" from="trunc_ln14_10" to="bitcast_ln14_10" fromId="523" toId="524">
</dataflow>
<dataflow id="3962" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_s" fromId="3904" toId="525">
</dataflow>
<dataflow id="3963" from="bitcast_ln14_9" to="tmp_s" fromId="520" toId="525">
</dataflow>
<dataflow id="3964" from="bitcast_ln14_10" to="tmp_s" fromId="524" toId="525">
</dataflow>
<dataflow id="3965" from="tmp_260_read" to="tmp_s" fromId="468" toId="525">
</dataflow>
<dataflow id="3966" from="zext_ln14_15_read" to="zext_ln14_19" fromId="470" toId="526">
</dataflow>
<dataflow id="3967" from="m1_0_load_4_read" to="lshr_ln14_8" fromId="461" toId="527">
</dataflow>
<dataflow id="3968" from="zext_ln14_19" to="lshr_ln14_8" fromId="526" toId="527">
</dataflow>
<dataflow id="3969" from="lshr_ln14_8" to="trunc_ln14_12" fromId="527" toId="528">
</dataflow>
<dataflow id="3970" from="trunc_ln9" to="zext_ln14_57" fromId="483" toId="529">
</dataflow>
<dataflow id="3971" from="j_1" to="xor_ln14" fromId="478" toId="530">
</dataflow>
<dataflow id="3972" from="StgValue_3888" to="xor_ln14" fromId="3888" toId="530">
</dataflow>
<dataflow id="3974" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_46" fromId="3973" toId="531">
</dataflow>
<dataflow id="3975" from="xor_ln14" to="tmp_46" fromId="530" toId="531">
</dataflow>
<dataflow id="3977" from="StgValue_3976" to="tmp_46" fromId="3976" toId="531">
</dataflow>
<dataflow id="3978" from="m2_1" to="m2_1_addr" fromId="3461" toId="532">
</dataflow>
<dataflow id="3979" from="StgValue_3910" to="m2_1_addr" fromId="3910" toId="532">
</dataflow>
<dataflow id="3980" from="zext_ln14_57" to="m2_1_addr" fromId="529" toId="532">
</dataflow>
<dataflow id="3981" from="m2_1_addr" to="m2_1_load" fromId="532" toId="533">
</dataflow>
<dataflow id="3982" from="xor_ln14" to="zext_ln14_100" fromId="530" toId="534">
</dataflow>
<dataflow id="3983" from="m2_1" to="m2_1_addr_1" fromId="3461" toId="535">
</dataflow>
<dataflow id="3984" from="StgValue_3910" to="m2_1_addr_1" fromId="3910" toId="535">
</dataflow>
<dataflow id="3985" from="zext_ln14_100" to="m2_1_addr_1" fromId="534" toId="535">
</dataflow>
<dataflow id="3986" from="m2_1_addr_1" to="m2_1_load_1" fromId="535" toId="536">
</dataflow>
<dataflow id="3987" from="zext_ln9_1" to="add_ln17" fromId="482" toId="537">
</dataflow>
<dataflow id="3988" from="tmp_258_read" to="add_ln17" fromId="341" toId="537">
</dataflow>
<dataflow id="3990" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_95" fromId="3989" toId="538">
</dataflow>
<dataflow id="3991" from="add_ln17" to="tmp_95" fromId="537" toId="538">
</dataflow>
<dataflow id="3993" from="StgValue_3992" to="tmp_95" fromId="3992" toId="538">
</dataflow>
<dataflow id="3994" from="tmp_95" to="br_ln17" fromId="538" toId="539">
</dataflow>
<dataflow id="3995" from="m2_0_addr" to="m2_0_load" fromId="493" toId="540">
</dataflow>
<dataflow id="3996" from="m2_0_load" to="trunc_ln14_2" fromId="540" toId="541">
</dataflow>
<dataflow id="3997" from="m2_0_addr_1" to="m2_0_load_1" fromId="506" toId="542">
</dataflow>
<dataflow id="3998" from="m2_0_load_1" to="trunc_ln14_5" fromId="542" toId="543">
</dataflow>
<dataflow id="4000" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="zext_ln14_1" fromId="3999" toId="544">
</dataflow>
<dataflow id="4002" from="StgValue_4001" to="zext_ln14_1" fromId="4001" toId="544">
</dataflow>
<dataflow id="4003" from="trunc_ln9" to="zext_ln14_1" fromId="483" toId="544">
</dataflow>
<dataflow id="4004" from="zext_ln14_1" to="zext_ln14_14" fromId="544" toId="545">
</dataflow>
<dataflow id="4005" from="m2_0" to="m2_0_addr_2" fromId="3396" toId="546">
</dataflow>
<dataflow id="4006" from="StgValue_3910" to="m2_0_addr_2" fromId="3910" toId="546">
</dataflow>
<dataflow id="4007" from="zext_ln14_14" to="m2_0_addr_2" fromId="545" toId="546">
</dataflow>
<dataflow id="4008" from="m2_0_addr_2" to="m2_0_load_2" fromId="546" toId="547">
</dataflow>
<dataflow id="4009" from="j_1" to="or_ln14" fromId="478" toId="548">
</dataflow>
<dataflow id="4010" from="StgValue_3888" to="or_ln14" fromId="3888" toId="548">
</dataflow>
<dataflow id="4011" from="or_ln14" to="sext_ln14" fromId="548" toId="549">
</dataflow>
<dataflow id="4012" from="sext_ln14" to="zext_ln14_18" fromId="549" toId="550">
</dataflow>
<dataflow id="4013" from="m2_0" to="m2_0_addr_3" fromId="3396" toId="551">
</dataflow>
<dataflow id="4014" from="StgValue_3910" to="m2_0_addr_3" fromId="3910" toId="551">
</dataflow>
<dataflow id="4015" from="zext_ln14_18" to="m2_0_addr_3" fromId="550" toId="551">
</dataflow>
<dataflow id="4016" from="m2_0_addr_3" to="m2_0_load_3" fromId="551" toId="552">
</dataflow>
<dataflow id="4017" from="trunc_ln14_12" to="bitcast_ln14_12" fromId="528" toId="553">
</dataflow>
<dataflow id="4018" from="zext_ln14_15_read" to="zext_ln14_20" fromId="470" toId="554">
</dataflow>
<dataflow id="4019" from="m1_1_load_4_read" to="lshr_ln14_9" fromId="460" toId="555">
</dataflow>
<dataflow id="4020" from="zext_ln14_20" to="lshr_ln14_9" fromId="554" toId="555">
</dataflow>
<dataflow id="4021" from="lshr_ln14_9" to="trunc_ln14_13" fromId="555" toId="556">
</dataflow>
<dataflow id="4022" from="trunc_ln14_13" to="bitcast_ln14_13" fromId="556" toId="557">
</dataflow>
<dataflow id="4023" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_1" fromId="3904" toId="558">
</dataflow>
<dataflow id="4024" from="bitcast_ln14_12" to="tmp_1" fromId="553" toId="558">
</dataflow>
<dataflow id="4025" from="bitcast_ln14_13" to="tmp_1" fromId="557" toId="558">
</dataflow>
<dataflow id="4026" from="tmp_260_read" to="tmp_1" fromId="468" toId="558">
</dataflow>
<dataflow id="4027" from="zext_ln14_15_read" to="zext_ln14_22" fromId="470" toId="559">
</dataflow>
<dataflow id="4028" from="m1_0_load_5_read" to="lshr_ln14_10" fromId="459" toId="560">
</dataflow>
<dataflow id="4029" from="zext_ln14_22" to="lshr_ln14_10" fromId="559" toId="560">
</dataflow>
<dataflow id="4030" from="lshr_ln14_10" to="trunc_ln14_15" fromId="560" toId="561">
</dataflow>
<dataflow id="4031" from="trunc_ln14_15" to="bitcast_ln14_15" fromId="561" toId="562">
</dataflow>
<dataflow id="4032" from="zext_ln14_15_read" to="zext_ln14_23" fromId="470" toId="563">
</dataflow>
<dataflow id="4033" from="m1_1_load_5_read" to="lshr_ln14_11" fromId="458" toId="564">
</dataflow>
<dataflow id="4034" from="zext_ln14_23" to="lshr_ln14_11" fromId="563" toId="564">
</dataflow>
<dataflow id="4035" from="lshr_ln14_11" to="trunc_ln14_16" fromId="564" toId="565">
</dataflow>
<dataflow id="4036" from="trunc_ln14_16" to="bitcast_ln14_16" fromId="565" toId="566">
</dataflow>
<dataflow id="4037" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_3" fromId="3904" toId="567">
</dataflow>
<dataflow id="4038" from="bitcast_ln14_15" to="tmp_3" fromId="562" toId="567">
</dataflow>
<dataflow id="4039" from="bitcast_ln14_16" to="tmp_3" fromId="566" toId="567">
</dataflow>
<dataflow id="4040" from="tmp_260_read" to="tmp_3" fromId="468" toId="567">
</dataflow>
<dataflow id="4041" from="zext_ln14_15_read" to="zext_ln14_25" fromId="470" toId="568">
</dataflow>
<dataflow id="4042" from="m1_0_load_6_read" to="lshr_ln14_12" fromId="457" toId="569">
</dataflow>
<dataflow id="4043" from="zext_ln14_25" to="lshr_ln14_12" fromId="568" toId="569">
</dataflow>
<dataflow id="4044" from="lshr_ln14_12" to="trunc_ln14_18" fromId="569" toId="570">
</dataflow>
<dataflow id="4045" from="trunc_ln14_18" to="bitcast_ln14_18" fromId="570" toId="571">
</dataflow>
<dataflow id="4046" from="zext_ln14_15_read" to="zext_ln14_26" fromId="470" toId="572">
</dataflow>
<dataflow id="4047" from="m1_1_load_6_read" to="lshr_ln14_13" fromId="456" toId="573">
</dataflow>
<dataflow id="4048" from="zext_ln14_26" to="lshr_ln14_13" fromId="572" toId="573">
</dataflow>
<dataflow id="4049" from="lshr_ln14_13" to="trunc_ln14_19" fromId="573" toId="574">
</dataflow>
<dataflow id="4050" from="trunc_ln14_19" to="bitcast_ln14_19" fromId="574" toId="575">
</dataflow>
<dataflow id="4051" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_4" fromId="3904" toId="576">
</dataflow>
<dataflow id="4052" from="bitcast_ln14_18" to="tmp_4" fromId="571" toId="576">
</dataflow>
<dataflow id="4053" from="bitcast_ln14_19" to="tmp_4" fromId="575" toId="576">
</dataflow>
<dataflow id="4054" from="tmp_260_read" to="tmp_4" fromId="468" toId="576">
</dataflow>
<dataflow id="4055" from="zext_ln14_15_read" to="zext_ln14_28" fromId="470" toId="577">
</dataflow>
<dataflow id="4056" from="m1_0_load_7_read" to="lshr_ln14_14" fromId="455" toId="578">
</dataflow>
<dataflow id="4057" from="zext_ln14_28" to="lshr_ln14_14" fromId="577" toId="578">
</dataflow>
<dataflow id="4058" from="lshr_ln14_14" to="trunc_ln14_21" fromId="578" toId="579">
</dataflow>
<dataflow id="4059" from="trunc_ln14_21" to="bitcast_ln14_21" fromId="579" toId="580">
</dataflow>
<dataflow id="4060" from="zext_ln14_15_read" to="zext_ln14_29" fromId="470" toId="581">
</dataflow>
<dataflow id="4061" from="m1_1_load_7_read" to="lshr_ln14_15" fromId="454" toId="582">
</dataflow>
<dataflow id="4062" from="zext_ln14_29" to="lshr_ln14_15" fromId="581" toId="582">
</dataflow>
<dataflow id="4063" from="lshr_ln14_15" to="trunc_ln14_22" fromId="582" toId="583">
</dataflow>
<dataflow id="4064" from="trunc_ln14_22" to="bitcast_ln14_22" fromId="583" toId="584">
</dataflow>
<dataflow id="4065" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_5" fromId="3904" toId="585">
</dataflow>
<dataflow id="4066" from="bitcast_ln14_21" to="tmp_5" fromId="580" toId="585">
</dataflow>
<dataflow id="4067" from="bitcast_ln14_22" to="tmp_5" fromId="584" toId="585">
</dataflow>
<dataflow id="4068" from="tmp_260_read" to="tmp_5" fromId="468" toId="585">
</dataflow>
<dataflow id="4069" from="zext_ln14_15_read" to="zext_ln14_31" fromId="470" toId="586">
</dataflow>
<dataflow id="4070" from="m1_0_load_8_read" to="lshr_ln14_16" fromId="453" toId="587">
</dataflow>
<dataflow id="4071" from="zext_ln14_31" to="lshr_ln14_16" fromId="586" toId="587">
</dataflow>
<dataflow id="4072" from="lshr_ln14_16" to="trunc_ln14_24" fromId="587" toId="588">
</dataflow>
<dataflow id="4073" from="trunc_ln14_24" to="bitcast_ln14_24" fromId="588" toId="589">
</dataflow>
<dataflow id="4074" from="zext_ln14_15_read" to="zext_ln14_32" fromId="470" toId="590">
</dataflow>
<dataflow id="4075" from="m1_1_load_8_read" to="lshr_ln14_17" fromId="452" toId="591">
</dataflow>
<dataflow id="4076" from="zext_ln14_32" to="lshr_ln14_17" fromId="590" toId="591">
</dataflow>
<dataflow id="4077" from="lshr_ln14_17" to="trunc_ln14_25" fromId="591" toId="592">
</dataflow>
<dataflow id="4078" from="trunc_ln14_25" to="bitcast_ln14_25" fromId="592" toId="593">
</dataflow>
<dataflow id="4079" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_6" fromId="3904" toId="594">
</dataflow>
<dataflow id="4080" from="bitcast_ln14_24" to="tmp_6" fromId="589" toId="594">
</dataflow>
<dataflow id="4081" from="bitcast_ln14_25" to="tmp_6" fromId="593" toId="594">
</dataflow>
<dataflow id="4082" from="tmp_260_read" to="tmp_6" fromId="468" toId="594">
</dataflow>
<dataflow id="4083" from="j_1" to="xor_ln14_1" fromId="478" toId="595">
</dataflow>
<dataflow id="4084" from="StgValue_3888" to="xor_ln14_1" fromId="3888" toId="595">
</dataflow>
<dataflow id="4086" from="_ssdm_op_BitConcatenate.i8.i1.i7" to="zext_ln14_10" fromId="4085" toId="596">
</dataflow>
<dataflow id="4087" from="StgValue_3930" to="zext_ln14_10" fromId="3930" toId="596">
</dataflow>
<dataflow id="4088" from="j_1" to="zext_ln14_10" fromId="478" toId="596">
</dataflow>
<dataflow id="4089" from="zext_ln14_10" to="zext_ln14_63" fromId="596" toId="597">
</dataflow>
<dataflow id="4090" from="xor_ln14_1" to="sext_ln14_7" fromId="595" toId="598">
</dataflow>
<dataflow id="4091" from="sext_ln14_7" to="zext_ln14_66" fromId="598" toId="599">
</dataflow>
<dataflow id="4092" from="m2_1_addr" to="m2_1_load" fromId="532" toId="600">
</dataflow>
<dataflow id="4093" from="m2_1_load" to="trunc_ln14_83" fromId="600" toId="601">
</dataflow>
<dataflow id="4094" from="m2_1_addr_1" to="m2_1_load_1" fromId="535" toId="602">
</dataflow>
<dataflow id="4095" from="m2_1_load_1" to="trunc_ln14_86" fromId="602" toId="603">
</dataflow>
<dataflow id="4096" from="m2_1" to="m2_1_addr_2" fromId="3461" toId="604">
</dataflow>
<dataflow id="4097" from="StgValue_3910" to="m2_1_addr_2" fromId="3910" toId="604">
</dataflow>
<dataflow id="4098" from="zext_ln14_63" to="m2_1_addr_2" fromId="597" toId="604">
</dataflow>
<dataflow id="4099" from="m2_1_addr_2" to="m2_1_load_2" fromId="604" toId="605">
</dataflow>
<dataflow id="4100" from="m2_1" to="m2_1_addr_3" fromId="3461" toId="606">
</dataflow>
<dataflow id="4101" from="StgValue_3910" to="m2_1_addr_3" fromId="3910" toId="606">
</dataflow>
<dataflow id="4102" from="zext_ln14_66" to="m2_1_addr_3" fromId="599" toId="606">
</dataflow>
<dataflow id="4103" from="m2_1_addr_3" to="m2_1_load_3" fromId="606" toId="607">
</dataflow>
<dataflow id="4104" from="j_1" to="zext_ln9_2" fromId="478" toId="608">
</dataflow>
<dataflow id="4105" from="trunc_ln14_2" to="bitcast_ln14_2" fromId="541" toId="609">
</dataflow>
<dataflow id="4106" from="tmp_2" to="mult" fromId="492" toId="610">
</dataflow>
<dataflow id="4107" from="bitcast_ln14_2" to="mult" fromId="609" toId="610">
</dataflow>
<dataflow id="4108" from="trunc_ln14_5" to="bitcast_ln14_5" fromId="543" toId="611">
</dataflow>
<dataflow id="4109" from="tmp_7" to="mult_1" fromId="503" toId="612">
</dataflow>
<dataflow id="4110" from="bitcast_ln14_5" to="mult_1" fromId="611" toId="612">
</dataflow>
<dataflow id="4111" from="m2_0_addr_2" to="m2_0_load_2" fromId="546" toId="613">
</dataflow>
<dataflow id="4112" from="m2_0_load_2" to="trunc_ln14_8" fromId="613" toId="614">
</dataflow>
<dataflow id="4113" from="m2_0_addr_3" to="m2_0_load_3" fromId="551" toId="615">
</dataflow>
<dataflow id="4114" from="m2_0_load_3" to="trunc_ln14_11" fromId="615" toId="616">
</dataflow>
<dataflow id="4116" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="zext_ln14_3" fromId="4115" toId="617">
</dataflow>
<dataflow id="4118" from="StgValue_4117" to="zext_ln14_3" fromId="4117" toId="617">
</dataflow>
<dataflow id="4119" from="trunc_ln9" to="zext_ln14_3" fromId="483" toId="617">
</dataflow>
<dataflow id="4120" from="zext_ln14_3" to="zext_ln14_21" fromId="617" toId="618">
</dataflow>
<dataflow id="4121" from="m2_0" to="m2_0_addr_4" fromId="3396" toId="619">
</dataflow>
<dataflow id="4122" from="StgValue_3910" to="m2_0_addr_4" fromId="3910" toId="619">
</dataflow>
<dataflow id="4123" from="zext_ln14_21" to="m2_0_addr_4" fromId="618" toId="619">
</dataflow>
<dataflow id="4124" from="m2_0_addr_4" to="m2_0_load_4" fromId="619" toId="620">
</dataflow>
<dataflow id="4125" from="_ssdm_op_BitConcatenate.i9.i3.i6" to="zext_ln14_4" fromId="4115" toId="621">
</dataflow>
<dataflow id="4127" from="StgValue_4126" to="zext_ln14_4" fromId="4126" toId="621">
</dataflow>
<dataflow id="4128" from="trunc_ln9" to="zext_ln14_4" fromId="483" toId="621">
</dataflow>
<dataflow id="4129" from="zext_ln14_4" to="zext_ln14_24" fromId="621" toId="622">
</dataflow>
<dataflow id="4130" from="m2_0" to="m2_0_addr_5" fromId="3396" toId="623">
</dataflow>
<dataflow id="4131" from="StgValue_3910" to="m2_0_addr_5" fromId="3910" toId="623">
</dataflow>
<dataflow id="4132" from="zext_ln14_24" to="m2_0_addr_5" fromId="622" toId="623">
</dataflow>
<dataflow id="4133" from="m2_0_addr_5" to="m2_0_load_5" fromId="623" toId="624">
</dataflow>
<dataflow id="4134" from="zext_ln14_15_read" to="zext_ln14_34" fromId="470" toId="625">
</dataflow>
<dataflow id="4135" from="m1_0_load_9_read" to="lshr_ln14_18" fromId="451" toId="626">
</dataflow>
<dataflow id="4136" from="zext_ln14_34" to="lshr_ln14_18" fromId="625" toId="626">
</dataflow>
<dataflow id="4137" from="lshr_ln14_18" to="trunc_ln14_27" fromId="626" toId="627">
</dataflow>
<dataflow id="4138" from="trunc_ln14_27" to="bitcast_ln14_27" fromId="627" toId="628">
</dataflow>
<dataflow id="4139" from="zext_ln14_15_read" to="zext_ln14_35" fromId="470" toId="629">
</dataflow>
<dataflow id="4140" from="m1_1_load_9_read" to="lshr_ln14_19" fromId="450" toId="630">
</dataflow>
<dataflow id="4141" from="zext_ln14_35" to="lshr_ln14_19" fromId="629" toId="630">
</dataflow>
<dataflow id="4142" from="lshr_ln14_19" to="trunc_ln14_28" fromId="630" toId="631">
</dataflow>
<dataflow id="4143" from="trunc_ln14_28" to="bitcast_ln14_28" fromId="631" toId="632">
</dataflow>
<dataflow id="4144" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_8" fromId="3904" toId="633">
</dataflow>
<dataflow id="4145" from="bitcast_ln14_27" to="tmp_8" fromId="628" toId="633">
</dataflow>
<dataflow id="4146" from="bitcast_ln14_28" to="tmp_8" fromId="632" toId="633">
</dataflow>
<dataflow id="4147" from="tmp_260_read" to="tmp_8" fromId="468" toId="633">
</dataflow>
<dataflow id="4148" from="zext_ln14_15_read" to="zext_ln14_37" fromId="470" toId="634">
</dataflow>
<dataflow id="4149" from="m1_0_load_10_read" to="lshr_ln14_20" fromId="449" toId="635">
</dataflow>
<dataflow id="4150" from="zext_ln14_37" to="lshr_ln14_20" fromId="634" toId="635">
</dataflow>
<dataflow id="4151" from="lshr_ln14_20" to="trunc_ln14_30" fromId="635" toId="636">
</dataflow>
<dataflow id="4152" from="trunc_ln14_30" to="bitcast_ln14_30" fromId="636" toId="637">
</dataflow>
<dataflow id="4153" from="zext_ln14_15_read" to="zext_ln14_38" fromId="470" toId="638">
</dataflow>
<dataflow id="4154" from="m1_1_load_10_read" to="lshr_ln14_21" fromId="448" toId="639">
</dataflow>
<dataflow id="4155" from="zext_ln14_38" to="lshr_ln14_21" fromId="638" toId="639">
</dataflow>
<dataflow id="4156" from="lshr_ln14_21" to="trunc_ln14_31" fromId="639" toId="640">
</dataflow>
<dataflow id="4157" from="trunc_ln14_31" to="bitcast_ln14_31" fromId="640" toId="641">
</dataflow>
<dataflow id="4158" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_10" fromId="3904" toId="642">
</dataflow>
<dataflow id="4159" from="bitcast_ln14_30" to="tmp_10" fromId="637" toId="642">
</dataflow>
<dataflow id="4160" from="bitcast_ln14_31" to="tmp_10" fromId="641" toId="642">
</dataflow>
<dataflow id="4161" from="tmp_260_read" to="tmp_10" fromId="468" toId="642">
</dataflow>
<dataflow id="4162" from="zext_ln14_15_read" to="zext_ln14_40" fromId="470" toId="643">
</dataflow>
<dataflow id="4163" from="m1_0_load_11_read" to="lshr_ln14_22" fromId="447" toId="644">
</dataflow>
<dataflow id="4164" from="zext_ln14_40" to="lshr_ln14_22" fromId="643" toId="644">
</dataflow>
<dataflow id="4165" from="lshr_ln14_22" to="trunc_ln14_33" fromId="644" toId="645">
</dataflow>
<dataflow id="4166" from="trunc_ln14_33" to="bitcast_ln14_33" fromId="645" toId="646">
</dataflow>
<dataflow id="4167" from="zext_ln14_15_read" to="zext_ln14_41" fromId="470" toId="647">
</dataflow>
<dataflow id="4168" from="m1_1_load_11_read" to="lshr_ln14_23" fromId="446" toId="648">
</dataflow>
<dataflow id="4169" from="zext_ln14_41" to="lshr_ln14_23" fromId="647" toId="648">
</dataflow>
<dataflow id="4170" from="lshr_ln14_23" to="trunc_ln14_34" fromId="648" toId="649">
</dataflow>
<dataflow id="4171" from="trunc_ln14_34" to="bitcast_ln14_34" fromId="649" toId="650">
</dataflow>
<dataflow id="4172" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_11" fromId="3904" toId="651">
</dataflow>
<dataflow id="4173" from="bitcast_ln14_33" to="tmp_11" fromId="646" toId="651">
</dataflow>
<dataflow id="4174" from="bitcast_ln14_34" to="tmp_11" fromId="650" toId="651">
</dataflow>
<dataflow id="4175" from="tmp_260_read" to="tmp_11" fromId="468" toId="651">
</dataflow>
<dataflow id="4176" from="zext_ln14_15_read" to="zext_ln14_43" fromId="470" toId="652">
</dataflow>
<dataflow id="4177" from="m1_0_load_12_read" to="lshr_ln14_24" fromId="445" toId="653">
</dataflow>
<dataflow id="4178" from="zext_ln14_43" to="lshr_ln14_24" fromId="652" toId="653">
</dataflow>
<dataflow id="4179" from="lshr_ln14_24" to="trunc_ln14_36" fromId="653" toId="654">
</dataflow>
<dataflow id="4180" from="trunc_ln14_36" to="bitcast_ln14_36" fromId="654" toId="655">
</dataflow>
<dataflow id="4181" from="zext_ln14_15_read" to="zext_ln14_44" fromId="470" toId="656">
</dataflow>
<dataflow id="4182" from="m1_1_load_12_read" to="lshr_ln14_25" fromId="444" toId="657">
</dataflow>
<dataflow id="4183" from="zext_ln14_44" to="lshr_ln14_25" fromId="656" toId="657">
</dataflow>
<dataflow id="4184" from="lshr_ln14_25" to="trunc_ln14_37" fromId="657" toId="658">
</dataflow>
<dataflow id="4185" from="trunc_ln14_37" to="bitcast_ln14_37" fromId="658" toId="659">
</dataflow>
<dataflow id="4186" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_12" fromId="3904" toId="660">
</dataflow>
<dataflow id="4187" from="bitcast_ln14_36" to="tmp_12" fromId="655" toId="660">
</dataflow>
<dataflow id="4188" from="bitcast_ln14_37" to="tmp_12" fromId="659" toId="660">
</dataflow>
<dataflow id="4189" from="tmp_260_read" to="tmp_12" fromId="468" toId="660">
</dataflow>
<dataflow id="4190" from="zext_ln14_15_read" to="zext_ln14_46" fromId="470" toId="661">
</dataflow>
<dataflow id="4191" from="m1_0_load_13_read" to="lshr_ln14_26" fromId="443" toId="662">
</dataflow>
<dataflow id="4192" from="zext_ln14_46" to="lshr_ln14_26" fromId="661" toId="662">
</dataflow>
<dataflow id="4193" from="lshr_ln14_26" to="trunc_ln14_39" fromId="662" toId="663">
</dataflow>
<dataflow id="4195" from="_ssdm_op_BitConcatenate.i9.i2.i7" to="zext_ln14_69" fromId="4194" toId="664">
</dataflow>
<dataflow id="4196" from="StgValue_4001" to="zext_ln14_69" fromId="4001" toId="664">
</dataflow>
<dataflow id="4197" from="j_1" to="zext_ln14_69" fromId="478" toId="664">
</dataflow>
<dataflow id="4198" from="zext_ln14_69" to="zext_ln14_70" fromId="664" toId="665">
</dataflow>
<dataflow id="4199" from="zext_ln9_2" to="add_ln14" fromId="608" toId="666">
</dataflow>
<dataflow id="4201" from="StgValue_4200" to="add_ln14" fromId="4200" toId="666">
</dataflow>
<dataflow id="4202" from="add_ln14" to="zext_ln14_73" fromId="666" toId="667">
</dataflow>
<dataflow id="4203" from="m2_1_addr_2" to="m2_1_load_2" fromId="604" toId="668">
</dataflow>
<dataflow id="4204" from="m2_1_load_2" to="trunc_ln14_89" fromId="668" toId="669">
</dataflow>
<dataflow id="4205" from="m2_1_addr_3" to="m2_1_load_3" fromId="606" toId="670">
</dataflow>
<dataflow id="4206" from="m2_1_load_3" to="trunc_ln14_92" fromId="670" toId="671">
</dataflow>
<dataflow id="4207" from="m2_1" to="m2_1_addr_4" fromId="3461" toId="672">
</dataflow>
<dataflow id="4208" from="StgValue_3910" to="m2_1_addr_4" fromId="3910" toId="672">
</dataflow>
<dataflow id="4209" from="zext_ln14_70" to="m2_1_addr_4" fromId="665" toId="672">
</dataflow>
<dataflow id="4210" from="m2_1_addr_4" to="m2_1_load_4" fromId="672" toId="673">
</dataflow>
<dataflow id="4211" from="m2_1" to="m2_1_addr_5" fromId="3461" toId="674">
</dataflow>
<dataflow id="4212" from="StgValue_3910" to="m2_1_addr_5" fromId="3910" toId="674">
</dataflow>
<dataflow id="4213" from="zext_ln14_73" to="m2_1_addr_5" fromId="667" toId="674">
</dataflow>
<dataflow id="4214" from="m2_1_addr_5" to="m2_1_load_5" fromId="674" toId="675">
</dataflow>
<dataflow id="4216" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_68" fromId="4215" toId="676">
</dataflow>
<dataflow id="4217" from="m2_1_load_2" to="tmp_68" fromId="668" toId="676">
</dataflow>
<dataflow id="4219" from="StgValue_4218" to="tmp_68" fromId="4218" toId="676">
</dataflow>
<dataflow id="4221" from="StgValue_4220" to="tmp_68" fromId="4220" toId="676">
</dataflow>
<dataflow id="4222" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_70" fromId="4215" toId="677">
</dataflow>
<dataflow id="4223" from="m2_1_load_3" to="tmp_70" fromId="670" toId="677">
</dataflow>
<dataflow id="4224" from="StgValue_4218" to="tmp_70" fromId="4218" toId="677">
</dataflow>
<dataflow id="4225" from="StgValue_4220" to="tmp_70" fromId="4220" toId="677">
</dataflow>
<dataflow id="4226" from="tmp_2" to="mult" fromId="492" toId="678">
</dataflow>
<dataflow id="4227" from="bitcast_ln14_2" to="mult" fromId="609" toId="678">
</dataflow>
<dataflow id="4228" from="tmp_7" to="mult_1" fromId="503" toId="679">
</dataflow>
<dataflow id="4229" from="bitcast_ln14_5" to="mult_1" fromId="611" toId="679">
</dataflow>
<dataflow id="4230" from="trunc_ln14_8" to="bitcast_ln14_8" fromId="614" toId="680">
</dataflow>
<dataflow id="4231" from="tmp_9" to="mult_2" fromId="516" toId="681">
</dataflow>
<dataflow id="4232" from="bitcast_ln14_8" to="mult_2" fromId="680" toId="681">
</dataflow>
<dataflow id="4233" from="trunc_ln14_11" to="bitcast_ln14_11" fromId="616" toId="682">
</dataflow>
<dataflow id="4234" from="tmp_s" to="mult_3" fromId="525" toId="683">
</dataflow>
<dataflow id="4235" from="bitcast_ln14_11" to="mult_3" fromId="682" toId="683">
</dataflow>
<dataflow id="4236" from="m2_0_addr_4" to="m2_0_load_4" fromId="619" toId="684">
</dataflow>
<dataflow id="4237" from="m2_0_load_4" to="trunc_ln14_14" fromId="684" toId="685">
</dataflow>
<dataflow id="4238" from="m2_0_addr_5" to="m2_0_load_5" fromId="623" toId="686">
</dataflow>
<dataflow id="4239" from="m2_0_load_5" to="trunc_ln14_17" fromId="686" toId="687">
</dataflow>
<dataflow id="4240" from="zext_ln14_1" to="sext_ln14_1" fromId="544" toId="688">
</dataflow>
<dataflow id="4241" from="sext_ln14_1" to="zext_ln14_27" fromId="688" toId="689">
</dataflow>
<dataflow id="4242" from="m2_0" to="m2_0_addr_6" fromId="3396" toId="690">
</dataflow>
<dataflow id="4243" from="StgValue_3910" to="m2_0_addr_6" fromId="3910" toId="690">
</dataflow>
<dataflow id="4244" from="zext_ln14_27" to="m2_0_addr_6" fromId="689" toId="690">
</dataflow>
<dataflow id="4245" from="m2_0_addr_6" to="m2_0_load_6" fromId="690" toId="691">
</dataflow>
<dataflow id="4246" from="or_ln14" to="sext_ln14_2" fromId="548" toId="692">
</dataflow>
<dataflow id="4247" from="sext_ln14_2" to="zext_ln14_30" fromId="692" toId="693">
</dataflow>
<dataflow id="4248" from="m2_0" to="m2_0_addr_7" fromId="3396" toId="694">
</dataflow>
<dataflow id="4249" from="StgValue_3910" to="m2_0_addr_7" fromId="3910" toId="694">
</dataflow>
<dataflow id="4250" from="zext_ln14_30" to="m2_0_addr_7" fromId="693" toId="694">
</dataflow>
<dataflow id="4251" from="m2_0_addr_7" to="m2_0_load_7" fromId="694" toId="695">
</dataflow>
<dataflow id="4252" from="trunc_ln14_39" to="bitcast_ln14_39" fromId="663" toId="696">
</dataflow>
<dataflow id="4253" from="zext_ln14_15_read" to="zext_ln14_47" fromId="470" toId="697">
</dataflow>
<dataflow id="4254" from="m1_1_load_13_read" to="lshr_ln14_27" fromId="442" toId="698">
</dataflow>
<dataflow id="4255" from="zext_ln14_47" to="lshr_ln14_27" fromId="697" toId="698">
</dataflow>
<dataflow id="4256" from="lshr_ln14_27" to="trunc_ln14_40" fromId="698" toId="699">
</dataflow>
<dataflow id="4257" from="trunc_ln14_40" to="bitcast_ln14_40" fromId="699" toId="700">
</dataflow>
<dataflow id="4258" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_13" fromId="3904" toId="701">
</dataflow>
<dataflow id="4259" from="bitcast_ln14_39" to="tmp_13" fromId="696" toId="701">
</dataflow>
<dataflow id="4260" from="bitcast_ln14_40" to="tmp_13" fromId="700" toId="701">
</dataflow>
<dataflow id="4261" from="tmp_260_read" to="tmp_13" fromId="468" toId="701">
</dataflow>
<dataflow id="4262" from="zext_ln14_15_read" to="zext_ln14_49" fromId="470" toId="702">
</dataflow>
<dataflow id="4263" from="m1_0_load_14_read" to="lshr_ln14_28" fromId="441" toId="703">
</dataflow>
<dataflow id="4264" from="zext_ln14_49" to="lshr_ln14_28" fromId="702" toId="703">
</dataflow>
<dataflow id="4265" from="lshr_ln14_28" to="trunc_ln14_42" fromId="703" toId="704">
</dataflow>
<dataflow id="4266" from="trunc_ln14_42" to="bitcast_ln14_42" fromId="704" toId="705">
</dataflow>
<dataflow id="4267" from="zext_ln14_15_read" to="zext_ln14_50" fromId="470" toId="706">
</dataflow>
<dataflow id="4268" from="m1_1_load_14_read" to="lshr_ln14_29" fromId="440" toId="707">
</dataflow>
<dataflow id="4269" from="zext_ln14_50" to="lshr_ln14_29" fromId="706" toId="707">
</dataflow>
<dataflow id="4270" from="lshr_ln14_29" to="trunc_ln14_43" fromId="707" toId="708">
</dataflow>
<dataflow id="4271" from="trunc_ln14_43" to="bitcast_ln14_43" fromId="708" toId="709">
</dataflow>
<dataflow id="4272" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_14" fromId="3904" toId="710">
</dataflow>
<dataflow id="4273" from="bitcast_ln14_42" to="tmp_14" fromId="705" toId="710">
</dataflow>
<dataflow id="4274" from="bitcast_ln14_43" to="tmp_14" fromId="709" toId="710">
</dataflow>
<dataflow id="4275" from="tmp_260_read" to="tmp_14" fromId="468" toId="710">
</dataflow>
<dataflow id="4276" from="zext_ln14_15_read" to="zext_ln14_52" fromId="470" toId="711">
</dataflow>
<dataflow id="4277" from="m1_0_load_15_read" to="lshr_ln14_30" fromId="439" toId="712">
</dataflow>
<dataflow id="4278" from="zext_ln14_52" to="lshr_ln14_30" fromId="711" toId="712">
</dataflow>
<dataflow id="4279" from="lshr_ln14_30" to="trunc_ln14_45" fromId="712" toId="713">
</dataflow>
<dataflow id="4280" from="trunc_ln14_45" to="bitcast_ln14_45" fromId="713" toId="714">
</dataflow>
<dataflow id="4281" from="zext_ln14_15_read" to="zext_ln14_53" fromId="470" toId="715">
</dataflow>
<dataflow id="4282" from="m1_1_load_15_read" to="lshr_ln14_31" fromId="438" toId="716">
</dataflow>
<dataflow id="4283" from="zext_ln14_53" to="lshr_ln14_31" fromId="715" toId="716">
</dataflow>
<dataflow id="4284" from="lshr_ln14_31" to="trunc_ln14_46" fromId="716" toId="717">
</dataflow>
<dataflow id="4285" from="trunc_ln14_46" to="bitcast_ln14_46" fromId="717" toId="718">
</dataflow>
<dataflow id="4286" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_15" fromId="3904" toId="719">
</dataflow>
<dataflow id="4287" from="bitcast_ln14_45" to="tmp_15" fromId="714" toId="719">
</dataflow>
<dataflow id="4288" from="bitcast_ln14_46" to="tmp_15" fromId="718" toId="719">
</dataflow>
<dataflow id="4289" from="tmp_260_read" to="tmp_15" fromId="468" toId="719">
</dataflow>
<dataflow id="4290" from="zext_ln14_15_read" to="zext_ln14_55" fromId="470" toId="720">
</dataflow>
<dataflow id="4291" from="m1_0_load_16_read" to="lshr_ln14_32" fromId="437" toId="721">
</dataflow>
<dataflow id="4292" from="zext_ln14_55" to="lshr_ln14_32" fromId="720" toId="721">
</dataflow>
<dataflow id="4293" from="lshr_ln14_32" to="trunc_ln14_48" fromId="721" toId="722">
</dataflow>
<dataflow id="4294" from="trunc_ln14_48" to="bitcast_ln14_48" fromId="722" toId="723">
</dataflow>
<dataflow id="4295" from="zext_ln14_15_read" to="zext_ln14_56" fromId="470" toId="724">
</dataflow>
<dataflow id="4296" from="m1_1_load_16_read" to="lshr_ln14_33" fromId="436" toId="725">
</dataflow>
<dataflow id="4297" from="zext_ln14_56" to="lshr_ln14_33" fromId="724" toId="725">
</dataflow>
<dataflow id="4298" from="lshr_ln14_33" to="trunc_ln14_49" fromId="725" toId="726">
</dataflow>
<dataflow id="4299" from="trunc_ln14_49" to="bitcast_ln14_49" fromId="726" toId="727">
</dataflow>
<dataflow id="4300" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_16" fromId="3904" toId="728">
</dataflow>
<dataflow id="4301" from="bitcast_ln14_48" to="tmp_16" fromId="723" toId="728">
</dataflow>
<dataflow id="4302" from="bitcast_ln14_49" to="tmp_16" fromId="727" toId="728">
</dataflow>
<dataflow id="4303" from="tmp_260_read" to="tmp_16" fromId="468" toId="728">
</dataflow>
<dataflow id="4304" from="zext_ln14_15_read" to="zext_ln14_58" fromId="470" toId="729">
</dataflow>
<dataflow id="4305" from="m1_0_load_17_read" to="lshr_ln14_34" fromId="435" toId="730">
</dataflow>
<dataflow id="4306" from="zext_ln14_58" to="lshr_ln14_34" fromId="729" toId="730">
</dataflow>
<dataflow id="4307" from="lshr_ln14_34" to="trunc_ln14_50" fromId="730" toId="731">
</dataflow>
<dataflow id="4308" from="trunc_ln14_50" to="bitcast_ln14_51" fromId="731" toId="732">
</dataflow>
<dataflow id="4309" from="zext_ln14_15_read" to="zext_ln14_59" fromId="470" toId="733">
</dataflow>
<dataflow id="4310" from="m1_1_load_17_read" to="lshr_ln14_35" fromId="434" toId="734">
</dataflow>
<dataflow id="4311" from="zext_ln14_59" to="lshr_ln14_35" fromId="733" toId="734">
</dataflow>
<dataflow id="4312" from="lshr_ln14_35" to="trunc_ln14_51" fromId="734" toId="735">
</dataflow>
<dataflow id="4313" from="trunc_ln14_51" to="bitcast_ln14_52" fromId="735" toId="736">
</dataflow>
<dataflow id="4314" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_18" fromId="3904" toId="737">
</dataflow>
<dataflow id="4315" from="bitcast_ln14_51" to="tmp_18" fromId="732" toId="737">
</dataflow>
<dataflow id="4316" from="bitcast_ln14_52" to="tmp_18" fromId="736" toId="737">
</dataflow>
<dataflow id="4317" from="tmp_260_read" to="tmp_18" fromId="468" toId="737">
</dataflow>
<dataflow id="4318" from="zext_ln14_10" to="sext_ln14_8" fromId="596" toId="738">
</dataflow>
<dataflow id="4319" from="sext_ln14_8" to="zext_ln14_76" fromId="738" toId="739">
</dataflow>
<dataflow id="4320" from="xor_ln14_1" to="sext_ln14_9" fromId="595" toId="740">
</dataflow>
<dataflow id="4321" from="sext_ln14_9" to="zext_ln14_79" fromId="740" toId="741">
</dataflow>
<dataflow id="4322" from="m2_1_addr_4" to="m2_1_load_4" fromId="672" toId="742">
</dataflow>
<dataflow id="4323" from="m2_1_load_4" to="trunc_ln14_95" fromId="742" toId="743">
</dataflow>
<dataflow id="4324" from="m2_1_addr_5" to="m2_1_load_5" fromId="674" toId="744">
</dataflow>
<dataflow id="4325" from="m2_1_load_5" to="trunc_ln14_98" fromId="744" toId="745">
</dataflow>
<dataflow id="4326" from="m2_1" to="m2_1_addr_6" fromId="3461" toId="746">
</dataflow>
<dataflow id="4327" from="StgValue_3910" to="m2_1_addr_6" fromId="3910" toId="746">
</dataflow>
<dataflow id="4328" from="zext_ln14_76" to="m2_1_addr_6" fromId="739" toId="746">
</dataflow>
<dataflow id="4329" from="m2_1_addr_6" to="m2_1_load_6" fromId="746" toId="747">
</dataflow>
<dataflow id="4330" from="m2_1" to="m2_1_addr_7" fromId="3461" toId="748">
</dataflow>
<dataflow id="4331" from="StgValue_3910" to="m2_1_addr_7" fromId="3910" toId="748">
</dataflow>
<dataflow id="4332" from="zext_ln14_79" to="m2_1_addr_7" fromId="741" toId="748">
</dataflow>
<dataflow id="4333" from="m2_1_addr_7" to="m2_1_load_7" fromId="748" toId="749">
</dataflow>
<dataflow id="4334" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_72" fromId="4215" toId="750">
</dataflow>
<dataflow id="4335" from="m2_1_load_4" to="tmp_72" fromId="742" toId="750">
</dataflow>
<dataflow id="4336" from="StgValue_4218" to="tmp_72" fromId="4218" toId="750">
</dataflow>
<dataflow id="4337" from="StgValue_4220" to="tmp_72" fromId="4220" toId="750">
</dataflow>
<dataflow id="4338" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_74" fromId="4215" toId="751">
</dataflow>
<dataflow id="4339" from="m2_1_load_5" to="tmp_74" fromId="744" toId="751">
</dataflow>
<dataflow id="4340" from="StgValue_4218" to="tmp_74" fromId="4218" toId="751">
</dataflow>
<dataflow id="4341" from="StgValue_4220" to="tmp_74" fromId="4220" toId="751">
</dataflow>
<dataflow id="4342" from="j_1" to="zext_ln9_3" fromId="478" toId="752">
</dataflow>
<dataflow id="4343" from="tmp_2" to="mult" fromId="492" toId="753">
</dataflow>
<dataflow id="4344" from="bitcast_ln14_2" to="mult" fromId="609" toId="753">
</dataflow>
<dataflow id="4345" from="tmp_7" to="mult_1" fromId="503" toId="754">
</dataflow>
<dataflow id="4346" from="bitcast_ln14_5" to="mult_1" fromId="611" toId="754">
</dataflow>
<dataflow id="4347" from="tmp_9" to="mult_2" fromId="516" toId="755">
</dataflow>
<dataflow id="4348" from="bitcast_ln14_8" to="mult_2" fromId="680" toId="755">
</dataflow>
<dataflow id="4349" from="tmp_s" to="mult_3" fromId="525" toId="756">
</dataflow>
<dataflow id="4350" from="bitcast_ln14_11" to="mult_3" fromId="682" toId="756">
</dataflow>
<dataflow id="4351" from="trunc_ln14_14" to="bitcast_ln14_14" fromId="685" toId="757">
</dataflow>
<dataflow id="4352" from="tmp_1" to="mult_4" fromId="558" toId="758">
</dataflow>
<dataflow id="4353" from="bitcast_ln14_14" to="mult_4" fromId="757" toId="758">
</dataflow>
<dataflow id="4354" from="trunc_ln14_17" to="bitcast_ln14_17" fromId="687" toId="759">
</dataflow>
<dataflow id="4355" from="tmp_3" to="mult_5" fromId="567" toId="760">
</dataflow>
<dataflow id="4356" from="bitcast_ln14_17" to="mult_5" fromId="759" toId="760">
</dataflow>
<dataflow id="4357" from="m2_0_addr_6" to="m2_0_load_6" fromId="690" toId="761">
</dataflow>
<dataflow id="4358" from="m2_0_load_6" to="trunc_ln14_20" fromId="761" toId="762">
</dataflow>
<dataflow id="4359" from="m2_0_addr_7" to="m2_0_load_7" fromId="694" toId="763">
</dataflow>
<dataflow id="4360" from="m2_0_load_7" to="trunc_ln14_23" fromId="763" toId="764">
</dataflow>
<dataflow id="4362" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln14_7" fromId="4361" toId="765">
</dataflow>
<dataflow id="4364" from="StgValue_4363" to="zext_ln14_7" fromId="4363" toId="765">
</dataflow>
<dataflow id="4365" from="trunc_ln9" to="zext_ln14_7" fromId="483" toId="765">
</dataflow>
<dataflow id="4366" from="zext_ln14_7" to="zext_ln14_33" fromId="765" toId="766">
</dataflow>
<dataflow id="4367" from="m2_0" to="m2_0_addr_8" fromId="3396" toId="767">
</dataflow>
<dataflow id="4368" from="StgValue_3910" to="m2_0_addr_8" fromId="3910" toId="767">
</dataflow>
<dataflow id="4369" from="zext_ln14_33" to="m2_0_addr_8" fromId="766" toId="767">
</dataflow>
<dataflow id="4370" from="m2_0_addr_8" to="m2_0_load_8" fromId="767" toId="768">
</dataflow>
<dataflow id="4371" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln14_8" fromId="4361" toId="769">
</dataflow>
<dataflow id="4373" from="StgValue_4372" to="zext_ln14_8" fromId="4372" toId="769">
</dataflow>
<dataflow id="4374" from="trunc_ln9" to="zext_ln14_8" fromId="483" toId="769">
</dataflow>
<dataflow id="4375" from="zext_ln14_8" to="zext_ln14_36" fromId="769" toId="770">
</dataflow>
<dataflow id="4376" from="m2_0" to="m2_0_addr_9" fromId="3396" toId="771">
</dataflow>
<dataflow id="4377" from="StgValue_3910" to="m2_0_addr_9" fromId="3910" toId="771">
</dataflow>
<dataflow id="4378" from="zext_ln14_36" to="m2_0_addr_9" fromId="770" toId="771">
</dataflow>
<dataflow id="4379" from="m2_0_addr_9" to="m2_0_load_9" fromId="771" toId="772">
</dataflow>
<dataflow id="4380" from="zext_ln14_15_read" to="zext_ln14_61" fromId="470" toId="773">
</dataflow>
<dataflow id="4381" from="m1_0_load_18_read" to="lshr_ln14_36" fromId="433" toId="774">
</dataflow>
<dataflow id="4382" from="zext_ln14_61" to="lshr_ln14_36" fromId="773" toId="774">
</dataflow>
<dataflow id="4383" from="lshr_ln14_36" to="trunc_ln14_52" fromId="774" toId="775">
</dataflow>
<dataflow id="4384" from="trunc_ln14_52" to="bitcast_ln14_54" fromId="775" toId="776">
</dataflow>
<dataflow id="4385" from="zext_ln14_15_read" to="zext_ln14_62" fromId="470" toId="777">
</dataflow>
<dataflow id="4386" from="m1_1_load_18_read" to="lshr_ln14_37" fromId="432" toId="778">
</dataflow>
<dataflow id="4387" from="zext_ln14_62" to="lshr_ln14_37" fromId="777" toId="778">
</dataflow>
<dataflow id="4388" from="lshr_ln14_37" to="trunc_ln14_53" fromId="778" toId="779">
</dataflow>
<dataflow id="4389" from="trunc_ln14_53" to="bitcast_ln14_55" fromId="779" toId="780">
</dataflow>
<dataflow id="4390" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_20" fromId="3904" toId="781">
</dataflow>
<dataflow id="4391" from="bitcast_ln14_54" to="tmp_20" fromId="776" toId="781">
</dataflow>
<dataflow id="4392" from="bitcast_ln14_55" to="tmp_20" fromId="780" toId="781">
</dataflow>
<dataflow id="4393" from="tmp_260_read" to="tmp_20" fromId="468" toId="781">
</dataflow>
<dataflow id="4394" from="zext_ln14_15_read" to="zext_ln14_64" fromId="470" toId="782">
</dataflow>
<dataflow id="4395" from="m1_0_load_19_read" to="lshr_ln14_38" fromId="431" toId="783">
</dataflow>
<dataflow id="4396" from="zext_ln14_64" to="lshr_ln14_38" fromId="782" toId="783">
</dataflow>
<dataflow id="4397" from="lshr_ln14_38" to="trunc_ln14_54" fromId="783" toId="784">
</dataflow>
<dataflow id="4398" from="trunc_ln14_54" to="bitcast_ln14_57" fromId="784" toId="785">
</dataflow>
<dataflow id="4399" from="zext_ln14_15_read" to="zext_ln14_65" fromId="470" toId="786">
</dataflow>
<dataflow id="4400" from="m1_1_load_19_read" to="lshr_ln14_39" fromId="430" toId="787">
</dataflow>
<dataflow id="4401" from="zext_ln14_65" to="lshr_ln14_39" fromId="786" toId="787">
</dataflow>
<dataflow id="4402" from="lshr_ln14_39" to="trunc_ln14_55" fromId="787" toId="788">
</dataflow>
<dataflow id="4403" from="trunc_ln14_55" to="bitcast_ln14_58" fromId="788" toId="789">
</dataflow>
<dataflow id="4404" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_22" fromId="3904" toId="790">
</dataflow>
<dataflow id="4405" from="bitcast_ln14_57" to="tmp_22" fromId="785" toId="790">
</dataflow>
<dataflow id="4406" from="bitcast_ln14_58" to="tmp_22" fromId="789" toId="790">
</dataflow>
<dataflow id="4407" from="tmp_260_read" to="tmp_22" fromId="468" toId="790">
</dataflow>
<dataflow id="4408" from="zext_ln14_15_read" to="zext_ln14_67" fromId="470" toId="791">
</dataflow>
<dataflow id="4409" from="m1_0_load_20_read" to="lshr_ln14_40" fromId="429" toId="792">
</dataflow>
<dataflow id="4410" from="zext_ln14_67" to="lshr_ln14_40" fromId="791" toId="792">
</dataflow>
<dataflow id="4411" from="lshr_ln14_40" to="trunc_ln14_56" fromId="792" toId="793">
</dataflow>
<dataflow id="4412" from="trunc_ln14_56" to="bitcast_ln14_60" fromId="793" toId="794">
</dataflow>
<dataflow id="4413" from="zext_ln14_15_read" to="zext_ln14_68" fromId="470" toId="795">
</dataflow>
<dataflow id="4414" from="m1_1_load_20_read" to="lshr_ln14_41" fromId="428" toId="796">
</dataflow>
<dataflow id="4415" from="zext_ln14_68" to="lshr_ln14_41" fromId="795" toId="796">
</dataflow>
<dataflow id="4416" from="lshr_ln14_41" to="trunc_ln14_57" fromId="796" toId="797">
</dataflow>
<dataflow id="4417" from="trunc_ln14_57" to="bitcast_ln14_61" fromId="797" toId="798">
</dataflow>
<dataflow id="4418" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_24" fromId="3904" toId="799">
</dataflow>
<dataflow id="4419" from="bitcast_ln14_60" to="tmp_24" fromId="794" toId="799">
</dataflow>
<dataflow id="4420" from="bitcast_ln14_61" to="tmp_24" fromId="798" toId="799">
</dataflow>
<dataflow id="4421" from="tmp_260_read" to="tmp_24" fromId="468" toId="799">
</dataflow>
<dataflow id="4422" from="zext_ln14_15_read" to="zext_ln14_71" fromId="470" toId="800">
</dataflow>
<dataflow id="4423" from="m1_0_load_21_read" to="lshr_ln14_42" fromId="427" toId="801">
</dataflow>
<dataflow id="4424" from="zext_ln14_71" to="lshr_ln14_42" fromId="800" toId="801">
</dataflow>
<dataflow id="4425" from="lshr_ln14_42" to="trunc_ln14_58" fromId="801" toId="802">
</dataflow>
<dataflow id="4426" from="trunc_ln14_58" to="bitcast_ln14_63" fromId="802" toId="803">
</dataflow>
<dataflow id="4427" from="zext_ln14_15_read" to="zext_ln14_72" fromId="470" toId="804">
</dataflow>
<dataflow id="4428" from="m1_1_load_21_read" to="lshr_ln14_43" fromId="426" toId="805">
</dataflow>
<dataflow id="4429" from="zext_ln14_72" to="lshr_ln14_43" fromId="804" toId="805">
</dataflow>
<dataflow id="4430" from="lshr_ln14_43" to="trunc_ln14_59" fromId="805" toId="806">
</dataflow>
<dataflow id="4431" from="trunc_ln14_59" to="bitcast_ln14_64" fromId="806" toId="807">
</dataflow>
<dataflow id="4432" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_26" fromId="3904" toId="808">
</dataflow>
<dataflow id="4433" from="bitcast_ln14_63" to="tmp_26" fromId="803" toId="808">
</dataflow>
<dataflow id="4434" from="bitcast_ln14_64" to="tmp_26" fromId="807" toId="808">
</dataflow>
<dataflow id="4435" from="tmp_260_read" to="tmp_26" fromId="468" toId="808">
</dataflow>
<dataflow id="4436" from="zext_ln14_15_read" to="zext_ln14_74" fromId="470" toId="809">
</dataflow>
<dataflow id="4437" from="m1_0_load_22_read" to="lshr_ln14_44" fromId="425" toId="810">
</dataflow>
<dataflow id="4438" from="zext_ln14_74" to="lshr_ln14_44" fromId="809" toId="810">
</dataflow>
<dataflow id="4439" from="lshr_ln14_44" to="trunc_ln14_60" fromId="810" toId="811">
</dataflow>
<dataflow id="4441" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="zext_ln14_88_cast" fromId="4440" toId="812">
</dataflow>
<dataflow id="4442" from="StgValue_4117" to="zext_ln14_88_cast" fromId="4117" toId="812">
</dataflow>
<dataflow id="4443" from="j_1" to="zext_ln14_88_cast" fromId="478" toId="812">
</dataflow>
<dataflow id="4444" from="zext_ln14_88_cast" to="zext_ln14_82" fromId="812" toId="813">
</dataflow>
<dataflow id="4445" from="zext_ln9_3" to="add_ln14_1" fromId="752" toId="814">
</dataflow>
<dataflow id="4447" from="StgValue_4446" to="add_ln14_1" fromId="4446" toId="814">
</dataflow>
<dataflow id="4448" from="add_ln14_1" to="zext_ln14_85" fromId="814" toId="815">
</dataflow>
<dataflow id="4449" from="m2_1_addr_6" to="m2_1_load_6" fromId="746" toId="816">
</dataflow>
<dataflow id="4450" from="m2_1_load_6" to="trunc_ln14_101" fromId="816" toId="817">
</dataflow>
<dataflow id="4451" from="m2_1_addr_7" to="m2_1_load_7" fromId="748" toId="818">
</dataflow>
<dataflow id="4452" from="m2_1_load_7" to="trunc_ln14_104" fromId="818" toId="819">
</dataflow>
<dataflow id="4453" from="m2_1" to="m2_1_addr_8" fromId="3461" toId="820">
</dataflow>
<dataflow id="4454" from="StgValue_3910" to="m2_1_addr_8" fromId="3910" toId="820">
</dataflow>
<dataflow id="4455" from="zext_ln14_82" to="m2_1_addr_8" fromId="813" toId="820">
</dataflow>
<dataflow id="4456" from="m2_1_addr_8" to="m2_1_load_8" fromId="820" toId="821">
</dataflow>
<dataflow id="4457" from="m2_1" to="m2_1_addr_9" fromId="3461" toId="822">
</dataflow>
<dataflow id="4458" from="StgValue_3910" to="m2_1_addr_9" fromId="3910" toId="822">
</dataflow>
<dataflow id="4459" from="zext_ln14_85" to="m2_1_addr_9" fromId="815" toId="822">
</dataflow>
<dataflow id="4460" from="m2_1_addr_9" to="m2_1_load_9" fromId="822" toId="823">
</dataflow>
<dataflow id="4461" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_76" fromId="4215" toId="824">
</dataflow>
<dataflow id="4462" from="m2_1_load_6" to="tmp_76" fromId="816" toId="824">
</dataflow>
<dataflow id="4463" from="StgValue_4218" to="tmp_76" fromId="4218" toId="824">
</dataflow>
<dataflow id="4464" from="StgValue_4220" to="tmp_76" fromId="4220" toId="824">
</dataflow>
<dataflow id="4465" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_78" fromId="4215" toId="825">
</dataflow>
<dataflow id="4466" from="m2_1_load_7" to="tmp_78" fromId="818" toId="825">
</dataflow>
<dataflow id="4467" from="StgValue_4218" to="tmp_78" fromId="4218" toId="825">
</dataflow>
<dataflow id="4468" from="StgValue_4220" to="tmp_78" fromId="4220" toId="825">
</dataflow>
<dataflow id="4469" from="tmp_2" to="mult" fromId="492" toId="826">
</dataflow>
<dataflow id="4470" from="bitcast_ln14_2" to="mult" fromId="609" toId="826">
</dataflow>
<dataflow id="4471" from="tmp_7" to="mult_1" fromId="503" toId="827">
</dataflow>
<dataflow id="4472" from="bitcast_ln14_5" to="mult_1" fromId="611" toId="827">
</dataflow>
<dataflow id="4473" from="tmp_9" to="mult_2" fromId="516" toId="828">
</dataflow>
<dataflow id="4474" from="bitcast_ln14_8" to="mult_2" fromId="680" toId="828">
</dataflow>
<dataflow id="4475" from="tmp_s" to="mult_3" fromId="525" toId="829">
</dataflow>
<dataflow id="4476" from="bitcast_ln14_11" to="mult_3" fromId="682" toId="829">
</dataflow>
<dataflow id="4477" from="tmp_1" to="mult_4" fromId="558" toId="830">
</dataflow>
<dataflow id="4478" from="bitcast_ln14_14" to="mult_4" fromId="757" toId="830">
</dataflow>
<dataflow id="4479" from="tmp_3" to="mult_5" fromId="567" toId="831">
</dataflow>
<dataflow id="4480" from="bitcast_ln14_17" to="mult_5" fromId="759" toId="831">
</dataflow>
<dataflow id="4481" from="trunc_ln14_20" to="bitcast_ln14_20" fromId="762" toId="832">
</dataflow>
<dataflow id="4482" from="tmp_4" to="mult_6" fromId="576" toId="833">
</dataflow>
<dataflow id="4483" from="bitcast_ln14_20" to="mult_6" fromId="832" toId="833">
</dataflow>
<dataflow id="4484" from="trunc_ln14_23" to="bitcast_ln14_23" fromId="764" toId="834">
</dataflow>
<dataflow id="4485" from="tmp_5" to="mult_7" fromId="585" toId="835">
</dataflow>
<dataflow id="4486" from="bitcast_ln14_23" to="mult_7" fromId="834" toId="835">
</dataflow>
<dataflow id="4487" from="m2_0_addr_8" to="m2_0_load_8" fromId="767" toId="836">
</dataflow>
<dataflow id="4488" from="m2_0_load_8" to="trunc_ln14_26" fromId="836" toId="837">
</dataflow>
<dataflow id="4489" from="m2_0_addr_9" to="m2_0_load_9" fromId="771" toId="838">
</dataflow>
<dataflow id="4490" from="m2_0_load_9" to="trunc_ln14_29" fromId="838" toId="839">
</dataflow>
<dataflow id="4491" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln14_9" fromId="4361" toId="840">
</dataflow>
<dataflow id="4493" from="StgValue_4492" to="zext_ln14_9" fromId="4492" toId="840">
</dataflow>
<dataflow id="4494" from="trunc_ln9" to="zext_ln14_9" fromId="483" toId="840">
</dataflow>
<dataflow id="4495" from="zext_ln14_9" to="zext_ln14_39" fromId="840" toId="841">
</dataflow>
<dataflow id="4496" from="m2_0" to="m2_0_addr_10" fromId="3396" toId="842">
</dataflow>
<dataflow id="4497" from="StgValue_3910" to="m2_0_addr_10" fromId="3910" toId="842">
</dataflow>
<dataflow id="4498" from="zext_ln14_39" to="m2_0_addr_10" fromId="841" toId="842">
</dataflow>
<dataflow id="4499" from="m2_0_addr_10" to="m2_0_load_10" fromId="842" toId="843">
</dataflow>
<dataflow id="4500" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="zext_ln14_s" fromId="4361" toId="844">
</dataflow>
<dataflow id="4502" from="StgValue_4501" to="zext_ln14_s" fromId="4501" toId="844">
</dataflow>
<dataflow id="4503" from="trunc_ln9" to="zext_ln14_s" fromId="483" toId="844">
</dataflow>
<dataflow id="4504" from="zext_ln14_s" to="zext_ln14_42" fromId="844" toId="845">
</dataflow>
<dataflow id="4505" from="m2_0" to="m2_0_addr_11" fromId="3396" toId="846">
</dataflow>
<dataflow id="4506" from="StgValue_3910" to="m2_0_addr_11" fromId="3910" toId="846">
</dataflow>
<dataflow id="4507" from="zext_ln14_42" to="m2_0_addr_11" fromId="845" toId="846">
</dataflow>
<dataflow id="4508" from="m2_0_addr_11" to="m2_0_load_11" fromId="846" toId="847">
</dataflow>
<dataflow id="4509" from="trunc_ln14_60" to="bitcast_ln14_66" fromId="811" toId="848">
</dataflow>
<dataflow id="4510" from="zext_ln14_15_read" to="zext_ln14_75" fromId="470" toId="849">
</dataflow>
<dataflow id="4511" from="m1_1_load_22_read" to="lshr_ln14_45" fromId="424" toId="850">
</dataflow>
<dataflow id="4512" from="zext_ln14_75" to="lshr_ln14_45" fromId="849" toId="850">
</dataflow>
<dataflow id="4513" from="lshr_ln14_45" to="trunc_ln14_61" fromId="850" toId="851">
</dataflow>
<dataflow id="4514" from="trunc_ln14_61" to="bitcast_ln14_67" fromId="851" toId="852">
</dataflow>
<dataflow id="4515" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_28" fromId="3904" toId="853">
</dataflow>
<dataflow id="4516" from="bitcast_ln14_66" to="tmp_28" fromId="848" toId="853">
</dataflow>
<dataflow id="4517" from="bitcast_ln14_67" to="tmp_28" fromId="852" toId="853">
</dataflow>
<dataflow id="4518" from="tmp_260_read" to="tmp_28" fromId="468" toId="853">
</dataflow>
<dataflow id="4519" from="zext_ln14_15_read" to="zext_ln14_77" fromId="470" toId="854">
</dataflow>
<dataflow id="4520" from="m1_0_load_23_read" to="lshr_ln14_46" fromId="423" toId="855">
</dataflow>
<dataflow id="4521" from="zext_ln14_77" to="lshr_ln14_46" fromId="854" toId="855">
</dataflow>
<dataflow id="4522" from="lshr_ln14_46" to="trunc_ln14_62" fromId="855" toId="856">
</dataflow>
<dataflow id="4523" from="trunc_ln14_62" to="bitcast_ln14_69" fromId="856" toId="857">
</dataflow>
<dataflow id="4524" from="zext_ln14_15_read" to="zext_ln14_78" fromId="470" toId="858">
</dataflow>
<dataflow id="4525" from="m1_1_load_23_read" to="lshr_ln14_47" fromId="422" toId="859">
</dataflow>
<dataflow id="4526" from="zext_ln14_78" to="lshr_ln14_47" fromId="858" toId="859">
</dataflow>
<dataflow id="4527" from="lshr_ln14_47" to="trunc_ln14_63" fromId="859" toId="860">
</dataflow>
<dataflow id="4528" from="trunc_ln14_63" to="bitcast_ln14_70" fromId="860" toId="861">
</dataflow>
<dataflow id="4529" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_30" fromId="3904" toId="862">
</dataflow>
<dataflow id="4530" from="bitcast_ln14_69" to="tmp_30" fromId="857" toId="862">
</dataflow>
<dataflow id="4531" from="bitcast_ln14_70" to="tmp_30" fromId="861" toId="862">
</dataflow>
<dataflow id="4532" from="tmp_260_read" to="tmp_30" fromId="468" toId="862">
</dataflow>
<dataflow id="4533" from="zext_ln14_15_read" to="zext_ln14_80" fromId="470" toId="863">
</dataflow>
<dataflow id="4534" from="m1_0_load_24_read" to="lshr_ln14_48" fromId="421" toId="864">
</dataflow>
<dataflow id="4535" from="zext_ln14_80" to="lshr_ln14_48" fromId="863" toId="864">
</dataflow>
<dataflow id="4536" from="lshr_ln14_48" to="trunc_ln14_64" fromId="864" toId="865">
</dataflow>
<dataflow id="4537" from="trunc_ln14_64" to="bitcast_ln14_72" fromId="865" toId="866">
</dataflow>
<dataflow id="4538" from="zext_ln14_15_read" to="zext_ln14_81" fromId="470" toId="867">
</dataflow>
<dataflow id="4539" from="m1_1_load_24_read" to="lshr_ln14_49" fromId="420" toId="868">
</dataflow>
<dataflow id="4540" from="zext_ln14_81" to="lshr_ln14_49" fromId="867" toId="868">
</dataflow>
<dataflow id="4541" from="lshr_ln14_49" to="trunc_ln14_65" fromId="868" toId="869">
</dataflow>
<dataflow id="4542" from="trunc_ln14_65" to="bitcast_ln14_73" fromId="869" toId="870">
</dataflow>
<dataflow id="4543" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_32" fromId="3904" toId="871">
</dataflow>
<dataflow id="4544" from="bitcast_ln14_72" to="tmp_32" fromId="866" toId="871">
</dataflow>
<dataflow id="4545" from="bitcast_ln14_73" to="tmp_32" fromId="870" toId="871">
</dataflow>
<dataflow id="4546" from="tmp_260_read" to="tmp_32" fromId="468" toId="871">
</dataflow>
<dataflow id="4547" from="zext_ln14_15_read" to="zext_ln14_83" fromId="470" toId="872">
</dataflow>
<dataflow id="4548" from="m1_0_load_25_read" to="lshr_ln14_50" fromId="419" toId="873">
</dataflow>
<dataflow id="4549" from="zext_ln14_83" to="lshr_ln14_50" fromId="872" toId="873">
</dataflow>
<dataflow id="4550" from="lshr_ln14_50" to="trunc_ln14_66" fromId="873" toId="874">
</dataflow>
<dataflow id="4551" from="trunc_ln14_66" to="bitcast_ln14_75" fromId="874" toId="875">
</dataflow>
<dataflow id="4552" from="zext_ln14_15_read" to="zext_ln14_84" fromId="470" toId="876">
</dataflow>
<dataflow id="4553" from="m1_1_load_25_read" to="lshr_ln14_51" fromId="418" toId="877">
</dataflow>
<dataflow id="4554" from="zext_ln14_84" to="lshr_ln14_51" fromId="876" toId="877">
</dataflow>
<dataflow id="4555" from="lshr_ln14_51" to="trunc_ln14_67" fromId="877" toId="878">
</dataflow>
<dataflow id="4556" from="trunc_ln14_67" to="bitcast_ln14_76" fromId="878" toId="879">
</dataflow>
<dataflow id="4557" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_34" fromId="3904" toId="880">
</dataflow>
<dataflow id="4558" from="bitcast_ln14_75" to="tmp_34" fromId="875" toId="880">
</dataflow>
<dataflow id="4559" from="bitcast_ln14_76" to="tmp_34" fromId="879" toId="880">
</dataflow>
<dataflow id="4560" from="tmp_260_read" to="tmp_34" fromId="468" toId="880">
</dataflow>
<dataflow id="4561" from="zext_ln14_15_read" to="zext_ln14_86" fromId="470" toId="881">
</dataflow>
<dataflow id="4562" from="m1_0_load_26_read" to="lshr_ln14_52" fromId="417" toId="882">
</dataflow>
<dataflow id="4563" from="zext_ln14_86" to="lshr_ln14_52" fromId="881" toId="882">
</dataflow>
<dataflow id="4564" from="lshr_ln14_52" to="trunc_ln14_68" fromId="882" toId="883">
</dataflow>
<dataflow id="4565" from="trunc_ln14_68" to="bitcast_ln14_78" fromId="883" toId="884">
</dataflow>
<dataflow id="4566" from="zext_ln14_15_read" to="zext_ln14_87" fromId="470" toId="885">
</dataflow>
<dataflow id="4567" from="m1_1_load_26_read" to="lshr_ln14_53" fromId="416" toId="886">
</dataflow>
<dataflow id="4568" from="zext_ln14_87" to="lshr_ln14_53" fromId="885" toId="886">
</dataflow>
<dataflow id="4569" from="lshr_ln14_53" to="trunc_ln14_69" fromId="886" toId="887">
</dataflow>
<dataflow id="4570" from="trunc_ln14_69" to="bitcast_ln14_79" fromId="887" toId="888">
</dataflow>
<dataflow id="4571" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_35" fromId="3904" toId="889">
</dataflow>
<dataflow id="4572" from="bitcast_ln14_78" to="tmp_35" fromId="884" toId="889">
</dataflow>
<dataflow id="4573" from="bitcast_ln14_79" to="tmp_35" fromId="888" toId="889">
</dataflow>
<dataflow id="4574" from="tmp_260_read" to="tmp_35" fromId="468" toId="889">
</dataflow>
<dataflow id="4575" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="zext_ln14_91_cast" fromId="4440" toId="890">
</dataflow>
<dataflow id="4576" from="StgValue_4126" to="zext_ln14_91_cast" fromId="4126" toId="890">
</dataflow>
<dataflow id="4577" from="j_1" to="zext_ln14_91_cast" fromId="478" toId="890">
</dataflow>
<dataflow id="4578" from="zext_ln14_91_cast" to="zext_ln14_88" fromId="890" toId="891">
</dataflow>
<dataflow id="4579" from="zext_ln9_3" to="add_ln14_2" fromId="752" toId="892">
</dataflow>
<dataflow id="4581" from="StgValue_4580" to="add_ln14_2" fromId="4580" toId="892">
</dataflow>
<dataflow id="4582" from="add_ln14_2" to="zext_ln14_91" fromId="892" toId="893">
</dataflow>
<dataflow id="4583" from="m2_1_addr_8" to="m2_1_load_8" fromId="820" toId="894">
</dataflow>
<dataflow id="4584" from="m2_1_load_8" to="trunc_ln14_107" fromId="894" toId="895">
</dataflow>
<dataflow id="4585" from="m2_1_addr_9" to="m2_1_load_9" fromId="822" toId="896">
</dataflow>
<dataflow id="4586" from="m2_1_load_9" to="trunc_ln14_110" fromId="896" toId="897">
</dataflow>
<dataflow id="4587" from="m2_1" to="m2_1_addr_10" fromId="3461" toId="898">
</dataflow>
<dataflow id="4588" from="StgValue_3910" to="m2_1_addr_10" fromId="3910" toId="898">
</dataflow>
<dataflow id="4589" from="zext_ln14_88" to="m2_1_addr_10" fromId="891" toId="898">
</dataflow>
<dataflow id="4590" from="m2_1_addr_10" to="m2_1_load_10" fromId="898" toId="899">
</dataflow>
<dataflow id="4591" from="m2_1" to="m2_1_addr_11" fromId="3461" toId="900">
</dataflow>
<dataflow id="4592" from="StgValue_3910" to="m2_1_addr_11" fromId="3910" toId="900">
</dataflow>
<dataflow id="4593" from="zext_ln14_91" to="m2_1_addr_11" fromId="893" toId="900">
</dataflow>
<dataflow id="4594" from="m2_1_addr_11" to="m2_1_load_11" fromId="900" toId="901">
</dataflow>
<dataflow id="4595" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_80" fromId="4215" toId="902">
</dataflow>
<dataflow id="4596" from="m2_1_load_8" to="tmp_80" fromId="894" toId="902">
</dataflow>
<dataflow id="4597" from="StgValue_4218" to="tmp_80" fromId="4218" toId="902">
</dataflow>
<dataflow id="4598" from="StgValue_4220" to="tmp_80" fromId="4220" toId="902">
</dataflow>
<dataflow id="4599" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_82" fromId="4215" toId="903">
</dataflow>
<dataflow id="4600" from="m2_1_load_9" to="tmp_82" fromId="896" toId="903">
</dataflow>
<dataflow id="4601" from="StgValue_4218" to="tmp_82" fromId="4218" toId="903">
</dataflow>
<dataflow id="4602" from="StgValue_4220" to="tmp_82" fromId="4220" toId="903">
</dataflow>
<dataflow id="4603" from="zext_ln9_3" to="add_ln17_1" fromId="752" toId="904">
</dataflow>
<dataflow id="4604" from="p_cast_read" to="add_ln17_1" fromId="340" toId="904">
</dataflow>
<dataflow id="4605" from="tmp_2" to="mult" fromId="492" toId="905">
</dataflow>
<dataflow id="4606" from="bitcast_ln14_2" to="mult" fromId="609" toId="905">
</dataflow>
<dataflow id="4608" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="906">
</dataflow>
<dataflow id="4609" from="mult" to="specfucore_ln6" fromId="905" toId="906">
</dataflow>
<dataflow id="4611" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="906">
</dataflow>
<dataflow id="4613" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="906">
</dataflow>
<dataflow id="4615" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="906">
</dataflow>
<dataflow id="4616" from="tmp_7" to="mult_1" fromId="503" toId="907">
</dataflow>
<dataflow id="4617" from="bitcast_ln14_5" to="mult_1" fromId="611" toId="907">
</dataflow>
<dataflow id="4618" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="908">
</dataflow>
<dataflow id="4619" from="mult_1" to="specfucore_ln6" fromId="907" toId="908">
</dataflow>
<dataflow id="4620" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="908">
</dataflow>
<dataflow id="4621" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="908">
</dataflow>
<dataflow id="4622" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="908">
</dataflow>
<dataflow id="4623" from="tmp_9" to="mult_2" fromId="516" toId="909">
</dataflow>
<dataflow id="4624" from="bitcast_ln14_8" to="mult_2" fromId="680" toId="909">
</dataflow>
<dataflow id="4625" from="tmp_s" to="mult_3" fromId="525" toId="910">
</dataflow>
<dataflow id="4626" from="bitcast_ln14_11" to="mult_3" fromId="682" toId="910">
</dataflow>
<dataflow id="4627" from="tmp_1" to="mult_4" fromId="558" toId="911">
</dataflow>
<dataflow id="4628" from="bitcast_ln14_14" to="mult_4" fromId="757" toId="911">
</dataflow>
<dataflow id="4629" from="tmp_3" to="mult_5" fromId="567" toId="912">
</dataflow>
<dataflow id="4630" from="bitcast_ln14_17" to="mult_5" fromId="759" toId="912">
</dataflow>
<dataflow id="4631" from="tmp_4" to="mult_6" fromId="576" toId="913">
</dataflow>
<dataflow id="4632" from="bitcast_ln14_20" to="mult_6" fromId="832" toId="913">
</dataflow>
<dataflow id="4633" from="tmp_5" to="mult_7" fromId="585" toId="914">
</dataflow>
<dataflow id="4634" from="bitcast_ln14_23" to="mult_7" fromId="834" toId="914">
</dataflow>
<dataflow id="4635" from="trunc_ln14_26" to="bitcast_ln14_26" fromId="837" toId="915">
</dataflow>
<dataflow id="4636" from="tmp_6" to="mult_8" fromId="594" toId="916">
</dataflow>
<dataflow id="4637" from="bitcast_ln14_26" to="mult_8" fromId="915" toId="916">
</dataflow>
<dataflow id="4638" from="trunc_ln14_29" to="bitcast_ln14_29" fromId="839" toId="917">
</dataflow>
<dataflow id="4639" from="tmp_8" to="mult_9" fromId="633" toId="918">
</dataflow>
<dataflow id="4640" from="bitcast_ln14_29" to="mult_9" fromId="917" toId="918">
</dataflow>
<dataflow id="4641" from="m2_0_addr_10" to="m2_0_load_10" fromId="842" toId="919">
</dataflow>
<dataflow id="4642" from="m2_0_load_10" to="trunc_ln14_32" fromId="919" toId="920">
</dataflow>
<dataflow id="4643" from="m2_0_addr_11" to="m2_0_load_11" fromId="846" toId="921">
</dataflow>
<dataflow id="4644" from="m2_0_load_11" to="trunc_ln14_35" fromId="921" toId="922">
</dataflow>
<dataflow id="4645" from="zext_ln14_3" to="sext_ln14_3" fromId="617" toId="923">
</dataflow>
<dataflow id="4646" from="sext_ln14_3" to="zext_ln14_45" fromId="923" toId="924">
</dataflow>
<dataflow id="4647" from="m2_0" to="m2_0_addr_12" fromId="3396" toId="925">
</dataflow>
<dataflow id="4648" from="StgValue_3910" to="m2_0_addr_12" fromId="3910" toId="925">
</dataflow>
<dataflow id="4649" from="zext_ln14_45" to="m2_0_addr_12" fromId="924" toId="925">
</dataflow>
<dataflow id="4650" from="m2_0_addr_12" to="m2_0_load_12" fromId="925" toId="926">
</dataflow>
<dataflow id="4651" from="_ssdm_op_BitConcatenate.i9.i2.i7" to="or_ln14_s" fromId="4194" toId="927">
</dataflow>
<dataflow id="4652" from="StgValue_4001" to="or_ln14_s" fromId="4001" toId="927">
</dataflow>
<dataflow id="4653" from="or_ln14" to="or_ln14_s" fromId="548" toId="927">
</dataflow>
<dataflow id="4654" from="or_ln14_s" to="sext_ln14_4" fromId="927" toId="928">
</dataflow>
<dataflow id="4655" from="sext_ln14_4" to="zext_ln14_48" fromId="928" toId="929">
</dataflow>
<dataflow id="4656" from="m2_0" to="m2_0_addr_13" fromId="3396" toId="930">
</dataflow>
<dataflow id="4657" from="StgValue_3910" to="m2_0_addr_13" fromId="3910" toId="930">
</dataflow>
<dataflow id="4658" from="zext_ln14_48" to="m2_0_addr_13" fromId="929" toId="930">
</dataflow>
<dataflow id="4659" from="m2_0_addr_13" to="m2_0_load_13" fromId="930" toId="931">
</dataflow>
<dataflow id="4660" from="zext_ln14_15_read" to="zext_ln14_89" fromId="470" toId="932">
</dataflow>
<dataflow id="4661" from="m1_0_load_27_read" to="lshr_ln14_54" fromId="415" toId="933">
</dataflow>
<dataflow id="4662" from="zext_ln14_89" to="lshr_ln14_54" fromId="932" toId="933">
</dataflow>
<dataflow id="4663" from="lshr_ln14_54" to="trunc_ln14_70" fromId="933" toId="934">
</dataflow>
<dataflow id="4664" from="trunc_ln14_70" to="bitcast_ln14_81" fromId="934" toId="935">
</dataflow>
<dataflow id="4665" from="zext_ln14_15_read" to="zext_ln14_90" fromId="470" toId="936">
</dataflow>
<dataflow id="4666" from="m1_1_load_27_read" to="lshr_ln14_55" fromId="414" toId="937">
</dataflow>
<dataflow id="4667" from="zext_ln14_90" to="lshr_ln14_55" fromId="936" toId="937">
</dataflow>
<dataflow id="4668" from="lshr_ln14_55" to="trunc_ln14_71" fromId="937" toId="938">
</dataflow>
<dataflow id="4669" from="trunc_ln14_71" to="bitcast_ln14_82" fromId="938" toId="939">
</dataflow>
<dataflow id="4670" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_37" fromId="3904" toId="940">
</dataflow>
<dataflow id="4671" from="bitcast_ln14_81" to="tmp_37" fromId="935" toId="940">
</dataflow>
<dataflow id="4672" from="bitcast_ln14_82" to="tmp_37" fromId="939" toId="940">
</dataflow>
<dataflow id="4673" from="tmp_260_read" to="tmp_37" fromId="468" toId="940">
</dataflow>
<dataflow id="4674" from="zext_ln14_15_read" to="zext_ln14_92" fromId="470" toId="941">
</dataflow>
<dataflow id="4675" from="m1_0_load_28_read" to="lshr_ln14_56" fromId="413" toId="942">
</dataflow>
<dataflow id="4676" from="zext_ln14_92" to="lshr_ln14_56" fromId="941" toId="942">
</dataflow>
<dataflow id="4677" from="lshr_ln14_56" to="trunc_ln14_72" fromId="942" toId="943">
</dataflow>
<dataflow id="4678" from="trunc_ln14_72" to="bitcast_ln14_84" fromId="943" toId="944">
</dataflow>
<dataflow id="4679" from="zext_ln14_15_read" to="zext_ln14_93" fromId="470" toId="945">
</dataflow>
<dataflow id="4680" from="m1_1_load_28_read" to="lshr_ln14_57" fromId="412" toId="946">
</dataflow>
<dataflow id="4681" from="zext_ln14_93" to="lshr_ln14_57" fromId="945" toId="946">
</dataflow>
<dataflow id="4682" from="lshr_ln14_57" to="trunc_ln14_73" fromId="946" toId="947">
</dataflow>
<dataflow id="4683" from="trunc_ln14_73" to="bitcast_ln14_85" fromId="947" toId="948">
</dataflow>
<dataflow id="4684" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_39" fromId="3904" toId="949">
</dataflow>
<dataflow id="4685" from="bitcast_ln14_84" to="tmp_39" fromId="944" toId="949">
</dataflow>
<dataflow id="4686" from="bitcast_ln14_85" to="tmp_39" fromId="948" toId="949">
</dataflow>
<dataflow id="4687" from="tmp_260_read" to="tmp_39" fromId="468" toId="949">
</dataflow>
<dataflow id="4688" from="zext_ln14_69" to="sext_ln14_10" fromId="664" toId="950">
</dataflow>
<dataflow id="4689" from="sext_ln14_10" to="zext_ln14_94" fromId="950" toId="951">
</dataflow>
<dataflow id="4690" from="zext_ln14_15_read" to="zext_ln14_95" fromId="470" toId="952">
</dataflow>
<dataflow id="4691" from="m1_0_load_29_read" to="lshr_ln14_58" fromId="411" toId="953">
</dataflow>
<dataflow id="4692" from="zext_ln14_95" to="lshr_ln14_58" fromId="952" toId="953">
</dataflow>
<dataflow id="4693" from="lshr_ln14_58" to="trunc_ln14_74" fromId="953" toId="954">
</dataflow>
<dataflow id="4694" from="trunc_ln14_74" to="bitcast_ln14_87" fromId="954" toId="955">
</dataflow>
<dataflow id="4695" from="zext_ln14_15_read" to="zext_ln14_96" fromId="470" toId="956">
</dataflow>
<dataflow id="4696" from="m1_1_load_29_read" to="lshr_ln14_59" fromId="410" toId="957">
</dataflow>
<dataflow id="4697" from="zext_ln14_96" to="lshr_ln14_59" fromId="956" toId="957">
</dataflow>
<dataflow id="4698" from="lshr_ln14_59" to="trunc_ln14_75" fromId="957" toId="958">
</dataflow>
<dataflow id="4699" from="trunc_ln14_75" to="bitcast_ln14_88" fromId="958" toId="959">
</dataflow>
<dataflow id="4700" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_41" fromId="3904" toId="960">
</dataflow>
<dataflow id="4701" from="bitcast_ln14_87" to="tmp_41" fromId="955" toId="960">
</dataflow>
<dataflow id="4702" from="bitcast_ln14_88" to="tmp_41" fromId="959" toId="960">
</dataflow>
<dataflow id="4703" from="tmp_260_read" to="tmp_41" fromId="468" toId="960">
</dataflow>
<dataflow id="4704" from="add_ln14" to="sext_ln14_11" fromId="666" toId="961">
</dataflow>
<dataflow id="4705" from="sext_ln14_11" to="zext_ln14_97" fromId="961" toId="962">
</dataflow>
<dataflow id="4706" from="zext_ln14_15_read" to="zext_ln14_98" fromId="470" toId="963">
</dataflow>
<dataflow id="4707" from="m1_0_load_30_read" to="lshr_ln14_60" fromId="409" toId="964">
</dataflow>
<dataflow id="4708" from="zext_ln14_98" to="lshr_ln14_60" fromId="963" toId="964">
</dataflow>
<dataflow id="4709" from="lshr_ln14_60" to="trunc_ln14_76" fromId="964" toId="965">
</dataflow>
<dataflow id="4710" from="trunc_ln14_76" to="bitcast_ln14_90" fromId="965" toId="966">
</dataflow>
<dataflow id="4711" from="zext_ln14_15_read" to="zext_ln14_99" fromId="470" toId="967">
</dataflow>
<dataflow id="4712" from="m1_1_load_30_read" to="lshr_ln14_61" fromId="408" toId="968">
</dataflow>
<dataflow id="4713" from="zext_ln14_99" to="lshr_ln14_61" fromId="967" toId="968">
</dataflow>
<dataflow id="4714" from="lshr_ln14_61" to="trunc_ln14_77" fromId="968" toId="969">
</dataflow>
<dataflow id="4715" from="trunc_ln14_77" to="bitcast_ln14_91" fromId="969" toId="970">
</dataflow>
<dataflow id="4716" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_43" fromId="3904" toId="971">
</dataflow>
<dataflow id="4717" from="bitcast_ln14_90" to="tmp_43" fromId="966" toId="971">
</dataflow>
<dataflow id="4718" from="bitcast_ln14_91" to="tmp_43" fromId="970" toId="971">
</dataflow>
<dataflow id="4719" from="tmp_260_read" to="tmp_43" fromId="468" toId="971">
</dataflow>
<dataflow id="4720" from="m2_1_addr_10" to="m2_1_load_10" fromId="898" toId="972">
</dataflow>
<dataflow id="4721" from="m2_1_load_10" to="trunc_ln14_113" fromId="972" toId="973">
</dataflow>
<dataflow id="4722" from="m2_1_addr_11" to="m2_1_load_11" fromId="900" toId="974">
</dataflow>
<dataflow id="4723" from="m2_1_load_11" to="trunc_ln14_116" fromId="974" toId="975">
</dataflow>
<dataflow id="4724" from="m2_1" to="m2_1_addr_12" fromId="3461" toId="976">
</dataflow>
<dataflow id="4725" from="StgValue_3910" to="m2_1_addr_12" fromId="3910" toId="976">
</dataflow>
<dataflow id="4726" from="zext_ln14_94" to="m2_1_addr_12" fromId="951" toId="976">
</dataflow>
<dataflow id="4727" from="m2_1_addr_12" to="m2_1_load_12" fromId="976" toId="977">
</dataflow>
<dataflow id="4728" from="m2_1" to="m2_1_addr_13" fromId="3461" toId="978">
</dataflow>
<dataflow id="4729" from="StgValue_3910" to="m2_1_addr_13" fromId="3910" toId="978">
</dataflow>
<dataflow id="4730" from="zext_ln14_97" to="m2_1_addr_13" fromId="962" toId="978">
</dataflow>
<dataflow id="4731" from="m2_1_addr_13" to="m2_1_load_13" fromId="978" toId="979">
</dataflow>
<dataflow id="4732" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_84" fromId="4215" toId="980">
</dataflow>
<dataflow id="4733" from="m2_1_load_10" to="tmp_84" fromId="972" toId="980">
</dataflow>
<dataflow id="4734" from="StgValue_4218" to="tmp_84" fromId="4218" toId="980">
</dataflow>
<dataflow id="4735" from="StgValue_4220" to="tmp_84" fromId="4220" toId="980">
</dataflow>
<dataflow id="4736" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_86" fromId="4215" toId="981">
</dataflow>
<dataflow id="4737" from="m2_1_load_11" to="tmp_86" fromId="974" toId="981">
</dataflow>
<dataflow id="4738" from="StgValue_4218" to="tmp_86" fromId="4218" toId="981">
</dataflow>
<dataflow id="4739" from="StgValue_4220" to="tmp_86" fromId="4220" toId="981">
</dataflow>
<dataflow id="4740" from="mult" to="sum" fromId="905" toId="982">
</dataflow>
<dataflow id="4742" from="StgValue_4741" to="sum" fromId="4741" toId="982">
</dataflow>
<dataflow id="4743" from="tmp_9" to="mult_2" fromId="516" toId="983">
</dataflow>
<dataflow id="4744" from="bitcast_ln14_8" to="mult_2" fromId="680" toId="983">
</dataflow>
<dataflow id="4745" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="984">
</dataflow>
<dataflow id="4746" from="mult_2" to="specfucore_ln6" fromId="983" toId="984">
</dataflow>
<dataflow id="4747" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="984">
</dataflow>
<dataflow id="4748" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="984">
</dataflow>
<dataflow id="4749" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="984">
</dataflow>
<dataflow id="4750" from="tmp_s" to="mult_3" fromId="525" toId="985">
</dataflow>
<dataflow id="4751" from="bitcast_ln14_11" to="mult_3" fromId="682" toId="985">
</dataflow>
<dataflow id="4752" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="986">
</dataflow>
<dataflow id="4753" from="mult_3" to="specfucore_ln6" fromId="985" toId="986">
</dataflow>
<dataflow id="4754" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="986">
</dataflow>
<dataflow id="4755" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="986">
</dataflow>
<dataflow id="4756" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="986">
</dataflow>
<dataflow id="4757" from="tmp_1" to="mult_4" fromId="558" toId="987">
</dataflow>
<dataflow id="4758" from="bitcast_ln14_14" to="mult_4" fromId="757" toId="987">
</dataflow>
<dataflow id="4759" from="tmp_3" to="mult_5" fromId="567" toId="988">
</dataflow>
<dataflow id="4760" from="bitcast_ln14_17" to="mult_5" fromId="759" toId="988">
</dataflow>
<dataflow id="4761" from="tmp_4" to="mult_6" fromId="576" toId="989">
</dataflow>
<dataflow id="4762" from="bitcast_ln14_20" to="mult_6" fromId="832" toId="989">
</dataflow>
<dataflow id="4763" from="tmp_5" to="mult_7" fromId="585" toId="990">
</dataflow>
<dataflow id="4764" from="bitcast_ln14_23" to="mult_7" fromId="834" toId="990">
</dataflow>
<dataflow id="4765" from="tmp_6" to="mult_8" fromId="594" toId="991">
</dataflow>
<dataflow id="4766" from="bitcast_ln14_26" to="mult_8" fromId="915" toId="991">
</dataflow>
<dataflow id="4767" from="tmp_8" to="mult_9" fromId="633" toId="992">
</dataflow>
<dataflow id="4768" from="bitcast_ln14_29" to="mult_9" fromId="917" toId="992">
</dataflow>
<dataflow id="4769" from="trunc_ln14_32" to="bitcast_ln14_32" fromId="920" toId="993">
</dataflow>
<dataflow id="4770" from="tmp_10" to="mult_10" fromId="642" toId="994">
</dataflow>
<dataflow id="4771" from="bitcast_ln14_32" to="mult_10" fromId="993" toId="994">
</dataflow>
<dataflow id="4772" from="trunc_ln14_35" to="bitcast_ln14_35" fromId="922" toId="995">
</dataflow>
<dataflow id="4773" from="tmp_11" to="mult_11" fromId="651" toId="996">
</dataflow>
<dataflow id="4774" from="bitcast_ln14_35" to="mult_11" fromId="995" toId="996">
</dataflow>
<dataflow id="4775" from="m2_0_addr_12" to="m2_0_load_12" fromId="925" toId="997">
</dataflow>
<dataflow id="4776" from="m2_0_load_12" to="trunc_ln14_38" fromId="997" toId="998">
</dataflow>
<dataflow id="4777" from="m2_0_addr_13" to="m2_0_load_13" fromId="930" toId="999">
</dataflow>
<dataflow id="4778" from="m2_0_load_13" to="trunc_ln14_41" fromId="999" toId="1000">
</dataflow>
<dataflow id="4779" from="zext_ln14_1" to="sext_ln14_5" fromId="544" toId="1001">
</dataflow>
<dataflow id="4780" from="sext_ln14_5" to="zext_ln14_51" fromId="1001" toId="1002">
</dataflow>
<dataflow id="4781" from="m2_0" to="m2_0_addr_14" fromId="3396" toId="1003">
</dataflow>
<dataflow id="4782" from="StgValue_3910" to="m2_0_addr_14" fromId="3910" toId="1003">
</dataflow>
<dataflow id="4783" from="zext_ln14_51" to="m2_0_addr_14" fromId="1002" toId="1003">
</dataflow>
<dataflow id="4784" from="m2_0_addr_14" to="m2_0_load_14" fromId="1003" toId="1004">
</dataflow>
<dataflow id="4785" from="or_ln14" to="sext_ln14_6" fromId="548" toId="1005">
</dataflow>
<dataflow id="4786" from="sext_ln14_6" to="zext_ln14_54" fromId="1005" toId="1006">
</dataflow>
<dataflow id="4787" from="m2_0" to="m2_0_addr_15" fromId="3396" toId="1007">
</dataflow>
<dataflow id="4788" from="StgValue_3910" to="m2_0_addr_15" fromId="3910" toId="1007">
</dataflow>
<dataflow id="4789" from="zext_ln14_54" to="m2_0_addr_15" fromId="1006" toId="1007">
</dataflow>
<dataflow id="4790" from="m2_0_addr_15" to="m2_0_load_15" fromId="1007" toId="1008">
</dataflow>
<dataflow id="4791" from="zext_ln14_10" to="sext_ln14_12" fromId="596" toId="1009">
</dataflow>
<dataflow id="4792" from="sext_ln14_12" to="zext_ln14_101" fromId="1009" toId="1010">
</dataflow>
<dataflow id="4793" from="zext_ln14_15_read" to="zext_ln14_106" fromId="470" toId="1011">
</dataflow>
<dataflow id="4794" from="m1_0_load_32_read" to="lshr_ln14_65" fromId="405" toId="1012">
</dataflow>
<dataflow id="4795" from="zext_ln14_106" to="lshr_ln14_65" fromId="1011" toId="1012">
</dataflow>
<dataflow id="4796" from="lshr_ln14_65" to="trunc_ln14_81" fromId="1012" toId="1013">
</dataflow>
<dataflow id="4797" from="trunc_ln14_81" to="bitcast_ln14_96" fromId="1013" toId="1014">
</dataflow>
<dataflow id="4798" from="zext_ln14_15_read" to="zext_ln14_107" fromId="470" toId="1015">
</dataflow>
<dataflow id="4799" from="m1_1_load_32_read" to="lshr_ln14_66" fromId="404" toId="1016">
</dataflow>
<dataflow id="4800" from="zext_ln14_107" to="lshr_ln14_66" fromId="1015" toId="1016">
</dataflow>
<dataflow id="4801" from="lshr_ln14_66" to="trunc_ln14_82" fromId="1016" toId="1017">
</dataflow>
<dataflow id="4802" from="trunc_ln14_82" to="bitcast_ln14_97" fromId="1017" toId="1018">
</dataflow>
<dataflow id="4803" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_47" fromId="3904" toId="1019">
</dataflow>
<dataflow id="4804" from="bitcast_ln14_96" to="tmp_47" fromId="1014" toId="1019">
</dataflow>
<dataflow id="4805" from="bitcast_ln14_97" to="tmp_47" fromId="1018" toId="1019">
</dataflow>
<dataflow id="4806" from="tmp_260_read" to="tmp_47" fromId="468" toId="1019">
</dataflow>
<dataflow id="4807" from="zext_ln14_15_read" to="zext_ln14_108" fromId="470" toId="1020">
</dataflow>
<dataflow id="4808" from="m1_0_load_33_read" to="lshr_ln14_67" fromId="403" toId="1021">
</dataflow>
<dataflow id="4809" from="zext_ln14_108" to="lshr_ln14_67" fromId="1020" toId="1021">
</dataflow>
<dataflow id="4810" from="lshr_ln14_67" to="trunc_ln14_84" fromId="1021" toId="1022">
</dataflow>
<dataflow id="4811" from="trunc_ln14_84" to="bitcast_ln14_99" fromId="1022" toId="1023">
</dataflow>
<dataflow id="4812" from="zext_ln14_15_read" to="zext_ln14_109" fromId="470" toId="1024">
</dataflow>
<dataflow id="4813" from="m1_1_load_33_read" to="lshr_ln14_68" fromId="402" toId="1025">
</dataflow>
<dataflow id="4814" from="zext_ln14_109" to="lshr_ln14_68" fromId="1024" toId="1025">
</dataflow>
<dataflow id="4815" from="lshr_ln14_68" to="trunc_ln14_85" fromId="1025" toId="1026">
</dataflow>
<dataflow id="4816" from="trunc_ln14_85" to="bitcast_ln14_100" fromId="1026" toId="1027">
</dataflow>
<dataflow id="4817" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_48" fromId="3904" toId="1028">
</dataflow>
<dataflow id="4818" from="bitcast_ln14_99" to="tmp_48" fromId="1023" toId="1028">
</dataflow>
<dataflow id="4819" from="bitcast_ln14_100" to="tmp_48" fromId="1027" toId="1028">
</dataflow>
<dataflow id="4820" from="tmp_260_read" to="tmp_48" fromId="468" toId="1028">
</dataflow>
<dataflow id="4821" from="zext_ln14_15_read" to="zext_ln14_110" fromId="470" toId="1029">
</dataflow>
<dataflow id="4822" from="m1_0_load_34_read" to="lshr_ln14_69" fromId="401" toId="1030">
</dataflow>
<dataflow id="4823" from="zext_ln14_110" to="lshr_ln14_69" fromId="1029" toId="1030">
</dataflow>
<dataflow id="4824" from="lshr_ln14_69" to="trunc_ln14_87" fromId="1030" toId="1031">
</dataflow>
<dataflow id="4825" from="trunc_ln14_87" to="bitcast_ln14_102" fromId="1031" toId="1032">
</dataflow>
<dataflow id="4826" from="zext_ln14_15_read" to="zext_ln14_111" fromId="470" toId="1033">
</dataflow>
<dataflow id="4827" from="m1_1_load_34_read" to="lshr_ln14_70" fromId="400" toId="1034">
</dataflow>
<dataflow id="4828" from="zext_ln14_111" to="lshr_ln14_70" fromId="1033" toId="1034">
</dataflow>
<dataflow id="4829" from="lshr_ln14_70" to="trunc_ln14_88" fromId="1034" toId="1035">
</dataflow>
<dataflow id="4830" from="trunc_ln14_88" to="bitcast_ln14_103" fromId="1035" toId="1036">
</dataflow>
<dataflow id="4831" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_49" fromId="3904" toId="1037">
</dataflow>
<dataflow id="4832" from="bitcast_ln14_102" to="tmp_49" fromId="1032" toId="1037">
</dataflow>
<dataflow id="4833" from="bitcast_ln14_103" to="tmp_49" fromId="1036" toId="1037">
</dataflow>
<dataflow id="4834" from="tmp_260_read" to="tmp_49" fromId="468" toId="1037">
</dataflow>
<dataflow id="4835" from="zext_ln14_15_read" to="zext_ln14_112" fromId="470" toId="1038">
</dataflow>
<dataflow id="4836" from="m1_0_load_35_read" to="lshr_ln14_71" fromId="399" toId="1039">
</dataflow>
<dataflow id="4837" from="zext_ln14_112" to="lshr_ln14_71" fromId="1038" toId="1039">
</dataflow>
<dataflow id="4838" from="lshr_ln14_71" to="trunc_ln14_90" fromId="1039" toId="1040">
</dataflow>
<dataflow id="4839" from="m2_1_addr_12" to="m2_1_load_12" fromId="976" toId="1041">
</dataflow>
<dataflow id="4840" from="m2_1_load_12" to="trunc_ln14_119" fromId="1041" toId="1042">
</dataflow>
<dataflow id="4841" from="m2_1_addr_13" to="m2_1_load_13" fromId="978" toId="1043">
</dataflow>
<dataflow id="4842" from="m2_1_load_13" to="trunc_ln14_122" fromId="1043" toId="1044">
</dataflow>
<dataflow id="4843" from="m2_1" to="m2_1_addr_14" fromId="3461" toId="1045">
</dataflow>
<dataflow id="4844" from="StgValue_3910" to="m2_1_addr_14" fromId="3910" toId="1045">
</dataflow>
<dataflow id="4845" from="zext_ln14_101" to="m2_1_addr_14" fromId="1010" toId="1045">
</dataflow>
<dataflow id="4846" from="m2_1_addr_14" to="m2_1_load_14" fromId="1045" toId="1046">
</dataflow>
<dataflow id="4847" from="xor_ln14_1" to="sext_ln14_14" fromId="595" toId="1047">
</dataflow>
<dataflow id="4848" from="sext_ln14_14" to="zext_ln14_138" fromId="1047" toId="1048">
</dataflow>
<dataflow id="4849" from="m2_1" to="m2_1_addr_15" fromId="3461" toId="1049">
</dataflow>
<dataflow id="4850" from="StgValue_3910" to="m2_1_addr_15" fromId="3910" toId="1049">
</dataflow>
<dataflow id="4851" from="zext_ln14_138" to="m2_1_addr_15" fromId="1048" toId="1049">
</dataflow>
<dataflow id="4852" from="m2_1_addr_15" to="m2_1_load_15" fromId="1049" toId="1050">
</dataflow>
<dataflow id="4853" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_88" fromId="4215" toId="1051">
</dataflow>
<dataflow id="4854" from="m2_1_load_12" to="tmp_88" fromId="1041" toId="1051">
</dataflow>
<dataflow id="4855" from="StgValue_4218" to="tmp_88" fromId="4218" toId="1051">
</dataflow>
<dataflow id="4856" from="StgValue_4220" to="tmp_88" fromId="4220" toId="1051">
</dataflow>
<dataflow id="4857" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_90" fromId="4215" toId="1052">
</dataflow>
<dataflow id="4858" from="m2_1_load_13" to="tmp_90" fromId="1043" toId="1052">
</dataflow>
<dataflow id="4859" from="StgValue_4218" to="tmp_90" fromId="4218" toId="1052">
</dataflow>
<dataflow id="4860" from="StgValue_4220" to="tmp_90" fromId="4220" toId="1052">
</dataflow>
<dataflow id="4861" from="mult" to="sum" fromId="905" toId="1053">
</dataflow>
<dataflow id="4862" from="StgValue_4741" to="sum" fromId="4741" toId="1053">
</dataflow>
<dataflow id="4863" from="tmp_1" to="mult_4" fromId="558" toId="1054">
</dataflow>
<dataflow id="4864" from="bitcast_ln14_14" to="mult_4" fromId="757" toId="1054">
</dataflow>
<dataflow id="4865" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1055">
</dataflow>
<dataflow id="4866" from="mult_4" to="specfucore_ln6" fromId="1054" toId="1055">
</dataflow>
<dataflow id="4867" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1055">
</dataflow>
<dataflow id="4868" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1055">
</dataflow>
<dataflow id="4869" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1055">
</dataflow>
<dataflow id="4870" from="tmp_3" to="mult_5" fromId="567" toId="1056">
</dataflow>
<dataflow id="4871" from="bitcast_ln14_17" to="mult_5" fromId="759" toId="1056">
</dataflow>
<dataflow id="4872" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1057">
</dataflow>
<dataflow id="4873" from="mult_5" to="specfucore_ln6" fromId="1056" toId="1057">
</dataflow>
<dataflow id="4874" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1057">
</dataflow>
<dataflow id="4875" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1057">
</dataflow>
<dataflow id="4876" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1057">
</dataflow>
<dataflow id="4877" from="tmp_4" to="mult_6" fromId="576" toId="1058">
</dataflow>
<dataflow id="4878" from="bitcast_ln14_20" to="mult_6" fromId="832" toId="1058">
</dataflow>
<dataflow id="4879" from="tmp_5" to="mult_7" fromId="585" toId="1059">
</dataflow>
<dataflow id="4880" from="bitcast_ln14_23" to="mult_7" fromId="834" toId="1059">
</dataflow>
<dataflow id="4881" from="tmp_6" to="mult_8" fromId="594" toId="1060">
</dataflow>
<dataflow id="4882" from="bitcast_ln14_26" to="mult_8" fromId="915" toId="1060">
</dataflow>
<dataflow id="4883" from="tmp_8" to="mult_9" fromId="633" toId="1061">
</dataflow>
<dataflow id="4884" from="bitcast_ln14_29" to="mult_9" fromId="917" toId="1061">
</dataflow>
<dataflow id="4885" from="tmp_10" to="mult_10" fromId="642" toId="1062">
</dataflow>
<dataflow id="4886" from="bitcast_ln14_32" to="mult_10" fromId="993" toId="1062">
</dataflow>
<dataflow id="4887" from="tmp_11" to="mult_11" fromId="651" toId="1063">
</dataflow>
<dataflow id="4888" from="bitcast_ln14_35" to="mult_11" fromId="995" toId="1063">
</dataflow>
<dataflow id="4889" from="trunc_ln14_38" to="bitcast_ln14_38" fromId="998" toId="1064">
</dataflow>
<dataflow id="4890" from="tmp_12" to="mult_12" fromId="660" toId="1065">
</dataflow>
<dataflow id="4891" from="bitcast_ln14_38" to="mult_12" fromId="1064" toId="1065">
</dataflow>
<dataflow id="4892" from="trunc_ln14_41" to="bitcast_ln14_41" fromId="1000" toId="1066">
</dataflow>
<dataflow id="4893" from="tmp_13" to="mult_13" fromId="701" toId="1067">
</dataflow>
<dataflow id="4894" from="bitcast_ln14_41" to="mult_13" fromId="1066" toId="1067">
</dataflow>
<dataflow id="4895" from="m2_0_addr_14" to="m2_0_load_14" fromId="1003" toId="1068">
</dataflow>
<dataflow id="4896" from="m2_0_load_14" to="trunc_ln14_44" fromId="1068" toId="1069">
</dataflow>
<dataflow id="4897" from="m2_0_addr_15" to="m2_0_load_15" fromId="1007" toId="1070">
</dataflow>
<dataflow id="4898" from="m2_0_load_15" to="trunc_ln14_47" fromId="1070" toId="1071">
</dataflow>
<dataflow id="4899" from="m2_0" to="m2_0_addr_16" fromId="3396" toId="1072">
</dataflow>
<dataflow id="4900" from="StgValue_3910" to="m2_0_addr_16" fromId="3910" toId="1072">
</dataflow>
<dataflow id="4901" from="zext_ln14_57" to="m2_0_addr_16" fromId="529" toId="1072">
</dataflow>
<dataflow id="4902" from="m2_0_addr_16" to="m2_0_load_16" fromId="1072" toId="1073">
</dataflow>
<dataflow id="4903" from="xor_ln14_1" to="zext_ln14_60" fromId="595" toId="1074">
</dataflow>
<dataflow id="4904" from="m2_0" to="m2_0_addr_17" fromId="3396" toId="1075">
</dataflow>
<dataflow id="4905" from="StgValue_3910" to="m2_0_addr_17" fromId="3910" toId="1075">
</dataflow>
<dataflow id="4906" from="zext_ln14_60" to="m2_0_addr_17" fromId="1074" toId="1075">
</dataflow>
<dataflow id="4907" from="m2_0_addr_17" to="m2_0_load_17" fromId="1075" toId="1076">
</dataflow>
<dataflow id="4908" from="trunc_ln14_83" to="bitcast_ln14_98" fromId="601" toId="1077">
</dataflow>
<dataflow id="4909" from="tmp_47" to="mult_32" fromId="1019" toId="1078">
</dataflow>
<dataflow id="4910" from="bitcast_ln14_98" to="mult_32" fromId="1077" toId="1078">
</dataflow>
<dataflow id="4911" from="trunc_ln14_90" to="bitcast_ln14_105" fromId="1040" toId="1079">
</dataflow>
<dataflow id="4912" from="zext_ln14_15_read" to="zext_ln14_113" fromId="470" toId="1080">
</dataflow>
<dataflow id="4913" from="m1_1_load_35_read" to="lshr_ln14_72" fromId="398" toId="1081">
</dataflow>
<dataflow id="4914" from="zext_ln14_113" to="lshr_ln14_72" fromId="1080" toId="1081">
</dataflow>
<dataflow id="4915" from="lshr_ln14_72" to="trunc_ln14_91" fromId="1081" toId="1082">
</dataflow>
<dataflow id="4916" from="trunc_ln14_91" to="bitcast_ln14_106" fromId="1082" toId="1083">
</dataflow>
<dataflow id="4917" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_50" fromId="3904" toId="1084">
</dataflow>
<dataflow id="4918" from="bitcast_ln14_105" to="tmp_50" fromId="1079" toId="1084">
</dataflow>
<dataflow id="4919" from="bitcast_ln14_106" to="tmp_50" fromId="1083" toId="1084">
</dataflow>
<dataflow id="4920" from="tmp_260_read" to="tmp_50" fromId="468" toId="1084">
</dataflow>
<dataflow id="4921" from="zext_ln14_15_read" to="zext_ln14_114" fromId="470" toId="1085">
</dataflow>
<dataflow id="4922" from="m1_0_load_36_read" to="lshr_ln14_73" fromId="397" toId="1086">
</dataflow>
<dataflow id="4923" from="zext_ln14_114" to="lshr_ln14_73" fromId="1085" toId="1086">
</dataflow>
<dataflow id="4924" from="lshr_ln14_73" to="trunc_ln14_93" fromId="1086" toId="1087">
</dataflow>
<dataflow id="4925" from="trunc_ln14_93" to="bitcast_ln14_108" fromId="1087" toId="1088">
</dataflow>
<dataflow id="4926" from="zext_ln14_15_read" to="zext_ln14_115" fromId="470" toId="1089">
</dataflow>
<dataflow id="4927" from="m1_1_load_36_read" to="lshr_ln14_74" fromId="396" toId="1090">
</dataflow>
<dataflow id="4928" from="zext_ln14_115" to="lshr_ln14_74" fromId="1089" toId="1090">
</dataflow>
<dataflow id="4929" from="lshr_ln14_74" to="trunc_ln14_94" fromId="1090" toId="1091">
</dataflow>
<dataflow id="4930" from="trunc_ln14_94" to="bitcast_ln14_109" fromId="1091" toId="1092">
</dataflow>
<dataflow id="4931" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_51" fromId="3904" toId="1093">
</dataflow>
<dataflow id="4932" from="bitcast_ln14_108" to="tmp_51" fromId="1088" toId="1093">
</dataflow>
<dataflow id="4933" from="bitcast_ln14_109" to="tmp_51" fromId="1092" toId="1093">
</dataflow>
<dataflow id="4934" from="tmp_260_read" to="tmp_51" fromId="468" toId="1093">
</dataflow>
<dataflow id="4935" from="zext_ln14_15_read" to="zext_ln14_116" fromId="470" toId="1094">
</dataflow>
<dataflow id="4936" from="m1_0_load_37_read" to="lshr_ln14_75" fromId="395" toId="1095">
</dataflow>
<dataflow id="4937" from="zext_ln14_116" to="lshr_ln14_75" fromId="1094" toId="1095">
</dataflow>
<dataflow id="4938" from="lshr_ln14_75" to="trunc_ln14_96" fromId="1095" toId="1096">
</dataflow>
<dataflow id="4939" from="trunc_ln14_96" to="bitcast_ln14_111" fromId="1096" toId="1097">
</dataflow>
<dataflow id="4940" from="zext_ln14_15_read" to="zext_ln14_117" fromId="470" toId="1098">
</dataflow>
<dataflow id="4941" from="m1_1_load_37_read" to="lshr_ln14_76" fromId="394" toId="1099">
</dataflow>
<dataflow id="4942" from="zext_ln14_117" to="lshr_ln14_76" fromId="1098" toId="1099">
</dataflow>
<dataflow id="4943" from="lshr_ln14_76" to="trunc_ln14_97" fromId="1099" toId="1100">
</dataflow>
<dataflow id="4944" from="trunc_ln14_97" to="bitcast_ln14_112" fromId="1100" toId="1101">
</dataflow>
<dataflow id="4945" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_52" fromId="3904" toId="1102">
</dataflow>
<dataflow id="4946" from="bitcast_ln14_111" to="tmp_52" fromId="1097" toId="1102">
</dataflow>
<dataflow id="4947" from="bitcast_ln14_112" to="tmp_52" fromId="1101" toId="1102">
</dataflow>
<dataflow id="4948" from="tmp_260_read" to="tmp_52" fromId="468" toId="1102">
</dataflow>
<dataflow id="4949" from="zext_ln14_15_read" to="zext_ln14_118" fromId="470" toId="1103">
</dataflow>
<dataflow id="4950" from="m1_0_load_38_read" to="lshr_ln14_77" fromId="393" toId="1104">
</dataflow>
<dataflow id="4951" from="zext_ln14_118" to="lshr_ln14_77" fromId="1103" toId="1104">
</dataflow>
<dataflow id="4952" from="lshr_ln14_77" to="trunc_ln14_99" fromId="1104" toId="1105">
</dataflow>
<dataflow id="4953" from="trunc_ln14_99" to="bitcast_ln14_114" fromId="1105" toId="1106">
</dataflow>
<dataflow id="4954" from="zext_ln14_15_read" to="zext_ln14_119" fromId="470" toId="1107">
</dataflow>
<dataflow id="4955" from="m1_1_load_38_read" to="lshr_ln14_78" fromId="392" toId="1108">
</dataflow>
<dataflow id="4956" from="zext_ln14_119" to="lshr_ln14_78" fromId="1107" toId="1108">
</dataflow>
<dataflow id="4957" from="lshr_ln14_78" to="trunc_ln14_100" fromId="1108" toId="1109">
</dataflow>
<dataflow id="4958" from="trunc_ln14_100" to="bitcast_ln14_115" fromId="1109" toId="1110">
</dataflow>
<dataflow id="4959" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_53" fromId="3904" toId="1111">
</dataflow>
<dataflow id="4960" from="bitcast_ln14_114" to="tmp_53" fromId="1106" toId="1111">
</dataflow>
<dataflow id="4961" from="bitcast_ln14_115" to="tmp_53" fromId="1110" toId="1111">
</dataflow>
<dataflow id="4962" from="tmp_260_read" to="tmp_53" fromId="468" toId="1111">
</dataflow>
<dataflow id="4963" from="zext_ln14_15_read" to="zext_ln14_120" fromId="470" toId="1112">
</dataflow>
<dataflow id="4964" from="m1_0_load_39_read" to="lshr_ln14_79" fromId="391" toId="1113">
</dataflow>
<dataflow id="4965" from="zext_ln14_120" to="lshr_ln14_79" fromId="1112" toId="1113">
</dataflow>
<dataflow id="4966" from="lshr_ln14_79" to="trunc_ln14_102" fromId="1113" toId="1114">
</dataflow>
<dataflow id="4967" from="trunc_ln14_102" to="bitcast_ln14_117" fromId="1114" toId="1115">
</dataflow>
<dataflow id="4968" from="zext_ln14_15_read" to="zext_ln14_121" fromId="470" toId="1116">
</dataflow>
<dataflow id="4969" from="m1_1_load_39_read" to="lshr_ln14_80" fromId="390" toId="1117">
</dataflow>
<dataflow id="4970" from="zext_ln14_121" to="lshr_ln14_80" fromId="1116" toId="1117">
</dataflow>
<dataflow id="4971" from="lshr_ln14_80" to="trunc_ln14_103" fromId="1117" toId="1118">
</dataflow>
<dataflow id="4972" from="trunc_ln14_103" to="bitcast_ln14_118" fromId="1118" toId="1119">
</dataflow>
<dataflow id="4973" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_54" fromId="3904" toId="1120">
</dataflow>
<dataflow id="4974" from="bitcast_ln14_117" to="tmp_54" fromId="1115" toId="1120">
</dataflow>
<dataflow id="4975" from="bitcast_ln14_118" to="tmp_54" fromId="1119" toId="1120">
</dataflow>
<dataflow id="4976" from="tmp_260_read" to="tmp_54" fromId="468" toId="1120">
</dataflow>
<dataflow id="4977" from="m2_1_addr_14" to="m2_1_load_14" fromId="1045" toId="1121">
</dataflow>
<dataflow id="4978" from="m2_1_load_14" to="trunc_ln14_125" fromId="1121" toId="1122">
</dataflow>
<dataflow id="4979" from="m2_1_addr_15" to="m2_1_load_15" fromId="1049" toId="1123">
</dataflow>
<dataflow id="4980" from="m2_1_load_15" to="trunc_ln14_128" fromId="1123" toId="1124">
</dataflow>
<dataflow id="4981" from="m2_1" to="m2_1_addr_16" fromId="3461" toId="1125">
</dataflow>
<dataflow id="4982" from="StgValue_3910" to="m2_1_addr_16" fromId="3910" toId="1125">
</dataflow>
<dataflow id="4983" from="zext_ln9" to="m2_1_addr_16" fromId="481" toId="1125">
</dataflow>
<dataflow id="4984" from="m2_1_addr_16" to="m2_1_load_16" fromId="1125" toId="1126">
</dataflow>
<dataflow id="4985" from="m2_1" to="m2_1_addr_17" fromId="3461" toId="1127">
</dataflow>
<dataflow id="4986" from="StgValue_3910" to="m2_1_addr_17" fromId="3910" toId="1127">
</dataflow>
<dataflow id="4987" from="zext_ln14_60" to="m2_1_addr_17" fromId="1074" toId="1127">
</dataflow>
<dataflow id="4988" from="m2_1_addr_17" to="m2_1_load_17" fromId="1127" toId="1128">
</dataflow>
<dataflow id="4989" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_92" fromId="4215" toId="1129">
</dataflow>
<dataflow id="4990" from="m2_1_load_14" to="tmp_92" fromId="1121" toId="1129">
</dataflow>
<dataflow id="4991" from="StgValue_4218" to="tmp_92" fromId="4218" toId="1129">
</dataflow>
<dataflow id="4992" from="StgValue_4220" to="tmp_92" fromId="4220" toId="1129">
</dataflow>
<dataflow id="4993" from="mult" to="sum" fromId="905" toId="1130">
</dataflow>
<dataflow id="4994" from="StgValue_4741" to="sum" fromId="4741" toId="1130">
</dataflow>
<dataflow id="4995" from="tmp_4" to="mult_6" fromId="576" toId="1131">
</dataflow>
<dataflow id="4996" from="bitcast_ln14_20" to="mult_6" fromId="832" toId="1131">
</dataflow>
<dataflow id="4997" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1132">
</dataflow>
<dataflow id="4998" from="mult_6" to="specfucore_ln6" fromId="1131" toId="1132">
</dataflow>
<dataflow id="4999" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1132">
</dataflow>
<dataflow id="5000" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1132">
</dataflow>
<dataflow id="5001" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1132">
</dataflow>
<dataflow id="5002" from="tmp_5" to="mult_7" fromId="585" toId="1133">
</dataflow>
<dataflow id="5003" from="bitcast_ln14_23" to="mult_7" fromId="834" toId="1133">
</dataflow>
<dataflow id="5004" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1134">
</dataflow>
<dataflow id="5005" from="mult_7" to="specfucore_ln6" fromId="1133" toId="1134">
</dataflow>
<dataflow id="5006" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1134">
</dataflow>
<dataflow id="5007" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1134">
</dataflow>
<dataflow id="5008" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1134">
</dataflow>
<dataflow id="5009" from="tmp_6" to="mult_8" fromId="594" toId="1135">
</dataflow>
<dataflow id="5010" from="bitcast_ln14_26" to="mult_8" fromId="915" toId="1135">
</dataflow>
<dataflow id="5011" from="tmp_8" to="mult_9" fromId="633" toId="1136">
</dataflow>
<dataflow id="5012" from="bitcast_ln14_29" to="mult_9" fromId="917" toId="1136">
</dataflow>
<dataflow id="5013" from="tmp_10" to="mult_10" fromId="642" toId="1137">
</dataflow>
<dataflow id="5014" from="bitcast_ln14_32" to="mult_10" fromId="993" toId="1137">
</dataflow>
<dataflow id="5015" from="tmp_11" to="mult_11" fromId="651" toId="1138">
</dataflow>
<dataflow id="5016" from="bitcast_ln14_35" to="mult_11" fromId="995" toId="1138">
</dataflow>
<dataflow id="5017" from="tmp_12" to="mult_12" fromId="660" toId="1139">
</dataflow>
<dataflow id="5018" from="bitcast_ln14_38" to="mult_12" fromId="1064" toId="1139">
</dataflow>
<dataflow id="5019" from="tmp_13" to="mult_13" fromId="701" toId="1140">
</dataflow>
<dataflow id="5020" from="bitcast_ln14_41" to="mult_13" fromId="1066" toId="1140">
</dataflow>
<dataflow id="5021" from="trunc_ln14_44" to="bitcast_ln14_44" fromId="1069" toId="1141">
</dataflow>
<dataflow id="5022" from="tmp_14" to="mult_14" fromId="710" toId="1142">
</dataflow>
<dataflow id="5023" from="bitcast_ln14_44" to="mult_14" fromId="1141" toId="1142">
</dataflow>
<dataflow id="5024" from="trunc_ln14_47" to="bitcast_ln14_47" fromId="1071" toId="1143">
</dataflow>
<dataflow id="5025" from="tmp_15" to="mult_15" fromId="719" toId="1144">
</dataflow>
<dataflow id="5026" from="bitcast_ln14_47" to="mult_15" fromId="1143" toId="1144">
</dataflow>
<dataflow id="5027" from="m2_0_addr_16" to="m2_0_load_16" fromId="1072" toId="1145">
</dataflow>
<dataflow id="5028" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_17" fromId="4215" toId="1146">
</dataflow>
<dataflow id="5029" from="m2_0_load_16" to="tmp_17" fromId="1145" toId="1146">
</dataflow>
<dataflow id="5030" from="StgValue_4218" to="tmp_17" fromId="4218" toId="1146">
</dataflow>
<dataflow id="5031" from="StgValue_4220" to="tmp_17" fromId="4220" toId="1146">
</dataflow>
<dataflow id="5032" from="m2_0_addr_17" to="m2_0_load_17" fromId="1075" toId="1147">
</dataflow>
<dataflow id="5033" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_19" fromId="4215" toId="1148">
</dataflow>
<dataflow id="5034" from="m2_0_load_17" to="tmp_19" fromId="1147" toId="1148">
</dataflow>
<dataflow id="5035" from="StgValue_4218" to="tmp_19" fromId="4218" toId="1148">
</dataflow>
<dataflow id="5036" from="StgValue_4220" to="tmp_19" fromId="4220" toId="1148">
</dataflow>
<dataflow id="5037" from="m2_0" to="m2_0_addr_18" fromId="3396" toId="1149">
</dataflow>
<dataflow id="5038" from="StgValue_3910" to="m2_0_addr_18" fromId="3910" toId="1149">
</dataflow>
<dataflow id="5039" from="zext_ln14_63" to="m2_0_addr_18" fromId="597" toId="1149">
</dataflow>
<dataflow id="5040" from="m2_0_addr_18" to="m2_0_load_18" fromId="1149" toId="1150">
</dataflow>
<dataflow id="5041" from="m2_0" to="m2_0_addr_19" fromId="3396" toId="1151">
</dataflow>
<dataflow id="5042" from="StgValue_3910" to="m2_0_addr_19" fromId="3910" toId="1151">
</dataflow>
<dataflow id="5043" from="zext_ln14_66" to="m2_0_addr_19" fromId="599" toId="1151">
</dataflow>
<dataflow id="5044" from="m2_0_addr_19" to="m2_0_load_19" fromId="1151" toId="1152">
</dataflow>
<dataflow id="5045" from="xor_ln14" to="sext_ln14_13" fromId="530" toId="1153">
</dataflow>
<dataflow id="5046" from="sext_ln14_13" to="zext_ln14_104" fromId="1153" toId="1154">
</dataflow>
<dataflow id="5047" from="tmp_47" to="mult_32" fromId="1019" toId="1155">
</dataflow>
<dataflow id="5048" from="bitcast_ln14_98" to="mult_32" fromId="1077" toId="1155">
</dataflow>
<dataflow id="5049" from="trunc_ln14_86" to="bitcast_ln14_101" fromId="603" toId="1156">
</dataflow>
<dataflow id="5050" from="tmp_48" to="mult_33" fromId="1028" toId="1157">
</dataflow>
<dataflow id="5051" from="bitcast_ln14_101" to="mult_33" fromId="1156" toId="1157">
</dataflow>
<dataflow id="5052" from="trunc_ln14_89" to="bitcast_ln14_104" fromId="669" toId="1158">
</dataflow>
<dataflow id="5053" from="tmp_49" to="mult_34" fromId="1037" toId="1159">
</dataflow>
<dataflow id="5054" from="bitcast_ln14_104" to="mult_34" fromId="1158" toId="1159">
</dataflow>
<dataflow id="5055" from="zext_ln14_15_read" to="zext_ln14_122" fromId="470" toId="1160">
</dataflow>
<dataflow id="5056" from="m1_0_load_40_read" to="lshr_ln14_81" fromId="389" toId="1161">
</dataflow>
<dataflow id="5057" from="zext_ln14_122" to="lshr_ln14_81" fromId="1160" toId="1161">
</dataflow>
<dataflow id="5058" from="lshr_ln14_81" to="trunc_ln14_105" fromId="1161" toId="1162">
</dataflow>
<dataflow id="5059" from="trunc_ln14_105" to="bitcast_ln14_120" fromId="1162" toId="1163">
</dataflow>
<dataflow id="5060" from="zext_ln14_15_read" to="zext_ln14_123" fromId="470" toId="1164">
</dataflow>
<dataflow id="5061" from="m1_1_load_40_read" to="lshr_ln14_82" fromId="388" toId="1165">
</dataflow>
<dataflow id="5062" from="zext_ln14_123" to="lshr_ln14_82" fromId="1164" toId="1165">
</dataflow>
<dataflow id="5063" from="lshr_ln14_82" to="trunc_ln14_106" fromId="1165" toId="1166">
</dataflow>
<dataflow id="5064" from="trunc_ln14_106" to="bitcast_ln14_121" fromId="1166" toId="1167">
</dataflow>
<dataflow id="5065" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_55" fromId="3904" toId="1168">
</dataflow>
<dataflow id="5066" from="bitcast_ln14_120" to="tmp_55" fromId="1163" toId="1168">
</dataflow>
<dataflow id="5067" from="bitcast_ln14_121" to="tmp_55" fromId="1167" toId="1168">
</dataflow>
<dataflow id="5068" from="tmp_260_read" to="tmp_55" fromId="468" toId="1168">
</dataflow>
<dataflow id="5069" from="zext_ln14_15_read" to="zext_ln14_124" fromId="470" toId="1169">
</dataflow>
<dataflow id="5070" from="m1_0_load_41_read" to="lshr_ln14_83" fromId="387" toId="1170">
</dataflow>
<dataflow id="5071" from="zext_ln14_124" to="lshr_ln14_83" fromId="1169" toId="1170">
</dataflow>
<dataflow id="5072" from="lshr_ln14_83" to="trunc_ln14_108" fromId="1170" toId="1171">
</dataflow>
<dataflow id="5073" from="trunc_ln14_108" to="bitcast_ln14_123" fromId="1171" toId="1172">
</dataflow>
<dataflow id="5074" from="zext_ln14_15_read" to="zext_ln14_125" fromId="470" toId="1173">
</dataflow>
<dataflow id="5075" from="m1_1_load_41_read" to="lshr_ln14_84" fromId="386" toId="1174">
</dataflow>
<dataflow id="5076" from="zext_ln14_125" to="lshr_ln14_84" fromId="1173" toId="1174">
</dataflow>
<dataflow id="5077" from="lshr_ln14_84" to="trunc_ln14_109" fromId="1174" toId="1175">
</dataflow>
<dataflow id="5078" from="trunc_ln14_109" to="bitcast_ln14_124" fromId="1175" toId="1176">
</dataflow>
<dataflow id="5079" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_56" fromId="3904" toId="1177">
</dataflow>
<dataflow id="5080" from="bitcast_ln14_123" to="tmp_56" fromId="1172" toId="1177">
</dataflow>
<dataflow id="5081" from="bitcast_ln14_124" to="tmp_56" fromId="1176" toId="1177">
</dataflow>
<dataflow id="5082" from="tmp_260_read" to="tmp_56" fromId="468" toId="1177">
</dataflow>
<dataflow id="5083" from="zext_ln14_15_read" to="zext_ln14_126" fromId="470" toId="1178">
</dataflow>
<dataflow id="5084" from="m1_0_load_42_read" to="lshr_ln14_85" fromId="385" toId="1179">
</dataflow>
<dataflow id="5085" from="zext_ln14_126" to="lshr_ln14_85" fromId="1178" toId="1179">
</dataflow>
<dataflow id="5086" from="lshr_ln14_85" to="trunc_ln14_111" fromId="1179" toId="1180">
</dataflow>
<dataflow id="5087" from="trunc_ln14_111" to="bitcast_ln14_126" fromId="1180" toId="1181">
</dataflow>
<dataflow id="5088" from="zext_ln14_15_read" to="zext_ln14_127" fromId="470" toId="1182">
</dataflow>
<dataflow id="5089" from="m1_1_load_42_read" to="lshr_ln14_86" fromId="384" toId="1183">
</dataflow>
<dataflow id="5090" from="zext_ln14_127" to="lshr_ln14_86" fromId="1182" toId="1183">
</dataflow>
<dataflow id="5091" from="lshr_ln14_86" to="trunc_ln14_112" fromId="1183" toId="1184">
</dataflow>
<dataflow id="5092" from="trunc_ln14_112" to="bitcast_ln14_127" fromId="1184" toId="1185">
</dataflow>
<dataflow id="5093" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_57" fromId="3904" toId="1186">
</dataflow>
<dataflow id="5094" from="bitcast_ln14_126" to="tmp_57" fromId="1181" toId="1186">
</dataflow>
<dataflow id="5095" from="bitcast_ln14_127" to="tmp_57" fromId="1185" toId="1186">
</dataflow>
<dataflow id="5096" from="tmp_260_read" to="tmp_57" fromId="468" toId="1186">
</dataflow>
<dataflow id="5097" from="zext_ln14_15_read" to="zext_ln14_128" fromId="470" toId="1187">
</dataflow>
<dataflow id="5098" from="m1_0_load_43_read" to="lshr_ln14_87" fromId="383" toId="1188">
</dataflow>
<dataflow id="5099" from="zext_ln14_128" to="lshr_ln14_87" fromId="1187" toId="1188">
</dataflow>
<dataflow id="5100" from="lshr_ln14_87" to="trunc_ln14_114" fromId="1188" toId="1189">
</dataflow>
<dataflow id="5101" from="trunc_ln14_114" to="bitcast_ln14_129" fromId="1189" toId="1190">
</dataflow>
<dataflow id="5102" from="zext_ln14_15_read" to="zext_ln14_129" fromId="470" toId="1191">
</dataflow>
<dataflow id="5103" from="m1_1_load_43_read" to="lshr_ln14_88" fromId="382" toId="1192">
</dataflow>
<dataflow id="5104" from="zext_ln14_129" to="lshr_ln14_88" fromId="1191" toId="1192">
</dataflow>
<dataflow id="5105" from="lshr_ln14_88" to="trunc_ln14_115" fromId="1192" toId="1193">
</dataflow>
<dataflow id="5106" from="trunc_ln14_115" to="bitcast_ln14_130" fromId="1193" toId="1194">
</dataflow>
<dataflow id="5107" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_58" fromId="3904" toId="1195">
</dataflow>
<dataflow id="5108" from="bitcast_ln14_129" to="tmp_58" fromId="1190" toId="1195">
</dataflow>
<dataflow id="5109" from="bitcast_ln14_130" to="tmp_58" fromId="1194" toId="1195">
</dataflow>
<dataflow id="5110" from="tmp_260_read" to="tmp_58" fromId="468" toId="1195">
</dataflow>
<dataflow id="5111" from="zext_ln14_15_read" to="zext_ln14_130" fromId="470" toId="1196">
</dataflow>
<dataflow id="5112" from="m1_0_load_44_read" to="lshr_ln14_89" fromId="381" toId="1197">
</dataflow>
<dataflow id="5113" from="zext_ln14_130" to="lshr_ln14_89" fromId="1196" toId="1197">
</dataflow>
<dataflow id="5114" from="lshr_ln14_89" to="trunc_ln14_117" fromId="1197" toId="1198">
</dataflow>
<dataflow id="5115" from="m2_1_addr_16" to="m2_1_load_16" fromId="1125" toId="1199">
</dataflow>
<dataflow id="5116" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_64" fromId="4215" toId="1200">
</dataflow>
<dataflow id="5117" from="m2_1_load_16" to="tmp_64" fromId="1199" toId="1200">
</dataflow>
<dataflow id="5118" from="StgValue_4218" to="tmp_64" fromId="4218" toId="1200">
</dataflow>
<dataflow id="5119" from="StgValue_4220" to="tmp_64" fromId="4220" toId="1200">
</dataflow>
<dataflow id="5120" from="m2_1_addr_17" to="m2_1_load_17" fromId="1127" toId="1201">
</dataflow>
<dataflow id="5121" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_66" fromId="4215" toId="1202">
</dataflow>
<dataflow id="5122" from="m2_1_load_17" to="tmp_66" fromId="1201" toId="1202">
</dataflow>
<dataflow id="5123" from="StgValue_4218" to="tmp_66" fromId="4218" toId="1202">
</dataflow>
<dataflow id="5124" from="StgValue_4220" to="tmp_66" fromId="4220" toId="1202">
</dataflow>
<dataflow id="5125" from="m2_1" to="m2_1_addr_18" fromId="3461" toId="1203">
</dataflow>
<dataflow id="5126" from="StgValue_3910" to="m2_1_addr_18" fromId="3910" toId="1203">
</dataflow>
<dataflow id="5127" from="zext_ln14_104" to="m2_1_addr_18" fromId="1154" toId="1203">
</dataflow>
<dataflow id="5128" from="m2_1_addr_18" to="m2_1_load_18" fromId="1203" toId="1204">
</dataflow>
<dataflow id="5129" from="mult" to="sum" fromId="905" toId="1205">
</dataflow>
<dataflow id="5130" from="StgValue_4741" to="sum" fromId="4741" toId="1205">
</dataflow>
<dataflow id="5131" from="tmp_6" to="mult_8" fromId="594" toId="1206">
</dataflow>
<dataflow id="5132" from="bitcast_ln14_26" to="mult_8" fromId="915" toId="1206">
</dataflow>
<dataflow id="5133" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1207">
</dataflow>
<dataflow id="5134" from="mult_8" to="specfucore_ln6" fromId="1206" toId="1207">
</dataflow>
<dataflow id="5135" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1207">
</dataflow>
<dataflow id="5136" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1207">
</dataflow>
<dataflow id="5137" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1207">
</dataflow>
<dataflow id="5138" from="tmp_8" to="mult_9" fromId="633" toId="1208">
</dataflow>
<dataflow id="5139" from="bitcast_ln14_29" to="mult_9" fromId="917" toId="1208">
</dataflow>
<dataflow id="5140" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1209">
</dataflow>
<dataflow id="5141" from="mult_9" to="specfucore_ln6" fromId="1208" toId="1209">
</dataflow>
<dataflow id="5142" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1209">
</dataflow>
<dataflow id="5143" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1209">
</dataflow>
<dataflow id="5144" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1209">
</dataflow>
<dataflow id="5145" from="tmp_10" to="mult_10" fromId="642" toId="1210">
</dataflow>
<dataflow id="5146" from="bitcast_ln14_32" to="mult_10" fromId="993" toId="1210">
</dataflow>
<dataflow id="5147" from="tmp_11" to="mult_11" fromId="651" toId="1211">
</dataflow>
<dataflow id="5148" from="bitcast_ln14_35" to="mult_11" fromId="995" toId="1211">
</dataflow>
<dataflow id="5149" from="tmp_12" to="mult_12" fromId="660" toId="1212">
</dataflow>
<dataflow id="5150" from="bitcast_ln14_38" to="mult_12" fromId="1064" toId="1212">
</dataflow>
<dataflow id="5151" from="tmp_13" to="mult_13" fromId="701" toId="1213">
</dataflow>
<dataflow id="5152" from="bitcast_ln14_41" to="mult_13" fromId="1066" toId="1213">
</dataflow>
<dataflow id="5153" from="tmp_14" to="mult_14" fromId="710" toId="1214">
</dataflow>
<dataflow id="5154" from="bitcast_ln14_44" to="mult_14" fromId="1141" toId="1214">
</dataflow>
<dataflow id="5155" from="tmp_15" to="mult_15" fromId="719" toId="1215">
</dataflow>
<dataflow id="5156" from="bitcast_ln14_47" to="mult_15" fromId="1143" toId="1215">
</dataflow>
<dataflow id="5157" from="tmp_17" to="bitcast_ln14_50" fromId="1146" toId="1216">
</dataflow>
<dataflow id="5158" from="tmp_16" to="mult_16" fromId="728" toId="1217">
</dataflow>
<dataflow id="5159" from="bitcast_ln14_50" to="mult_16" fromId="1216" toId="1217">
</dataflow>
<dataflow id="5160" from="tmp_19" to="bitcast_ln14_53" fromId="1148" toId="1218">
</dataflow>
<dataflow id="5161" from="tmp_18" to="mult_17" fromId="737" toId="1219">
</dataflow>
<dataflow id="5162" from="bitcast_ln14_53" to="mult_17" fromId="1218" toId="1219">
</dataflow>
<dataflow id="5163" from="m2_0_addr_18" to="m2_0_load_18" fromId="1149" toId="1220">
</dataflow>
<dataflow id="5164" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_21" fromId="4215" toId="1221">
</dataflow>
<dataflow id="5165" from="m2_0_load_18" to="tmp_21" fromId="1220" toId="1221">
</dataflow>
<dataflow id="5166" from="StgValue_4218" to="tmp_21" fromId="4218" toId="1221">
</dataflow>
<dataflow id="5167" from="StgValue_4220" to="tmp_21" fromId="4220" toId="1221">
</dataflow>
<dataflow id="5168" from="m2_0_addr_19" to="m2_0_load_19" fromId="1151" toId="1222">
</dataflow>
<dataflow id="5169" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_23" fromId="4215" toId="1223">
</dataflow>
<dataflow id="5170" from="m2_0_load_19" to="tmp_23" fromId="1222" toId="1223">
</dataflow>
<dataflow id="5171" from="StgValue_4218" to="tmp_23" fromId="4218" toId="1223">
</dataflow>
<dataflow id="5172" from="StgValue_4220" to="tmp_23" fromId="4220" toId="1223">
</dataflow>
<dataflow id="5173" from="m2_0" to="m2_0_addr_20" fromId="3396" toId="1224">
</dataflow>
<dataflow id="5174" from="StgValue_3910" to="m2_0_addr_20" fromId="3910" toId="1224">
</dataflow>
<dataflow id="5175" from="zext_ln14_70" to="m2_0_addr_20" fromId="665" toId="1224">
</dataflow>
<dataflow id="5176" from="m2_0_addr_20" to="m2_0_load_20" fromId="1224" toId="1225">
</dataflow>
<dataflow id="5177" from="m2_0" to="m2_0_addr_21" fromId="3396" toId="1226">
</dataflow>
<dataflow id="5178" from="StgValue_3910" to="m2_0_addr_21" fromId="3910" toId="1226">
</dataflow>
<dataflow id="5179" from="zext_ln14_73" to="m2_0_addr_21" fromId="667" toId="1226">
</dataflow>
<dataflow id="5180" from="m2_0_addr_21" to="m2_0_load_21" fromId="1226" toId="1227">
</dataflow>
<dataflow id="5181" from="tmp_47" to="mult_32" fromId="1019" toId="1228">
</dataflow>
<dataflow id="5182" from="bitcast_ln14_98" to="mult_32" fromId="1077" toId="1228">
</dataflow>
<dataflow id="5183" from="tmp_48" to="mult_33" fromId="1028" toId="1229">
</dataflow>
<dataflow id="5184" from="bitcast_ln14_101" to="mult_33" fromId="1156" toId="1229">
</dataflow>
<dataflow id="5185" from="tmp_49" to="mult_34" fromId="1037" toId="1230">
</dataflow>
<dataflow id="5186" from="bitcast_ln14_104" to="mult_34" fromId="1158" toId="1230">
</dataflow>
<dataflow id="5187" from="trunc_ln14_92" to="bitcast_ln14_107" fromId="671" toId="1231">
</dataflow>
<dataflow id="5188" from="tmp_50" to="mult_35" fromId="1084" toId="1232">
</dataflow>
<dataflow id="5189" from="bitcast_ln14_107" to="mult_35" fromId="1231" toId="1232">
</dataflow>
<dataflow id="5190" from="trunc_ln14_95" to="bitcast_ln14_110" fromId="743" toId="1233">
</dataflow>
<dataflow id="5191" from="tmp_51" to="mult_36" fromId="1093" toId="1234">
</dataflow>
<dataflow id="5192" from="bitcast_ln14_110" to="mult_36" fromId="1233" toId="1234">
</dataflow>
<dataflow id="5193" from="trunc_ln14_117" to="bitcast_ln14_132" fromId="1198" toId="1235">
</dataflow>
<dataflow id="5194" from="zext_ln14_15_read" to="zext_ln14_131" fromId="470" toId="1236">
</dataflow>
<dataflow id="5195" from="m1_1_load_44_read" to="lshr_ln14_90" fromId="380" toId="1237">
</dataflow>
<dataflow id="5196" from="zext_ln14_131" to="lshr_ln14_90" fromId="1236" toId="1237">
</dataflow>
<dataflow id="5197" from="lshr_ln14_90" to="trunc_ln14_118" fromId="1237" toId="1238">
</dataflow>
<dataflow id="5198" from="trunc_ln14_118" to="bitcast_ln14_133" fromId="1238" toId="1239">
</dataflow>
<dataflow id="5199" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_59" fromId="3904" toId="1240">
</dataflow>
<dataflow id="5200" from="bitcast_ln14_132" to="tmp_59" fromId="1235" toId="1240">
</dataflow>
<dataflow id="5201" from="bitcast_ln14_133" to="tmp_59" fromId="1239" toId="1240">
</dataflow>
<dataflow id="5202" from="tmp_260_read" to="tmp_59" fromId="468" toId="1240">
</dataflow>
<dataflow id="5203" from="zext_ln14_15_read" to="zext_ln14_132" fromId="470" toId="1241">
</dataflow>
<dataflow id="5204" from="m1_0_load_45_read" to="lshr_ln14_91" fromId="379" toId="1242">
</dataflow>
<dataflow id="5205" from="zext_ln14_132" to="lshr_ln14_91" fromId="1241" toId="1242">
</dataflow>
<dataflow id="5206" from="lshr_ln14_91" to="trunc_ln14_120" fromId="1242" toId="1243">
</dataflow>
<dataflow id="5207" from="trunc_ln14_120" to="bitcast_ln14_135" fromId="1243" toId="1244">
</dataflow>
<dataflow id="5208" from="zext_ln14_15_read" to="zext_ln14_133" fromId="470" toId="1245">
</dataflow>
<dataflow id="5209" from="m1_1_load_45_read" to="lshr_ln14_92" fromId="378" toId="1246">
</dataflow>
<dataflow id="5210" from="zext_ln14_133" to="lshr_ln14_92" fromId="1245" toId="1246">
</dataflow>
<dataflow id="5211" from="lshr_ln14_92" to="trunc_ln14_121" fromId="1246" toId="1247">
</dataflow>
<dataflow id="5212" from="trunc_ln14_121" to="bitcast_ln14_136" fromId="1247" toId="1248">
</dataflow>
<dataflow id="5213" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_60" fromId="3904" toId="1249">
</dataflow>
<dataflow id="5214" from="bitcast_ln14_135" to="tmp_60" fromId="1244" toId="1249">
</dataflow>
<dataflow id="5215" from="bitcast_ln14_136" to="tmp_60" fromId="1248" toId="1249">
</dataflow>
<dataflow id="5216" from="tmp_260_read" to="tmp_60" fromId="468" toId="1249">
</dataflow>
<dataflow id="5217" from="zext_ln14_15_read" to="zext_ln14_134" fromId="470" toId="1250">
</dataflow>
<dataflow id="5218" from="m1_0_load_46_read" to="lshr_ln14_93" fromId="377" toId="1251">
</dataflow>
<dataflow id="5219" from="zext_ln14_134" to="lshr_ln14_93" fromId="1250" toId="1251">
</dataflow>
<dataflow id="5220" from="lshr_ln14_93" to="trunc_ln14_123" fromId="1251" toId="1252">
</dataflow>
<dataflow id="5221" from="trunc_ln14_123" to="bitcast_ln14_138" fromId="1252" toId="1253">
</dataflow>
<dataflow id="5222" from="zext_ln14_15_read" to="zext_ln14_135" fromId="470" toId="1254">
</dataflow>
<dataflow id="5223" from="m1_1_load_46_read" to="lshr_ln14_94" fromId="376" toId="1255">
</dataflow>
<dataflow id="5224" from="zext_ln14_135" to="lshr_ln14_94" fromId="1254" toId="1255">
</dataflow>
<dataflow id="5225" from="lshr_ln14_94" to="trunc_ln14_124" fromId="1255" toId="1256">
</dataflow>
<dataflow id="5226" from="trunc_ln14_124" to="bitcast_ln14_139" fromId="1256" toId="1257">
</dataflow>
<dataflow id="5227" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_61" fromId="3904" toId="1258">
</dataflow>
<dataflow id="5228" from="bitcast_ln14_138" to="tmp_61" fromId="1253" toId="1258">
</dataflow>
<dataflow id="5229" from="bitcast_ln14_139" to="tmp_61" fromId="1257" toId="1258">
</dataflow>
<dataflow id="5230" from="tmp_260_read" to="tmp_61" fromId="468" toId="1258">
</dataflow>
<dataflow id="5231" from="zext_ln14_15_read" to="zext_ln14_136" fromId="470" toId="1259">
</dataflow>
<dataflow id="5232" from="m1_0_load_47_read" to="lshr_ln14_95" fromId="375" toId="1260">
</dataflow>
<dataflow id="5233" from="zext_ln14_136" to="lshr_ln14_95" fromId="1259" toId="1260">
</dataflow>
<dataflow id="5234" from="lshr_ln14_95" to="trunc_ln14_126" fromId="1260" toId="1261">
</dataflow>
<dataflow id="5235" from="trunc_ln14_126" to="bitcast_ln14_141" fromId="1261" toId="1262">
</dataflow>
<dataflow id="5236" from="zext_ln14_15_read" to="zext_ln14_137" fromId="470" toId="1263">
</dataflow>
<dataflow id="5237" from="m1_1_load_47_read" to="lshr_ln14_96" fromId="374" toId="1264">
</dataflow>
<dataflow id="5238" from="zext_ln14_137" to="lshr_ln14_96" fromId="1263" toId="1264">
</dataflow>
<dataflow id="5239" from="lshr_ln14_96" to="trunc_ln14_127" fromId="1264" toId="1265">
</dataflow>
<dataflow id="5240" from="trunc_ln14_127" to="bitcast_ln14_142" fromId="1265" toId="1266">
</dataflow>
<dataflow id="5241" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_62" fromId="3904" toId="1267">
</dataflow>
<dataflow id="5242" from="bitcast_ln14_141" to="tmp_62" fromId="1262" toId="1267">
</dataflow>
<dataflow id="5243" from="bitcast_ln14_142" to="tmp_62" fromId="1266" toId="1267">
</dataflow>
<dataflow id="5244" from="tmp_260_read" to="tmp_62" fromId="468" toId="1267">
</dataflow>
<dataflow id="5245" from="zext_ln14_15_read" to="zext_ln14_139" fromId="470" toId="1268">
</dataflow>
<dataflow id="5246" from="m1_0_load_48_read" to="lshr_ln14_97" fromId="373" toId="1269">
</dataflow>
<dataflow id="5247" from="zext_ln14_139" to="lshr_ln14_97" fromId="1268" toId="1269">
</dataflow>
<dataflow id="5248" from="lshr_ln14_97" to="trunc_ln14_129" fromId="1269" toId="1270">
</dataflow>
<dataflow id="5249" from="trunc_ln14_129" to="bitcast_ln14_144" fromId="1270" toId="1271">
</dataflow>
<dataflow id="5250" from="zext_ln14_15_read" to="zext_ln14_140" fromId="470" toId="1272">
</dataflow>
<dataflow id="5251" from="m1_1_load_48_read" to="lshr_ln14_98" fromId="372" toId="1273">
</dataflow>
<dataflow id="5252" from="zext_ln14_140" to="lshr_ln14_98" fromId="1272" toId="1273">
</dataflow>
<dataflow id="5253" from="lshr_ln14_98" to="trunc_ln14_130" fromId="1273" toId="1274">
</dataflow>
<dataflow id="5254" from="trunc_ln14_130" to="bitcast_ln14_145" fromId="1274" toId="1275">
</dataflow>
<dataflow id="5255" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_63" fromId="3904" toId="1276">
</dataflow>
<dataflow id="5256" from="bitcast_ln14_144" to="tmp_63" fromId="1271" toId="1276">
</dataflow>
<dataflow id="5257" from="bitcast_ln14_145" to="tmp_63" fromId="1275" toId="1276">
</dataflow>
<dataflow id="5258" from="tmp_260_read" to="tmp_63" fromId="468" toId="1276">
</dataflow>
<dataflow id="5259" from="m2_1_addr_18" to="m2_1_load_18" fromId="1203" toId="1277">
</dataflow>
<dataflow id="5260" from="mult" to="sum" fromId="905" toId="1278">
</dataflow>
<dataflow id="5261" from="StgValue_4741" to="sum" fromId="4741" toId="1278">
</dataflow>
<dataflow id="5262" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1279">
</dataflow>
<dataflow id="5263" from="sum" to="specfucore_ln11" fromId="1278" toId="1279">
</dataflow>
<dataflow id="5265" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1279">
</dataflow>
<dataflow id="5266" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1279">
</dataflow>
<dataflow id="5267" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1279">
</dataflow>
<dataflow id="5268" from="tmp_10" to="mult_10" fromId="642" toId="1280">
</dataflow>
<dataflow id="5269" from="bitcast_ln14_32" to="mult_10" fromId="993" toId="1280">
</dataflow>
<dataflow id="5270" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1281">
</dataflow>
<dataflow id="5271" from="mult_10" to="specfucore_ln6" fromId="1280" toId="1281">
</dataflow>
<dataflow id="5272" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1281">
</dataflow>
<dataflow id="5273" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1281">
</dataflow>
<dataflow id="5274" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1281">
</dataflow>
<dataflow id="5275" from="tmp_11" to="mult_11" fromId="651" toId="1282">
</dataflow>
<dataflow id="5276" from="bitcast_ln14_35" to="mult_11" fromId="995" toId="1282">
</dataflow>
<dataflow id="5277" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1283">
</dataflow>
<dataflow id="5278" from="mult_11" to="specfucore_ln6" fromId="1282" toId="1283">
</dataflow>
<dataflow id="5279" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1283">
</dataflow>
<dataflow id="5280" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1283">
</dataflow>
<dataflow id="5281" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1283">
</dataflow>
<dataflow id="5282" from="tmp_12" to="mult_12" fromId="660" toId="1284">
</dataflow>
<dataflow id="5283" from="bitcast_ln14_38" to="mult_12" fromId="1064" toId="1284">
</dataflow>
<dataflow id="5284" from="tmp_13" to="mult_13" fromId="701" toId="1285">
</dataflow>
<dataflow id="5285" from="bitcast_ln14_41" to="mult_13" fromId="1066" toId="1285">
</dataflow>
<dataflow id="5286" from="tmp_14" to="mult_14" fromId="710" toId="1286">
</dataflow>
<dataflow id="5287" from="bitcast_ln14_44" to="mult_14" fromId="1141" toId="1286">
</dataflow>
<dataflow id="5288" from="tmp_15" to="mult_15" fromId="719" toId="1287">
</dataflow>
<dataflow id="5289" from="bitcast_ln14_47" to="mult_15" fromId="1143" toId="1287">
</dataflow>
<dataflow id="5290" from="tmp_16" to="mult_16" fromId="728" toId="1288">
</dataflow>
<dataflow id="5291" from="bitcast_ln14_50" to="mult_16" fromId="1216" toId="1288">
</dataflow>
<dataflow id="5292" from="tmp_18" to="mult_17" fromId="737" toId="1289">
</dataflow>
<dataflow id="5293" from="bitcast_ln14_53" to="mult_17" fromId="1218" toId="1289">
</dataflow>
<dataflow id="5294" from="tmp_21" to="bitcast_ln14_56" fromId="1221" toId="1290">
</dataflow>
<dataflow id="5295" from="tmp_20" to="mult_18" fromId="781" toId="1291">
</dataflow>
<dataflow id="5296" from="bitcast_ln14_56" to="mult_18" fromId="1290" toId="1291">
</dataflow>
<dataflow id="5297" from="tmp_23" to="bitcast_ln14_59" fromId="1223" toId="1292">
</dataflow>
<dataflow id="5298" from="tmp_22" to="mult_19" fromId="790" toId="1293">
</dataflow>
<dataflow id="5299" from="bitcast_ln14_59" to="mult_19" fromId="1292" toId="1293">
</dataflow>
<dataflow id="5300" from="m2_0_addr_20" to="m2_0_load_20" fromId="1224" toId="1294">
</dataflow>
<dataflow id="5301" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_25" fromId="4215" toId="1295">
</dataflow>
<dataflow id="5302" from="m2_0_load_20" to="tmp_25" fromId="1294" toId="1295">
</dataflow>
<dataflow id="5303" from="StgValue_4218" to="tmp_25" fromId="4218" toId="1295">
</dataflow>
<dataflow id="5304" from="StgValue_4220" to="tmp_25" fromId="4220" toId="1295">
</dataflow>
<dataflow id="5305" from="m2_0_addr_21" to="m2_0_load_21" fromId="1226" toId="1296">
</dataflow>
<dataflow id="5306" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_27" fromId="4215" toId="1297">
</dataflow>
<dataflow id="5307" from="m2_0_load_21" to="tmp_27" fromId="1296" toId="1297">
</dataflow>
<dataflow id="5308" from="StgValue_4218" to="tmp_27" fromId="4218" toId="1297">
</dataflow>
<dataflow id="5309" from="StgValue_4220" to="tmp_27" fromId="4220" toId="1297">
</dataflow>
<dataflow id="5310" from="m2_0" to="m2_0_addr_22" fromId="3396" toId="1298">
</dataflow>
<dataflow id="5311" from="StgValue_3910" to="m2_0_addr_22" fromId="3910" toId="1298">
</dataflow>
<dataflow id="5312" from="zext_ln14_76" to="m2_0_addr_22" fromId="739" toId="1298">
</dataflow>
<dataflow id="5313" from="m2_0_addr_22" to="m2_0_load_22" fromId="1298" toId="1299">
</dataflow>
<dataflow id="5314" from="m2_0" to="m2_0_addr_23" fromId="3396" toId="1300">
</dataflow>
<dataflow id="5315" from="StgValue_3910" to="m2_0_addr_23" fromId="3910" toId="1300">
</dataflow>
<dataflow id="5316" from="zext_ln14_79" to="m2_0_addr_23" fromId="741" toId="1300">
</dataflow>
<dataflow id="5317" from="m2_0_addr_23" to="m2_0_load_23" fromId="1300" toId="1301">
</dataflow>
<dataflow id="5318" from="tmp_47" to="mult_32" fromId="1019" toId="1302">
</dataflow>
<dataflow id="5319" from="bitcast_ln14_98" to="mult_32" fromId="1077" toId="1302">
</dataflow>
<dataflow id="5320" from="tmp_48" to="mult_33" fromId="1028" toId="1303">
</dataflow>
<dataflow id="5321" from="bitcast_ln14_101" to="mult_33" fromId="1156" toId="1303">
</dataflow>
<dataflow id="5322" from="tmp_49" to="mult_34" fromId="1037" toId="1304">
</dataflow>
<dataflow id="5323" from="bitcast_ln14_104" to="mult_34" fromId="1158" toId="1304">
</dataflow>
<dataflow id="5324" from="tmp_50" to="mult_35" fromId="1084" toId="1305">
</dataflow>
<dataflow id="5325" from="bitcast_ln14_107" to="mult_35" fromId="1231" toId="1305">
</dataflow>
<dataflow id="5326" from="tmp_51" to="mult_36" fromId="1093" toId="1306">
</dataflow>
<dataflow id="5327" from="bitcast_ln14_110" to="mult_36" fromId="1233" toId="1306">
</dataflow>
<dataflow id="5328" from="trunc_ln14_98" to="bitcast_ln14_113" fromId="745" toId="1307">
</dataflow>
<dataflow id="5329" from="tmp_52" to="mult_37" fromId="1102" toId="1308">
</dataflow>
<dataflow id="5330" from="bitcast_ln14_113" to="mult_37" fromId="1307" toId="1308">
</dataflow>
<dataflow id="5331" from="trunc_ln14_101" to="bitcast_ln14_116" fromId="817" toId="1309">
</dataflow>
<dataflow id="5332" from="tmp_53" to="mult_38" fromId="1111" toId="1310">
</dataflow>
<dataflow id="5333" from="bitcast_ln14_116" to="mult_38" fromId="1309" toId="1310">
</dataflow>
<dataflow id="5334" from="zext_ln14_15_read" to="zext_ln14_141" fromId="470" toId="1311">
</dataflow>
<dataflow id="5335" from="m1_0_load_49_read" to="lshr_ln14_99" fromId="371" toId="1312">
</dataflow>
<dataflow id="5336" from="zext_ln14_141" to="lshr_ln14_99" fromId="1311" toId="1312">
</dataflow>
<dataflow id="5337" from="lshr_ln14_99" to="trunc_ln14_131" fromId="1312" toId="1313">
</dataflow>
<dataflow id="5338" from="trunc_ln14_131" to="bitcast_ln14_147" fromId="1313" toId="1314">
</dataflow>
<dataflow id="5339" from="zext_ln14_15_read" to="zext_ln14_142" fromId="470" toId="1315">
</dataflow>
<dataflow id="5340" from="m1_1_load_49_read" to="lshr_ln14_100" fromId="370" toId="1316">
</dataflow>
<dataflow id="5341" from="zext_ln14_142" to="lshr_ln14_100" fromId="1315" toId="1316">
</dataflow>
<dataflow id="5342" from="lshr_ln14_100" to="trunc_ln14_132" fromId="1316" toId="1317">
</dataflow>
<dataflow id="5343" from="trunc_ln14_132" to="bitcast_ln14_148" fromId="1317" toId="1318">
</dataflow>
<dataflow id="5344" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_65" fromId="3904" toId="1319">
</dataflow>
<dataflow id="5345" from="bitcast_ln14_147" to="tmp_65" fromId="1314" toId="1319">
</dataflow>
<dataflow id="5346" from="bitcast_ln14_148" to="tmp_65" fromId="1318" toId="1319">
</dataflow>
<dataflow id="5347" from="tmp_260_read" to="tmp_65" fromId="468" toId="1319">
</dataflow>
<dataflow id="5348" from="zext_ln14_15_read" to="zext_ln14_143" fromId="470" toId="1320">
</dataflow>
<dataflow id="5349" from="m1_0_load_50_read" to="lshr_ln14_101" fromId="369" toId="1321">
</dataflow>
<dataflow id="5350" from="zext_ln14_143" to="lshr_ln14_101" fromId="1320" toId="1321">
</dataflow>
<dataflow id="5351" from="lshr_ln14_101" to="trunc_ln14_133" fromId="1321" toId="1322">
</dataflow>
<dataflow id="5352" from="trunc_ln14_133" to="bitcast_ln14_150" fromId="1322" toId="1323">
</dataflow>
<dataflow id="5353" from="zext_ln14_15_read" to="zext_ln14_144" fromId="470" toId="1324">
</dataflow>
<dataflow id="5354" from="m1_1_load_50_read" to="lshr_ln14_102" fromId="368" toId="1325">
</dataflow>
<dataflow id="5355" from="zext_ln14_144" to="lshr_ln14_102" fromId="1324" toId="1325">
</dataflow>
<dataflow id="5356" from="lshr_ln14_102" to="trunc_ln14_134" fromId="1325" toId="1326">
</dataflow>
<dataflow id="5357" from="trunc_ln14_134" to="bitcast_ln14_151" fromId="1326" toId="1327">
</dataflow>
<dataflow id="5358" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_67" fromId="3904" toId="1328">
</dataflow>
<dataflow id="5359" from="bitcast_ln14_150" to="tmp_67" fromId="1323" toId="1328">
</dataflow>
<dataflow id="5360" from="bitcast_ln14_151" to="tmp_67" fromId="1327" toId="1328">
</dataflow>
<dataflow id="5361" from="tmp_260_read" to="tmp_67" fromId="468" toId="1328">
</dataflow>
<dataflow id="5362" from="zext_ln14_15_read" to="zext_ln14_145" fromId="470" toId="1329">
</dataflow>
<dataflow id="5363" from="m1_0_load_51_read" to="lshr_ln14_103" fromId="367" toId="1330">
</dataflow>
<dataflow id="5364" from="zext_ln14_145" to="lshr_ln14_103" fromId="1329" toId="1330">
</dataflow>
<dataflow id="5365" from="lshr_ln14_103" to="trunc_ln14_135" fromId="1330" toId="1331">
</dataflow>
<dataflow id="5366" from="trunc_ln14_135" to="bitcast_ln14_153" fromId="1331" toId="1332">
</dataflow>
<dataflow id="5367" from="zext_ln14_15_read" to="zext_ln14_146" fromId="470" toId="1333">
</dataflow>
<dataflow id="5368" from="m1_1_load_51_read" to="lshr_ln14_104" fromId="366" toId="1334">
</dataflow>
<dataflow id="5369" from="zext_ln14_146" to="lshr_ln14_104" fromId="1333" toId="1334">
</dataflow>
<dataflow id="5370" from="lshr_ln14_104" to="trunc_ln14_136" fromId="1334" toId="1335">
</dataflow>
<dataflow id="5371" from="trunc_ln14_136" to="bitcast_ln14_154" fromId="1335" toId="1336">
</dataflow>
<dataflow id="5372" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_69" fromId="3904" toId="1337">
</dataflow>
<dataflow id="5373" from="bitcast_ln14_153" to="tmp_69" fromId="1332" toId="1337">
</dataflow>
<dataflow id="5374" from="bitcast_ln14_154" to="tmp_69" fromId="1336" toId="1337">
</dataflow>
<dataflow id="5375" from="tmp_260_read" to="tmp_69" fromId="468" toId="1337">
</dataflow>
<dataflow id="5376" from="zext_ln14_15_read" to="zext_ln14_147" fromId="470" toId="1338">
</dataflow>
<dataflow id="5377" from="m1_0_load_52_read" to="lshr_ln14_105" fromId="365" toId="1339">
</dataflow>
<dataflow id="5378" from="zext_ln14_147" to="lshr_ln14_105" fromId="1338" toId="1339">
</dataflow>
<dataflow id="5379" from="lshr_ln14_105" to="trunc_ln14_137" fromId="1339" toId="1340">
</dataflow>
<dataflow id="5380" from="trunc_ln14_137" to="bitcast_ln14_156" fromId="1340" toId="1341">
</dataflow>
<dataflow id="5381" from="zext_ln14_15_read" to="zext_ln14_148" fromId="470" toId="1342">
</dataflow>
<dataflow id="5382" from="m1_1_load_52_read" to="lshr_ln14_106" fromId="364" toId="1343">
</dataflow>
<dataflow id="5383" from="zext_ln14_148" to="lshr_ln14_106" fromId="1342" toId="1343">
</dataflow>
<dataflow id="5384" from="lshr_ln14_106" to="trunc_ln14_138" fromId="1343" toId="1344">
</dataflow>
<dataflow id="5385" from="trunc_ln14_138" to="bitcast_ln14_157" fromId="1344" toId="1345">
</dataflow>
<dataflow id="5386" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_71" fromId="3904" toId="1346">
</dataflow>
<dataflow id="5387" from="bitcast_ln14_156" to="tmp_71" fromId="1341" toId="1346">
</dataflow>
<dataflow id="5388" from="bitcast_ln14_157" to="tmp_71" fromId="1345" toId="1346">
</dataflow>
<dataflow id="5389" from="tmp_260_read" to="tmp_71" fromId="468" toId="1346">
</dataflow>
<dataflow id="5390" from="zext_ln14_15_read" to="zext_ln14_149" fromId="470" toId="1347">
</dataflow>
<dataflow id="5391" from="m1_0_load_53_read" to="lshr_ln14_107" fromId="363" toId="1348">
</dataflow>
<dataflow id="5392" from="zext_ln14_149" to="lshr_ln14_107" fromId="1347" toId="1348">
</dataflow>
<dataflow id="5393" from="lshr_ln14_107" to="trunc_ln14_139" fromId="1348" toId="1349">
</dataflow>
<dataflow id="5394" from="sum" to="sum_1" fromId="1278" toId="1350">
</dataflow>
<dataflow id="5395" from="mult_1" to="sum_1" fromId="907" toId="1350">
</dataflow>
<dataflow id="5396" from="tmp_12" to="mult_12" fromId="660" toId="1351">
</dataflow>
<dataflow id="5397" from="bitcast_ln14_38" to="mult_12" fromId="1064" toId="1351">
</dataflow>
<dataflow id="5398" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1352">
</dataflow>
<dataflow id="5399" from="mult_12" to="specfucore_ln6" fromId="1351" toId="1352">
</dataflow>
<dataflow id="5400" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1352">
</dataflow>
<dataflow id="5401" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1352">
</dataflow>
<dataflow id="5402" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1352">
</dataflow>
<dataflow id="5403" from="tmp_13" to="mult_13" fromId="701" toId="1353">
</dataflow>
<dataflow id="5404" from="bitcast_ln14_41" to="mult_13" fromId="1066" toId="1353">
</dataflow>
<dataflow id="5405" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1354">
</dataflow>
<dataflow id="5406" from="mult_13" to="specfucore_ln6" fromId="1353" toId="1354">
</dataflow>
<dataflow id="5407" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1354">
</dataflow>
<dataflow id="5408" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1354">
</dataflow>
<dataflow id="5409" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1354">
</dataflow>
<dataflow id="5410" from="tmp_14" to="mult_14" fromId="710" toId="1355">
</dataflow>
<dataflow id="5411" from="bitcast_ln14_44" to="mult_14" fromId="1141" toId="1355">
</dataflow>
<dataflow id="5412" from="tmp_15" to="mult_15" fromId="719" toId="1356">
</dataflow>
<dataflow id="5413" from="bitcast_ln14_47" to="mult_15" fromId="1143" toId="1356">
</dataflow>
<dataflow id="5414" from="tmp_16" to="mult_16" fromId="728" toId="1357">
</dataflow>
<dataflow id="5415" from="bitcast_ln14_50" to="mult_16" fromId="1216" toId="1357">
</dataflow>
<dataflow id="5416" from="tmp_18" to="mult_17" fromId="737" toId="1358">
</dataflow>
<dataflow id="5417" from="bitcast_ln14_53" to="mult_17" fromId="1218" toId="1358">
</dataflow>
<dataflow id="5418" from="tmp_20" to="mult_18" fromId="781" toId="1359">
</dataflow>
<dataflow id="5419" from="bitcast_ln14_56" to="mult_18" fromId="1290" toId="1359">
</dataflow>
<dataflow id="5420" from="tmp_22" to="mult_19" fromId="790" toId="1360">
</dataflow>
<dataflow id="5421" from="bitcast_ln14_59" to="mult_19" fromId="1292" toId="1360">
</dataflow>
<dataflow id="5422" from="tmp_25" to="bitcast_ln14_62" fromId="1295" toId="1361">
</dataflow>
<dataflow id="5423" from="tmp_24" to="mult_20" fromId="799" toId="1362">
</dataflow>
<dataflow id="5424" from="bitcast_ln14_62" to="mult_20" fromId="1361" toId="1362">
</dataflow>
<dataflow id="5425" from="tmp_27" to="bitcast_ln14_65" fromId="1297" toId="1363">
</dataflow>
<dataflow id="5426" from="tmp_26" to="mult_21" fromId="808" toId="1364">
</dataflow>
<dataflow id="5427" from="bitcast_ln14_65" to="mult_21" fromId="1363" toId="1364">
</dataflow>
<dataflow id="5428" from="m2_0_addr_22" to="m2_0_load_22" fromId="1298" toId="1365">
</dataflow>
<dataflow id="5429" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_29" fromId="4215" toId="1366">
</dataflow>
<dataflow id="5430" from="m2_0_load_22" to="tmp_29" fromId="1365" toId="1366">
</dataflow>
<dataflow id="5431" from="StgValue_4218" to="tmp_29" fromId="4218" toId="1366">
</dataflow>
<dataflow id="5432" from="StgValue_4220" to="tmp_29" fromId="4220" toId="1366">
</dataflow>
<dataflow id="5433" from="m2_0_addr_23" to="m2_0_load_23" fromId="1300" toId="1367">
</dataflow>
<dataflow id="5434" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_31" fromId="4215" toId="1368">
</dataflow>
<dataflow id="5435" from="m2_0_load_23" to="tmp_31" fromId="1367" toId="1368">
</dataflow>
<dataflow id="5436" from="StgValue_4218" to="tmp_31" fromId="4218" toId="1368">
</dataflow>
<dataflow id="5437" from="StgValue_4220" to="tmp_31" fromId="4220" toId="1368">
</dataflow>
<dataflow id="5438" from="m2_0" to="m2_0_addr_24" fromId="3396" toId="1369">
</dataflow>
<dataflow id="5439" from="StgValue_3910" to="m2_0_addr_24" fromId="3910" toId="1369">
</dataflow>
<dataflow id="5440" from="zext_ln14_82" to="m2_0_addr_24" fromId="813" toId="1369">
</dataflow>
<dataflow id="5441" from="m2_0_addr_24" to="m2_0_load_24" fromId="1369" toId="1370">
</dataflow>
<dataflow id="5442" from="m2_0" to="m2_0_addr_25" fromId="3396" toId="1371">
</dataflow>
<dataflow id="5443" from="StgValue_3910" to="m2_0_addr_25" fromId="3910" toId="1371">
</dataflow>
<dataflow id="5444" from="zext_ln14_85" to="m2_0_addr_25" fromId="815" toId="1371">
</dataflow>
<dataflow id="5445" from="m2_0_addr_25" to="m2_0_load_25" fromId="1371" toId="1372">
</dataflow>
<dataflow id="5446" from="tmp_47" to="mult_32" fromId="1019" toId="1373">
</dataflow>
<dataflow id="5447" from="bitcast_ln14_98" to="mult_32" fromId="1077" toId="1373">
</dataflow>
<dataflow id="5448" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1374">
</dataflow>
<dataflow id="5449" from="mult_32" to="specfucore_ln6" fromId="1373" toId="1374">
</dataflow>
<dataflow id="5450" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1374">
</dataflow>
<dataflow id="5451" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1374">
</dataflow>
<dataflow id="5452" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1374">
</dataflow>
<dataflow id="5453" from="tmp_48" to="mult_33" fromId="1028" toId="1375">
</dataflow>
<dataflow id="5454" from="bitcast_ln14_101" to="mult_33" fromId="1156" toId="1375">
</dataflow>
<dataflow id="5455" from="tmp_49" to="mult_34" fromId="1037" toId="1376">
</dataflow>
<dataflow id="5456" from="bitcast_ln14_104" to="mult_34" fromId="1158" toId="1376">
</dataflow>
<dataflow id="5457" from="tmp_50" to="mult_35" fromId="1084" toId="1377">
</dataflow>
<dataflow id="5458" from="bitcast_ln14_107" to="mult_35" fromId="1231" toId="1377">
</dataflow>
<dataflow id="5459" from="tmp_51" to="mult_36" fromId="1093" toId="1378">
</dataflow>
<dataflow id="5460" from="bitcast_ln14_110" to="mult_36" fromId="1233" toId="1378">
</dataflow>
<dataflow id="5461" from="tmp_52" to="mult_37" fromId="1102" toId="1379">
</dataflow>
<dataflow id="5462" from="bitcast_ln14_113" to="mult_37" fromId="1307" toId="1379">
</dataflow>
<dataflow id="5463" from="tmp_53" to="mult_38" fromId="1111" toId="1380">
</dataflow>
<dataflow id="5464" from="bitcast_ln14_116" to="mult_38" fromId="1309" toId="1380">
</dataflow>
<dataflow id="5465" from="trunc_ln14_104" to="bitcast_ln14_119" fromId="819" toId="1381">
</dataflow>
<dataflow id="5466" from="tmp_54" to="mult_39" fromId="1120" toId="1382">
</dataflow>
<dataflow id="5467" from="bitcast_ln14_119" to="mult_39" fromId="1381" toId="1382">
</dataflow>
<dataflow id="5468" from="trunc_ln14_107" to="bitcast_ln14_122" fromId="895" toId="1383">
</dataflow>
<dataflow id="5469" from="tmp_55" to="mult_40" fromId="1168" toId="1384">
</dataflow>
<dataflow id="5470" from="bitcast_ln14_122" to="mult_40" fromId="1383" toId="1384">
</dataflow>
<dataflow id="5471" from="trunc_ln14_139" to="bitcast_ln14_159" fromId="1349" toId="1385">
</dataflow>
<dataflow id="5472" from="zext_ln14_15_read" to="zext_ln14_150" fromId="470" toId="1386">
</dataflow>
<dataflow id="5473" from="m1_1_load_53_read" to="lshr_ln14_108" fromId="362" toId="1387">
</dataflow>
<dataflow id="5474" from="zext_ln14_150" to="lshr_ln14_108" fromId="1386" toId="1387">
</dataflow>
<dataflow id="5475" from="lshr_ln14_108" to="trunc_ln14_140" fromId="1387" toId="1388">
</dataflow>
<dataflow id="5476" from="trunc_ln14_140" to="bitcast_ln14_160" fromId="1388" toId="1389">
</dataflow>
<dataflow id="5477" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_73" fromId="3904" toId="1390">
</dataflow>
<dataflow id="5478" from="bitcast_ln14_159" to="tmp_73" fromId="1385" toId="1390">
</dataflow>
<dataflow id="5479" from="bitcast_ln14_160" to="tmp_73" fromId="1389" toId="1390">
</dataflow>
<dataflow id="5480" from="tmp_260_read" to="tmp_73" fromId="468" toId="1390">
</dataflow>
<dataflow id="5481" from="zext_ln14_15_read" to="zext_ln14_151" fromId="470" toId="1391">
</dataflow>
<dataflow id="5482" from="m1_0_load_54_read" to="lshr_ln14_109" fromId="361" toId="1392">
</dataflow>
<dataflow id="5483" from="zext_ln14_151" to="lshr_ln14_109" fromId="1391" toId="1392">
</dataflow>
<dataflow id="5484" from="lshr_ln14_109" to="trunc_ln14_141" fromId="1392" toId="1393">
</dataflow>
<dataflow id="5485" from="trunc_ln14_141" to="bitcast_ln14_162" fromId="1393" toId="1394">
</dataflow>
<dataflow id="5486" from="zext_ln14_15_read" to="zext_ln14_152" fromId="470" toId="1395">
</dataflow>
<dataflow id="5487" from="m1_1_load_54_read" to="lshr_ln14_110" fromId="360" toId="1396">
</dataflow>
<dataflow id="5488" from="zext_ln14_152" to="lshr_ln14_110" fromId="1395" toId="1396">
</dataflow>
<dataflow id="5489" from="lshr_ln14_110" to="trunc_ln14_142" fromId="1396" toId="1397">
</dataflow>
<dataflow id="5490" from="trunc_ln14_142" to="bitcast_ln14_163" fromId="1397" toId="1398">
</dataflow>
<dataflow id="5491" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_75" fromId="3904" toId="1399">
</dataflow>
<dataflow id="5492" from="bitcast_ln14_162" to="tmp_75" fromId="1394" toId="1399">
</dataflow>
<dataflow id="5493" from="bitcast_ln14_163" to="tmp_75" fromId="1398" toId="1399">
</dataflow>
<dataflow id="5494" from="tmp_260_read" to="tmp_75" fromId="468" toId="1399">
</dataflow>
<dataflow id="5495" from="zext_ln14_15_read" to="zext_ln14_153" fromId="470" toId="1400">
</dataflow>
<dataflow id="5496" from="m1_0_load_55_read" to="lshr_ln14_111" fromId="359" toId="1401">
</dataflow>
<dataflow id="5497" from="zext_ln14_153" to="lshr_ln14_111" fromId="1400" toId="1401">
</dataflow>
<dataflow id="5498" from="lshr_ln14_111" to="trunc_ln14_143" fromId="1401" toId="1402">
</dataflow>
<dataflow id="5499" from="trunc_ln14_143" to="bitcast_ln14_165" fromId="1402" toId="1403">
</dataflow>
<dataflow id="5500" from="zext_ln14_15_read" to="zext_ln14_154" fromId="470" toId="1404">
</dataflow>
<dataflow id="5501" from="m1_1_load_55_read" to="lshr_ln14_112" fromId="358" toId="1405">
</dataflow>
<dataflow id="5502" from="zext_ln14_154" to="lshr_ln14_112" fromId="1404" toId="1405">
</dataflow>
<dataflow id="5503" from="lshr_ln14_112" to="trunc_ln14_144" fromId="1405" toId="1406">
</dataflow>
<dataflow id="5504" from="trunc_ln14_144" to="bitcast_ln14_166" fromId="1406" toId="1407">
</dataflow>
<dataflow id="5505" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_77" fromId="3904" toId="1408">
</dataflow>
<dataflow id="5506" from="bitcast_ln14_165" to="tmp_77" fromId="1403" toId="1408">
</dataflow>
<dataflow id="5507" from="bitcast_ln14_166" to="tmp_77" fromId="1407" toId="1408">
</dataflow>
<dataflow id="5508" from="tmp_260_read" to="tmp_77" fromId="468" toId="1408">
</dataflow>
<dataflow id="5509" from="zext_ln14_15_read" to="zext_ln14_155" fromId="470" toId="1409">
</dataflow>
<dataflow id="5510" from="m1_0_load_56_read" to="lshr_ln14_113" fromId="357" toId="1410">
</dataflow>
<dataflow id="5511" from="zext_ln14_155" to="lshr_ln14_113" fromId="1409" toId="1410">
</dataflow>
<dataflow id="5512" from="lshr_ln14_113" to="trunc_ln14_145" fromId="1410" toId="1411">
</dataflow>
<dataflow id="5513" from="trunc_ln14_145" to="bitcast_ln14_168" fromId="1411" toId="1412">
</dataflow>
<dataflow id="5514" from="zext_ln14_15_read" to="zext_ln14_156" fromId="470" toId="1413">
</dataflow>
<dataflow id="5515" from="m1_1_load_56_read" to="lshr_ln14_114" fromId="356" toId="1414">
</dataflow>
<dataflow id="5516" from="zext_ln14_156" to="lshr_ln14_114" fromId="1413" toId="1414">
</dataflow>
<dataflow id="5517" from="lshr_ln14_114" to="trunc_ln14_146" fromId="1414" toId="1415">
</dataflow>
<dataflow id="5518" from="trunc_ln14_146" to="bitcast_ln14_169" fromId="1415" toId="1416">
</dataflow>
<dataflow id="5519" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_79" fromId="3904" toId="1417">
</dataflow>
<dataflow id="5520" from="bitcast_ln14_168" to="tmp_79" fromId="1412" toId="1417">
</dataflow>
<dataflow id="5521" from="bitcast_ln14_169" to="tmp_79" fromId="1416" toId="1417">
</dataflow>
<dataflow id="5522" from="tmp_260_read" to="tmp_79" fromId="468" toId="1417">
</dataflow>
<dataflow id="5523" from="zext_ln14_15_read" to="zext_ln14_157" fromId="470" toId="1418">
</dataflow>
<dataflow id="5524" from="m1_0_load_57_read" to="lshr_ln14_115" fromId="355" toId="1419">
</dataflow>
<dataflow id="5525" from="zext_ln14_157" to="lshr_ln14_115" fromId="1418" toId="1419">
</dataflow>
<dataflow id="5526" from="lshr_ln14_115" to="trunc_ln14_147" fromId="1419" toId="1420">
</dataflow>
<dataflow id="5527" from="trunc_ln14_147" to="bitcast_ln14_171" fromId="1420" toId="1421">
</dataflow>
<dataflow id="5528" from="zext_ln14_15_read" to="zext_ln14_158" fromId="470" toId="1422">
</dataflow>
<dataflow id="5529" from="m1_1_load_57_read" to="lshr_ln14_116" fromId="354" toId="1423">
</dataflow>
<dataflow id="5530" from="zext_ln14_158" to="lshr_ln14_116" fromId="1422" toId="1423">
</dataflow>
<dataflow id="5531" from="lshr_ln14_116" to="trunc_ln14_148" fromId="1423" toId="1424">
</dataflow>
<dataflow id="5532" from="trunc_ln14_148" to="bitcast_ln14_172" fromId="1424" toId="1425">
</dataflow>
<dataflow id="5533" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_81" fromId="3904" toId="1426">
</dataflow>
<dataflow id="5534" from="bitcast_ln14_171" to="tmp_81" fromId="1421" toId="1426">
</dataflow>
<dataflow id="5535" from="bitcast_ln14_172" to="tmp_81" fromId="1425" toId="1426">
</dataflow>
<dataflow id="5536" from="tmp_260_read" to="tmp_81" fromId="468" toId="1426">
</dataflow>
<dataflow id="5537" from="sum" to="sum_1" fromId="1278" toId="1427">
</dataflow>
<dataflow id="5538" from="mult_1" to="sum_1" fromId="907" toId="1427">
</dataflow>
<dataflow id="5539" from="tmp_14" to="mult_14" fromId="710" toId="1428">
</dataflow>
<dataflow id="5540" from="bitcast_ln14_44" to="mult_14" fromId="1141" toId="1428">
</dataflow>
<dataflow id="5541" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1429">
</dataflow>
<dataflow id="5542" from="mult_14" to="specfucore_ln6" fromId="1428" toId="1429">
</dataflow>
<dataflow id="5543" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1429">
</dataflow>
<dataflow id="5544" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1429">
</dataflow>
<dataflow id="5545" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1429">
</dataflow>
<dataflow id="5546" from="tmp_15" to="mult_15" fromId="719" toId="1430">
</dataflow>
<dataflow id="5547" from="bitcast_ln14_47" to="mult_15" fromId="1143" toId="1430">
</dataflow>
<dataflow id="5548" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1431">
</dataflow>
<dataflow id="5549" from="mult_15" to="specfucore_ln6" fromId="1430" toId="1431">
</dataflow>
<dataflow id="5550" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1431">
</dataflow>
<dataflow id="5551" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1431">
</dataflow>
<dataflow id="5552" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1431">
</dataflow>
<dataflow id="5553" from="tmp_16" to="mult_16" fromId="728" toId="1432">
</dataflow>
<dataflow id="5554" from="bitcast_ln14_50" to="mult_16" fromId="1216" toId="1432">
</dataflow>
<dataflow id="5555" from="tmp_18" to="mult_17" fromId="737" toId="1433">
</dataflow>
<dataflow id="5556" from="bitcast_ln14_53" to="mult_17" fromId="1218" toId="1433">
</dataflow>
<dataflow id="5557" from="tmp_20" to="mult_18" fromId="781" toId="1434">
</dataflow>
<dataflow id="5558" from="bitcast_ln14_56" to="mult_18" fromId="1290" toId="1434">
</dataflow>
<dataflow id="5559" from="tmp_22" to="mult_19" fromId="790" toId="1435">
</dataflow>
<dataflow id="5560" from="bitcast_ln14_59" to="mult_19" fromId="1292" toId="1435">
</dataflow>
<dataflow id="5561" from="tmp_24" to="mult_20" fromId="799" toId="1436">
</dataflow>
<dataflow id="5562" from="bitcast_ln14_62" to="mult_20" fromId="1361" toId="1436">
</dataflow>
<dataflow id="5563" from="tmp_26" to="mult_21" fromId="808" toId="1437">
</dataflow>
<dataflow id="5564" from="bitcast_ln14_65" to="mult_21" fromId="1363" toId="1437">
</dataflow>
<dataflow id="5565" from="tmp_29" to="bitcast_ln14_68" fromId="1366" toId="1438">
</dataflow>
<dataflow id="5566" from="tmp_28" to="mult_22" fromId="853" toId="1439">
</dataflow>
<dataflow id="5567" from="bitcast_ln14_68" to="mult_22" fromId="1438" toId="1439">
</dataflow>
<dataflow id="5568" from="tmp_31" to="bitcast_ln14_71" fromId="1368" toId="1440">
</dataflow>
<dataflow id="5569" from="tmp_30" to="mult_23" fromId="862" toId="1441">
</dataflow>
<dataflow id="5570" from="bitcast_ln14_71" to="mult_23" fromId="1440" toId="1441">
</dataflow>
<dataflow id="5571" from="m2_0_addr_24" to="m2_0_load_24" fromId="1369" toId="1442">
</dataflow>
<dataflow id="5572" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_33" fromId="4215" toId="1443">
</dataflow>
<dataflow id="5573" from="m2_0_load_24" to="tmp_33" fromId="1442" toId="1443">
</dataflow>
<dataflow id="5574" from="StgValue_4218" to="tmp_33" fromId="4218" toId="1443">
</dataflow>
<dataflow id="5575" from="StgValue_4220" to="tmp_33" fromId="4220" toId="1443">
</dataflow>
<dataflow id="5576" from="m2_0_addr_25" to="m2_0_load_25" fromId="1371" toId="1444">
</dataflow>
<dataflow id="5577" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp" fromId="4215" toId="1445">
</dataflow>
<dataflow id="5578" from="m2_0_load_25" to="tmp" fromId="1444" toId="1445">
</dataflow>
<dataflow id="5579" from="StgValue_4218" to="tmp" fromId="4218" toId="1445">
</dataflow>
<dataflow id="5580" from="StgValue_4220" to="tmp" fromId="4220" toId="1445">
</dataflow>
<dataflow id="5581" from="m2_0" to="m2_0_addr_26" fromId="3396" toId="1446">
</dataflow>
<dataflow id="5582" from="StgValue_3910" to="m2_0_addr_26" fromId="3910" toId="1446">
</dataflow>
<dataflow id="5583" from="zext_ln14_88" to="m2_0_addr_26" fromId="891" toId="1446">
</dataflow>
<dataflow id="5584" from="m2_0_addr_26" to="m2_0_load_26" fromId="1446" toId="1447">
</dataflow>
<dataflow id="5585" from="m2_0" to="m2_0_addr_27" fromId="3396" toId="1448">
</dataflow>
<dataflow id="5586" from="StgValue_3910" to="m2_0_addr_27" fromId="3910" toId="1448">
</dataflow>
<dataflow id="5587" from="zext_ln14_91" to="m2_0_addr_27" fromId="893" toId="1448">
</dataflow>
<dataflow id="5588" from="m2_0_addr_27" to="m2_0_load_27" fromId="1448" toId="1449">
</dataflow>
<dataflow id="5589" from="tmp_48" to="mult_33" fromId="1028" toId="1450">
</dataflow>
<dataflow id="5590" from="bitcast_ln14_101" to="mult_33" fromId="1156" toId="1450">
</dataflow>
<dataflow id="5591" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1451">
</dataflow>
<dataflow id="5592" from="mult_33" to="specfucore_ln6" fromId="1450" toId="1451">
</dataflow>
<dataflow id="5593" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1451">
</dataflow>
<dataflow id="5594" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1451">
</dataflow>
<dataflow id="5595" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1451">
</dataflow>
<dataflow id="5596" from="tmp_49" to="mult_34" fromId="1037" toId="1452">
</dataflow>
<dataflow id="5597" from="bitcast_ln14_104" to="mult_34" fromId="1158" toId="1452">
</dataflow>
<dataflow id="5598" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1453">
</dataflow>
<dataflow id="5599" from="mult_34" to="specfucore_ln6" fromId="1452" toId="1453">
</dataflow>
<dataflow id="5600" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1453">
</dataflow>
<dataflow id="5601" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1453">
</dataflow>
<dataflow id="5602" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1453">
</dataflow>
<dataflow id="5603" from="tmp_50" to="mult_35" fromId="1084" toId="1454">
</dataflow>
<dataflow id="5604" from="bitcast_ln14_107" to="mult_35" fromId="1231" toId="1454">
</dataflow>
<dataflow id="5605" from="tmp_51" to="mult_36" fromId="1093" toId="1455">
</dataflow>
<dataflow id="5606" from="bitcast_ln14_110" to="mult_36" fromId="1233" toId="1455">
</dataflow>
<dataflow id="5607" from="tmp_52" to="mult_37" fromId="1102" toId="1456">
</dataflow>
<dataflow id="5608" from="bitcast_ln14_113" to="mult_37" fromId="1307" toId="1456">
</dataflow>
<dataflow id="5609" from="tmp_53" to="mult_38" fromId="1111" toId="1457">
</dataflow>
<dataflow id="5610" from="bitcast_ln14_116" to="mult_38" fromId="1309" toId="1457">
</dataflow>
<dataflow id="5611" from="tmp_54" to="mult_39" fromId="1120" toId="1458">
</dataflow>
<dataflow id="5612" from="bitcast_ln14_119" to="mult_39" fromId="1381" toId="1458">
</dataflow>
<dataflow id="5613" from="tmp_55" to="mult_40" fromId="1168" toId="1459">
</dataflow>
<dataflow id="5614" from="bitcast_ln14_122" to="mult_40" fromId="1383" toId="1459">
</dataflow>
<dataflow id="5615" from="trunc_ln14_110" to="bitcast_ln14_125" fromId="897" toId="1460">
</dataflow>
<dataflow id="5616" from="tmp_56" to="mult_41" fromId="1177" toId="1461">
</dataflow>
<dataflow id="5617" from="bitcast_ln14_125" to="mult_41" fromId="1460" toId="1461">
</dataflow>
<dataflow id="5618" from="trunc_ln14_113" to="bitcast_ln14_128" fromId="973" toId="1462">
</dataflow>
<dataflow id="5619" from="tmp_57" to="mult_42" fromId="1186" toId="1463">
</dataflow>
<dataflow id="5620" from="bitcast_ln14_128" to="mult_42" fromId="1462" toId="1463">
</dataflow>
<dataflow id="5621" from="zext_ln14_15_read" to="zext_ln14_159" fromId="470" toId="1464">
</dataflow>
<dataflow id="5622" from="m1_0_load_58_read" to="lshr_ln14_117" fromId="353" toId="1465">
</dataflow>
<dataflow id="5623" from="zext_ln14_159" to="lshr_ln14_117" fromId="1464" toId="1465">
</dataflow>
<dataflow id="5624" from="lshr_ln14_117" to="trunc_ln14_149" fromId="1465" toId="1466">
</dataflow>
<dataflow id="5625" from="trunc_ln14_149" to="bitcast_ln14_174" fromId="1466" toId="1467">
</dataflow>
<dataflow id="5626" from="zext_ln14_15_read" to="zext_ln14_160" fromId="470" toId="1468">
</dataflow>
<dataflow id="5627" from="m1_1_load_58_read" to="lshr_ln14_118" fromId="352" toId="1469">
</dataflow>
<dataflow id="5628" from="zext_ln14_160" to="lshr_ln14_118" fromId="1468" toId="1469">
</dataflow>
<dataflow id="5629" from="lshr_ln14_118" to="trunc_ln14_150" fromId="1469" toId="1470">
</dataflow>
<dataflow id="5630" from="trunc_ln14_150" to="bitcast_ln14_175" fromId="1470" toId="1471">
</dataflow>
<dataflow id="5631" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_83" fromId="3904" toId="1472">
</dataflow>
<dataflow id="5632" from="bitcast_ln14_174" to="tmp_83" fromId="1467" toId="1472">
</dataflow>
<dataflow id="5633" from="bitcast_ln14_175" to="tmp_83" fromId="1471" toId="1472">
</dataflow>
<dataflow id="5634" from="tmp_260_read" to="tmp_83" fromId="468" toId="1472">
</dataflow>
<dataflow id="5635" from="zext_ln14_15_read" to="zext_ln14_161" fromId="470" toId="1473">
</dataflow>
<dataflow id="5636" from="m1_0_load_59_read" to="lshr_ln14_119" fromId="351" toId="1474">
</dataflow>
<dataflow id="5637" from="zext_ln14_161" to="lshr_ln14_119" fromId="1473" toId="1474">
</dataflow>
<dataflow id="5638" from="lshr_ln14_119" to="trunc_ln14_151" fromId="1474" toId="1475">
</dataflow>
<dataflow id="5639" from="trunc_ln14_151" to="bitcast_ln14_177" fromId="1475" toId="1476">
</dataflow>
<dataflow id="5640" from="zext_ln14_15_read" to="zext_ln14_162" fromId="470" toId="1477">
</dataflow>
<dataflow id="5641" from="m1_1_load_59_read" to="lshr_ln14_120" fromId="350" toId="1478">
</dataflow>
<dataflow id="5642" from="zext_ln14_162" to="lshr_ln14_120" fromId="1477" toId="1478">
</dataflow>
<dataflow id="5643" from="lshr_ln14_120" to="trunc_ln14_152" fromId="1478" toId="1479">
</dataflow>
<dataflow id="5644" from="trunc_ln14_152" to="bitcast_ln14_178" fromId="1479" toId="1480">
</dataflow>
<dataflow id="5645" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_85" fromId="3904" toId="1481">
</dataflow>
<dataflow id="5646" from="bitcast_ln14_177" to="tmp_85" fromId="1476" toId="1481">
</dataflow>
<dataflow id="5647" from="bitcast_ln14_178" to="tmp_85" fromId="1480" toId="1481">
</dataflow>
<dataflow id="5648" from="tmp_260_read" to="tmp_85" fromId="468" toId="1481">
</dataflow>
<dataflow id="5649" from="zext_ln14_15_read" to="zext_ln14_163" fromId="470" toId="1482">
</dataflow>
<dataflow id="5650" from="m1_0_load_60_read" to="lshr_ln14_121" fromId="349" toId="1483">
</dataflow>
<dataflow id="5651" from="zext_ln14_163" to="lshr_ln14_121" fromId="1482" toId="1483">
</dataflow>
<dataflow id="5652" from="lshr_ln14_121" to="trunc_ln14_153" fromId="1483" toId="1484">
</dataflow>
<dataflow id="5653" from="trunc_ln14_153" to="bitcast_ln14_180" fromId="1484" toId="1485">
</dataflow>
<dataflow id="5654" from="zext_ln14_15_read" to="zext_ln14_164" fromId="470" toId="1486">
</dataflow>
<dataflow id="5655" from="m1_1_load_60_read" to="lshr_ln14_122" fromId="348" toId="1487">
</dataflow>
<dataflow id="5656" from="zext_ln14_164" to="lshr_ln14_122" fromId="1486" toId="1487">
</dataflow>
<dataflow id="5657" from="lshr_ln14_122" to="trunc_ln14_154" fromId="1487" toId="1488">
</dataflow>
<dataflow id="5658" from="trunc_ln14_154" to="bitcast_ln14_181" fromId="1488" toId="1489">
</dataflow>
<dataflow id="5659" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_87" fromId="3904" toId="1490">
</dataflow>
<dataflow id="5660" from="bitcast_ln14_180" to="tmp_87" fromId="1485" toId="1490">
</dataflow>
<dataflow id="5661" from="bitcast_ln14_181" to="tmp_87" fromId="1489" toId="1490">
</dataflow>
<dataflow id="5662" from="tmp_260_read" to="tmp_87" fromId="468" toId="1490">
</dataflow>
<dataflow id="5663" from="zext_ln14_15_read" to="zext_ln14_165" fromId="470" toId="1491">
</dataflow>
<dataflow id="5664" from="m1_0_load_61_read" to="lshr_ln14_123" fromId="347" toId="1492">
</dataflow>
<dataflow id="5665" from="zext_ln14_165" to="lshr_ln14_123" fromId="1491" toId="1492">
</dataflow>
<dataflow id="5666" from="lshr_ln14_123" to="trunc_ln14_155" fromId="1492" toId="1493">
</dataflow>
<dataflow id="5667" from="trunc_ln14_155" to="bitcast_ln14_183" fromId="1493" toId="1494">
</dataflow>
<dataflow id="5668" from="zext_ln14_15_read" to="zext_ln14_166" fromId="470" toId="1495">
</dataflow>
<dataflow id="5669" from="m1_1_load_61_read" to="lshr_ln14_124" fromId="346" toId="1496">
</dataflow>
<dataflow id="5670" from="zext_ln14_166" to="lshr_ln14_124" fromId="1495" toId="1496">
</dataflow>
<dataflow id="5671" from="lshr_ln14_124" to="trunc_ln14_156" fromId="1496" toId="1497">
</dataflow>
<dataflow id="5672" from="trunc_ln14_156" to="bitcast_ln14_184" fromId="1497" toId="1498">
</dataflow>
<dataflow id="5673" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_89" fromId="3904" toId="1499">
</dataflow>
<dataflow id="5674" from="bitcast_ln14_183" to="tmp_89" fromId="1494" toId="1499">
</dataflow>
<dataflow id="5675" from="bitcast_ln14_184" to="tmp_89" fromId="1498" toId="1499">
</dataflow>
<dataflow id="5676" from="tmp_260_read" to="tmp_89" fromId="468" toId="1499">
</dataflow>
<dataflow id="5677" from="zext_ln14_15_read" to="zext_ln14_167" fromId="470" toId="1500">
</dataflow>
<dataflow id="5678" from="m1_0_load_62_read" to="lshr_ln14_125" fromId="345" toId="1501">
</dataflow>
<dataflow id="5679" from="zext_ln14_167" to="lshr_ln14_125" fromId="1500" toId="1501">
</dataflow>
<dataflow id="5680" from="lshr_ln14_125" to="trunc_ln14_157" fromId="1501" toId="1502">
</dataflow>
<dataflow id="5681" from="sum" to="sum_1" fromId="1278" toId="1503">
</dataflow>
<dataflow id="5682" from="mult_1" to="sum_1" fromId="907" toId="1503">
</dataflow>
<dataflow id="5683" from="tmp_16" to="mult_16" fromId="728" toId="1504">
</dataflow>
<dataflow id="5684" from="bitcast_ln14_50" to="mult_16" fromId="1216" toId="1504">
</dataflow>
<dataflow id="5685" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1505">
</dataflow>
<dataflow id="5686" from="mult_16" to="specfucore_ln6" fromId="1504" toId="1505">
</dataflow>
<dataflow id="5687" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1505">
</dataflow>
<dataflow id="5688" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1505">
</dataflow>
<dataflow id="5689" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1505">
</dataflow>
<dataflow id="5690" from="tmp_18" to="mult_17" fromId="737" toId="1506">
</dataflow>
<dataflow id="5691" from="bitcast_ln14_53" to="mult_17" fromId="1218" toId="1506">
</dataflow>
<dataflow id="5692" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1507">
</dataflow>
<dataflow id="5693" from="mult_17" to="specfucore_ln6" fromId="1506" toId="1507">
</dataflow>
<dataflow id="5694" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1507">
</dataflow>
<dataflow id="5695" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1507">
</dataflow>
<dataflow id="5696" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1507">
</dataflow>
<dataflow id="5697" from="tmp_20" to="mult_18" fromId="781" toId="1508">
</dataflow>
<dataflow id="5698" from="bitcast_ln14_56" to="mult_18" fromId="1290" toId="1508">
</dataflow>
<dataflow id="5699" from="tmp_22" to="mult_19" fromId="790" toId="1509">
</dataflow>
<dataflow id="5700" from="bitcast_ln14_59" to="mult_19" fromId="1292" toId="1509">
</dataflow>
<dataflow id="5701" from="tmp_24" to="mult_20" fromId="799" toId="1510">
</dataflow>
<dataflow id="5702" from="bitcast_ln14_62" to="mult_20" fromId="1361" toId="1510">
</dataflow>
<dataflow id="5703" from="tmp_26" to="mult_21" fromId="808" toId="1511">
</dataflow>
<dataflow id="5704" from="bitcast_ln14_65" to="mult_21" fromId="1363" toId="1511">
</dataflow>
<dataflow id="5705" from="tmp_28" to="mult_22" fromId="853" toId="1512">
</dataflow>
<dataflow id="5706" from="bitcast_ln14_68" to="mult_22" fromId="1438" toId="1512">
</dataflow>
<dataflow id="5707" from="tmp_30" to="mult_23" fromId="862" toId="1513">
</dataflow>
<dataflow id="5708" from="bitcast_ln14_71" to="mult_23" fromId="1440" toId="1513">
</dataflow>
<dataflow id="5709" from="tmp_33" to="bitcast_ln14_74" fromId="1443" toId="1514">
</dataflow>
<dataflow id="5710" from="tmp_32" to="mult_24" fromId="871" toId="1515">
</dataflow>
<dataflow id="5711" from="bitcast_ln14_74" to="mult_24" fromId="1514" toId="1515">
</dataflow>
<dataflow id="5712" from="tmp" to="bitcast_ln14_77" fromId="1445" toId="1516">
</dataflow>
<dataflow id="5713" from="tmp_34" to="mult_25" fromId="880" toId="1517">
</dataflow>
<dataflow id="5714" from="bitcast_ln14_77" to="mult_25" fromId="1516" toId="1517">
</dataflow>
<dataflow id="5715" from="m2_0_addr_26" to="m2_0_load_26" fromId="1446" toId="1518">
</dataflow>
<dataflow id="5716" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_36" fromId="4215" toId="1519">
</dataflow>
<dataflow id="5717" from="m2_0_load_26" to="tmp_36" fromId="1518" toId="1519">
</dataflow>
<dataflow id="5718" from="StgValue_4218" to="tmp_36" fromId="4218" toId="1519">
</dataflow>
<dataflow id="5719" from="StgValue_4220" to="tmp_36" fromId="4220" toId="1519">
</dataflow>
<dataflow id="5720" from="m2_0_addr_27" to="m2_0_load_27" fromId="1448" toId="1520">
</dataflow>
<dataflow id="5721" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_38" fromId="4215" toId="1521">
</dataflow>
<dataflow id="5722" from="m2_0_load_27" to="tmp_38" fromId="1520" toId="1521">
</dataflow>
<dataflow id="5723" from="StgValue_4218" to="tmp_38" fromId="4218" toId="1521">
</dataflow>
<dataflow id="5724" from="StgValue_4220" to="tmp_38" fromId="4220" toId="1521">
</dataflow>
<dataflow id="5725" from="m2_0" to="m2_0_addr_28" fromId="3396" toId="1522">
</dataflow>
<dataflow id="5726" from="StgValue_3910" to="m2_0_addr_28" fromId="3910" toId="1522">
</dataflow>
<dataflow id="5727" from="zext_ln14_94" to="m2_0_addr_28" fromId="951" toId="1522">
</dataflow>
<dataflow id="5728" from="m2_0_addr_28" to="m2_0_load_28" fromId="1522" toId="1523">
</dataflow>
<dataflow id="5729" from="m2_0" to="m2_0_addr_29" fromId="3396" toId="1524">
</dataflow>
<dataflow id="5730" from="StgValue_3910" to="m2_0_addr_29" fromId="3910" toId="1524">
</dataflow>
<dataflow id="5731" from="zext_ln14_97" to="m2_0_addr_29" fromId="962" toId="1524">
</dataflow>
<dataflow id="5732" from="m2_0_addr_29" to="m2_0_load_29" fromId="1524" toId="1525">
</dataflow>
<dataflow id="5733" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="and_ln14_6" fromId="3928" toId="1526">
</dataflow>
<dataflow id="5734" from="tmp_46" to="and_ln14_6" fromId="531" toId="1526">
</dataflow>
<dataflow id="5736" from="StgValue_5735" to="and_ln14_6" fromId="5735" toId="1526">
</dataflow>
<dataflow id="5737" from="tmp_50" to="mult_35" fromId="1084" toId="1527">
</dataflow>
<dataflow id="5738" from="bitcast_ln14_107" to="mult_35" fromId="1231" toId="1527">
</dataflow>
<dataflow id="5739" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1528">
</dataflow>
<dataflow id="5740" from="mult_35" to="specfucore_ln6" fromId="1527" toId="1528">
</dataflow>
<dataflow id="5741" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1528">
</dataflow>
<dataflow id="5742" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1528">
</dataflow>
<dataflow id="5743" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1528">
</dataflow>
<dataflow id="5744" from="tmp_51" to="mult_36" fromId="1093" toId="1529">
</dataflow>
<dataflow id="5745" from="bitcast_ln14_110" to="mult_36" fromId="1233" toId="1529">
</dataflow>
<dataflow id="5746" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1530">
</dataflow>
<dataflow id="5747" from="mult_36" to="specfucore_ln6" fromId="1529" toId="1530">
</dataflow>
<dataflow id="5748" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1530">
</dataflow>
<dataflow id="5749" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1530">
</dataflow>
<dataflow id="5750" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1530">
</dataflow>
<dataflow id="5751" from="tmp_52" to="mult_37" fromId="1102" toId="1531">
</dataflow>
<dataflow id="5752" from="bitcast_ln14_113" to="mult_37" fromId="1307" toId="1531">
</dataflow>
<dataflow id="5753" from="tmp_53" to="mult_38" fromId="1111" toId="1532">
</dataflow>
<dataflow id="5754" from="bitcast_ln14_116" to="mult_38" fromId="1309" toId="1532">
</dataflow>
<dataflow id="5755" from="tmp_54" to="mult_39" fromId="1120" toId="1533">
</dataflow>
<dataflow id="5756" from="bitcast_ln14_119" to="mult_39" fromId="1381" toId="1533">
</dataflow>
<dataflow id="5757" from="tmp_55" to="mult_40" fromId="1168" toId="1534">
</dataflow>
<dataflow id="5758" from="bitcast_ln14_122" to="mult_40" fromId="1383" toId="1534">
</dataflow>
<dataflow id="5759" from="tmp_56" to="mult_41" fromId="1177" toId="1535">
</dataflow>
<dataflow id="5760" from="bitcast_ln14_125" to="mult_41" fromId="1460" toId="1535">
</dataflow>
<dataflow id="5761" from="tmp_57" to="mult_42" fromId="1186" toId="1536">
</dataflow>
<dataflow id="5762" from="bitcast_ln14_128" to="mult_42" fromId="1462" toId="1536">
</dataflow>
<dataflow id="5763" from="trunc_ln14_116" to="bitcast_ln14_131" fromId="975" toId="1537">
</dataflow>
<dataflow id="5764" from="tmp_58" to="mult_43" fromId="1195" toId="1538">
</dataflow>
<dataflow id="5765" from="bitcast_ln14_131" to="mult_43" fromId="1537" toId="1538">
</dataflow>
<dataflow id="5766" from="trunc_ln14_119" to="bitcast_ln14_134" fromId="1042" toId="1539">
</dataflow>
<dataflow id="5767" from="tmp_59" to="mult_44" fromId="1240" toId="1540">
</dataflow>
<dataflow id="5768" from="bitcast_ln14_134" to="mult_44" fromId="1539" toId="1540">
</dataflow>
<dataflow id="5769" from="trunc_ln14_157" to="bitcast_ln14_186" fromId="1502" toId="1541">
</dataflow>
<dataflow id="5770" from="zext_ln14_15_read" to="zext_ln14_168" fromId="470" toId="1542">
</dataflow>
<dataflow id="5771" from="m1_1_load_62_read" to="lshr_ln14_126" fromId="344" toId="1543">
</dataflow>
<dataflow id="5772" from="zext_ln14_168" to="lshr_ln14_126" fromId="1542" toId="1543">
</dataflow>
<dataflow id="5773" from="lshr_ln14_126" to="trunc_ln14_158" fromId="1543" toId="1544">
</dataflow>
<dataflow id="5774" from="trunc_ln14_158" to="bitcast_ln14_187" fromId="1544" toId="1545">
</dataflow>
<dataflow id="5775" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_91" fromId="3904" toId="1546">
</dataflow>
<dataflow id="5776" from="bitcast_ln14_186" to="tmp_91" fromId="1541" toId="1546">
</dataflow>
<dataflow id="5777" from="bitcast_ln14_187" to="tmp_91" fromId="1545" toId="1546">
</dataflow>
<dataflow id="5778" from="tmp_260_read" to="tmp_91" fromId="468" toId="1546">
</dataflow>
<dataflow id="5779" from="zext_ln14_15_read" to="zext_ln14_169" fromId="470" toId="1547">
</dataflow>
<dataflow id="5780" from="m1_0_load_63_read" to="lshr_ln14_127" fromId="343" toId="1548">
</dataflow>
<dataflow id="5781" from="zext_ln14_169" to="lshr_ln14_127" fromId="1547" toId="1548">
</dataflow>
<dataflow id="5782" from="lshr_ln14_127" to="trunc_ln14_159" fromId="1548" toId="1549">
</dataflow>
<dataflow id="5783" from="trunc_ln14_159" to="bitcast_ln14_189" fromId="1549" toId="1550">
</dataflow>
<dataflow id="5784" from="zext_ln14_15_read" to="zext_ln14_170" fromId="470" toId="1551">
</dataflow>
<dataflow id="5785" from="m1_1_load_63_read" to="lshr_ln14_128" fromId="342" toId="1552">
</dataflow>
<dataflow id="5786" from="zext_ln14_170" to="lshr_ln14_128" fromId="1551" toId="1552">
</dataflow>
<dataflow id="5787" from="lshr_ln14_128" to="trunc_ln14_160" fromId="1552" toId="1553">
</dataflow>
<dataflow id="5788" from="trunc_ln14_160" to="bitcast_ln14_190" fromId="1553" toId="1554">
</dataflow>
<dataflow id="5789" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_93" fromId="3904" toId="1555">
</dataflow>
<dataflow id="5790" from="bitcast_ln14_189" to="tmp_93" fromId="1550" toId="1555">
</dataflow>
<dataflow id="5791" from="bitcast_ln14_190" to="tmp_93" fromId="1554" toId="1555">
</dataflow>
<dataflow id="5792" from="tmp_260_read" to="tmp_93" fromId="468" toId="1555">
</dataflow>
<dataflow id="5793" from="and_ln14_6" to="zext_ln14_171" fromId="1526" toId="1556">
</dataflow>
<dataflow id="5794" from="m2_1_load_18" to="lshr_ln14_129" fromId="1277" toId="1557">
</dataflow>
<dataflow id="5795" from="zext_ln14_171" to="lshr_ln14_129" fromId="1556" toId="1557">
</dataflow>
<dataflow id="5796" from="lshr_ln14_129" to="trunc_ln14_161" fromId="1557" toId="1558">
</dataflow>
<dataflow id="5798" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="5797" toId="1559">
</dataflow>
<dataflow id="5800" from="StgValue_5799" to="empty" fromId="5799" toId="1559">
</dataflow>
<dataflow id="5801" from="StgValue_5799" to="empty" fromId="5799" toId="1559">
</dataflow>
<dataflow id="5802" from="StgValue_5799" to="empty" fromId="5799" toId="1559">
</dataflow>
<dataflow id="5803" from="j_1" to="add_ln9" fromId="478" toId="1560">
</dataflow>
<dataflow id="5805" from="StgValue_5804" to="add_ln9" fromId="5804" toId="1560">
</dataflow>
<dataflow id="5806" from="sum" to="sum_1" fromId="1278" toId="1561">
</dataflow>
<dataflow id="5807" from="mult_1" to="sum_1" fromId="907" toId="1561">
</dataflow>
<dataflow id="5808" from="tmp_20" to="mult_18" fromId="781" toId="1562">
</dataflow>
<dataflow id="5809" from="bitcast_ln14_56" to="mult_18" fromId="1290" toId="1562">
</dataflow>
<dataflow id="5810" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1563">
</dataflow>
<dataflow id="5811" from="mult_18" to="specfucore_ln6" fromId="1562" toId="1563">
</dataflow>
<dataflow id="5812" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1563">
</dataflow>
<dataflow id="5813" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1563">
</dataflow>
<dataflow id="5814" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1563">
</dataflow>
<dataflow id="5815" from="tmp_22" to="mult_19" fromId="790" toId="1564">
</dataflow>
<dataflow id="5816" from="bitcast_ln14_59" to="mult_19" fromId="1292" toId="1564">
</dataflow>
<dataflow id="5817" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1565">
</dataflow>
<dataflow id="5818" from="mult_19" to="specfucore_ln6" fromId="1564" toId="1565">
</dataflow>
<dataflow id="5819" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1565">
</dataflow>
<dataflow id="5820" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1565">
</dataflow>
<dataflow id="5821" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1565">
</dataflow>
<dataflow id="5822" from="tmp_24" to="mult_20" fromId="799" toId="1566">
</dataflow>
<dataflow id="5823" from="bitcast_ln14_62" to="mult_20" fromId="1361" toId="1566">
</dataflow>
<dataflow id="5824" from="tmp_26" to="mult_21" fromId="808" toId="1567">
</dataflow>
<dataflow id="5825" from="bitcast_ln14_65" to="mult_21" fromId="1363" toId="1567">
</dataflow>
<dataflow id="5826" from="tmp_28" to="mult_22" fromId="853" toId="1568">
</dataflow>
<dataflow id="5827" from="bitcast_ln14_68" to="mult_22" fromId="1438" toId="1568">
</dataflow>
<dataflow id="5828" from="tmp_30" to="mult_23" fromId="862" toId="1569">
</dataflow>
<dataflow id="5829" from="bitcast_ln14_71" to="mult_23" fromId="1440" toId="1569">
</dataflow>
<dataflow id="5830" from="tmp_32" to="mult_24" fromId="871" toId="1570">
</dataflow>
<dataflow id="5831" from="bitcast_ln14_74" to="mult_24" fromId="1514" toId="1570">
</dataflow>
<dataflow id="5832" from="tmp_34" to="mult_25" fromId="880" toId="1571">
</dataflow>
<dataflow id="5833" from="bitcast_ln14_77" to="mult_25" fromId="1516" toId="1571">
</dataflow>
<dataflow id="5834" from="tmp_36" to="bitcast_ln14_80" fromId="1519" toId="1572">
</dataflow>
<dataflow id="5835" from="tmp_35" to="mult_26" fromId="889" toId="1573">
</dataflow>
<dataflow id="5836" from="bitcast_ln14_80" to="mult_26" fromId="1572" toId="1573">
</dataflow>
<dataflow id="5837" from="tmp_38" to="bitcast_ln14_83" fromId="1521" toId="1574">
</dataflow>
<dataflow id="5838" from="tmp_37" to="mult_27" fromId="940" toId="1575">
</dataflow>
<dataflow id="5839" from="bitcast_ln14_83" to="mult_27" fromId="1574" toId="1575">
</dataflow>
<dataflow id="5840" from="m2_0_addr_28" to="m2_0_load_28" fromId="1522" toId="1576">
</dataflow>
<dataflow id="5841" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_40" fromId="4215" toId="1577">
</dataflow>
<dataflow id="5842" from="m2_0_load_28" to="tmp_40" fromId="1576" toId="1577">
</dataflow>
<dataflow id="5843" from="StgValue_4218" to="tmp_40" fromId="4218" toId="1577">
</dataflow>
<dataflow id="5844" from="StgValue_4220" to="tmp_40" fromId="4220" toId="1577">
</dataflow>
<dataflow id="5845" from="m2_0_addr_29" to="m2_0_load_29" fromId="1524" toId="1578">
</dataflow>
<dataflow id="5846" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_42" fromId="4215" toId="1579">
</dataflow>
<dataflow id="5847" from="m2_0_load_29" to="tmp_42" fromId="1578" toId="1579">
</dataflow>
<dataflow id="5848" from="StgValue_4218" to="tmp_42" fromId="4218" toId="1579">
</dataflow>
<dataflow id="5849" from="StgValue_4220" to="tmp_42" fromId="4220" toId="1579">
</dataflow>
<dataflow id="5850" from="m2_0" to="m2_0_addr_30" fromId="3396" toId="1580">
</dataflow>
<dataflow id="5851" from="StgValue_3910" to="m2_0_addr_30" fromId="3910" toId="1580">
</dataflow>
<dataflow id="5852" from="zext_ln14_101" to="m2_0_addr_30" fromId="1010" toId="1580">
</dataflow>
<dataflow id="5853" from="m2_0_addr_30" to="m2_0_load_30" fromId="1580" toId="1581">
</dataflow>
<dataflow id="5854" from="m2_0" to="m2_0_addr_31" fromId="3396" toId="1582">
</dataflow>
<dataflow id="5855" from="StgValue_3910" to="m2_0_addr_31" fromId="3910" toId="1582">
</dataflow>
<dataflow id="5856" from="zext_ln14_104" to="m2_0_addr_31" fromId="1154" toId="1582">
</dataflow>
<dataflow id="5857" from="m2_0_addr_31" to="m2_0_load_31" fromId="1582" toId="1583">
</dataflow>
<dataflow id="5858" from="tmp_52" to="mult_37" fromId="1102" toId="1584">
</dataflow>
<dataflow id="5859" from="bitcast_ln14_113" to="mult_37" fromId="1307" toId="1584">
</dataflow>
<dataflow id="5860" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1585">
</dataflow>
<dataflow id="5861" from="mult_37" to="specfucore_ln6" fromId="1584" toId="1585">
</dataflow>
<dataflow id="5862" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1585">
</dataflow>
<dataflow id="5863" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1585">
</dataflow>
<dataflow id="5864" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1585">
</dataflow>
<dataflow id="5865" from="tmp_53" to="mult_38" fromId="1111" toId="1586">
</dataflow>
<dataflow id="5866" from="bitcast_ln14_116" to="mult_38" fromId="1309" toId="1586">
</dataflow>
<dataflow id="5867" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1587">
</dataflow>
<dataflow id="5868" from="mult_38" to="specfucore_ln6" fromId="1586" toId="1587">
</dataflow>
<dataflow id="5869" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1587">
</dataflow>
<dataflow id="5870" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1587">
</dataflow>
<dataflow id="5871" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1587">
</dataflow>
<dataflow id="5872" from="tmp_54" to="mult_39" fromId="1120" toId="1588">
</dataflow>
<dataflow id="5873" from="bitcast_ln14_119" to="mult_39" fromId="1381" toId="1588">
</dataflow>
<dataflow id="5874" from="tmp_55" to="mult_40" fromId="1168" toId="1589">
</dataflow>
<dataflow id="5875" from="bitcast_ln14_122" to="mult_40" fromId="1383" toId="1589">
</dataflow>
<dataflow id="5876" from="tmp_56" to="mult_41" fromId="1177" toId="1590">
</dataflow>
<dataflow id="5877" from="bitcast_ln14_125" to="mult_41" fromId="1460" toId="1590">
</dataflow>
<dataflow id="5878" from="tmp_57" to="mult_42" fromId="1186" toId="1591">
</dataflow>
<dataflow id="5879" from="bitcast_ln14_128" to="mult_42" fromId="1462" toId="1591">
</dataflow>
<dataflow id="5880" from="tmp_58" to="mult_43" fromId="1195" toId="1592">
</dataflow>
<dataflow id="5881" from="bitcast_ln14_131" to="mult_43" fromId="1537" toId="1592">
</dataflow>
<dataflow id="5882" from="tmp_59" to="mult_44" fromId="1240" toId="1593">
</dataflow>
<dataflow id="5883" from="bitcast_ln14_134" to="mult_44" fromId="1539" toId="1593">
</dataflow>
<dataflow id="5884" from="trunc_ln14_122" to="bitcast_ln14_137" fromId="1044" toId="1594">
</dataflow>
<dataflow id="5885" from="tmp_60" to="mult_45" fromId="1249" toId="1595">
</dataflow>
<dataflow id="5886" from="bitcast_ln14_137" to="mult_45" fromId="1594" toId="1595">
</dataflow>
<dataflow id="5887" from="trunc_ln14_125" to="bitcast_ln14_140" fromId="1122" toId="1596">
</dataflow>
<dataflow id="5888" from="tmp_61" to="mult_46" fromId="1258" toId="1597">
</dataflow>
<dataflow id="5889" from="bitcast_ln14_140" to="mult_46" fromId="1596" toId="1597">
</dataflow>
<dataflow id="5890" from="j_1" to="zext_ln17" fromId="478" toId="1598">
</dataflow>
<dataflow id="5891" from="zext_ln17" to="add_ln17_2" fromId="1598" toId="1599">
</dataflow>
<dataflow id="5892" from="trunc_ln17_1_read" to="add_ln17_2" fromId="339" toId="1599">
</dataflow>
<dataflow id="5894" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_94" fromId="5893" toId="1600">
</dataflow>
<dataflow id="5895" from="add_ln17_2" to="tmp_94" fromId="1599" toId="1600">
</dataflow>
<dataflow id="5897" from="StgValue_5896" to="tmp_94" fromId="5896" toId="1600">
</dataflow>
<dataflow id="5898" from="add_ln9" to="store_ln9" fromId="1560" toId="1601">
</dataflow>
<dataflow id="5899" from="j" to="store_ln9" fromId="338" toId="1601">
</dataflow>
<dataflow id="5900" from="sum" to="sum_1" fromId="1278" toId="1603">
</dataflow>
<dataflow id="5901" from="mult_1" to="sum_1" fromId="907" toId="1603">
</dataflow>
<dataflow id="5902" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1604">
</dataflow>
<dataflow id="5903" from="sum_1" to="specfucore_ln11" fromId="1603" toId="1604">
</dataflow>
<dataflow id="5904" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1604">
</dataflow>
<dataflow id="5905" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1604">
</dataflow>
<dataflow id="5906" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1604">
</dataflow>
<dataflow id="5907" from="tmp_24" to="mult_20" fromId="799" toId="1605">
</dataflow>
<dataflow id="5908" from="bitcast_ln14_62" to="mult_20" fromId="1361" toId="1605">
</dataflow>
<dataflow id="5909" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1606">
</dataflow>
<dataflow id="5910" from="mult_20" to="specfucore_ln6" fromId="1605" toId="1606">
</dataflow>
<dataflow id="5911" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1606">
</dataflow>
<dataflow id="5912" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1606">
</dataflow>
<dataflow id="5913" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1606">
</dataflow>
<dataflow id="5914" from="tmp_26" to="mult_21" fromId="808" toId="1607">
</dataflow>
<dataflow id="5915" from="bitcast_ln14_65" to="mult_21" fromId="1363" toId="1607">
</dataflow>
<dataflow id="5916" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1608">
</dataflow>
<dataflow id="5917" from="mult_21" to="specfucore_ln6" fromId="1607" toId="1608">
</dataflow>
<dataflow id="5918" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1608">
</dataflow>
<dataflow id="5919" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1608">
</dataflow>
<dataflow id="5920" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1608">
</dataflow>
<dataflow id="5921" from="tmp_28" to="mult_22" fromId="853" toId="1609">
</dataflow>
<dataflow id="5922" from="bitcast_ln14_68" to="mult_22" fromId="1438" toId="1609">
</dataflow>
<dataflow id="5923" from="tmp_30" to="mult_23" fromId="862" toId="1610">
</dataflow>
<dataflow id="5924" from="bitcast_ln14_71" to="mult_23" fromId="1440" toId="1610">
</dataflow>
<dataflow id="5925" from="tmp_32" to="mult_24" fromId="871" toId="1611">
</dataflow>
<dataflow id="5926" from="bitcast_ln14_74" to="mult_24" fromId="1514" toId="1611">
</dataflow>
<dataflow id="5927" from="tmp_34" to="mult_25" fromId="880" toId="1612">
</dataflow>
<dataflow id="5928" from="bitcast_ln14_77" to="mult_25" fromId="1516" toId="1612">
</dataflow>
<dataflow id="5929" from="tmp_35" to="mult_26" fromId="889" toId="1613">
</dataflow>
<dataflow id="5930" from="bitcast_ln14_80" to="mult_26" fromId="1572" toId="1613">
</dataflow>
<dataflow id="5931" from="tmp_37" to="mult_27" fromId="940" toId="1614">
</dataflow>
<dataflow id="5932" from="bitcast_ln14_83" to="mult_27" fromId="1574" toId="1614">
</dataflow>
<dataflow id="5933" from="tmp_40" to="bitcast_ln14_86" fromId="1577" toId="1615">
</dataflow>
<dataflow id="5934" from="tmp_39" to="mult_28" fromId="949" toId="1616">
</dataflow>
<dataflow id="5935" from="bitcast_ln14_86" to="mult_28" fromId="1615" toId="1616">
</dataflow>
<dataflow id="5936" from="tmp_42" to="bitcast_ln14_89" fromId="1579" toId="1617">
</dataflow>
<dataflow id="5937" from="tmp_41" to="mult_29" fromId="960" toId="1618">
</dataflow>
<dataflow id="5938" from="bitcast_ln14_89" to="mult_29" fromId="1617" toId="1618">
</dataflow>
<dataflow id="5939" from="m2_0_addr_30" to="m2_0_load_30" fromId="1580" toId="1619">
</dataflow>
<dataflow id="5940" from="_ssdm_op_PartSelect.i64.i128.i32.i32" to="tmp_44" fromId="4215" toId="1620">
</dataflow>
<dataflow id="5941" from="m2_0_load_30" to="tmp_44" fromId="1619" toId="1620">
</dataflow>
<dataflow id="5942" from="StgValue_4218" to="tmp_44" fromId="4218" toId="1620">
</dataflow>
<dataflow id="5943" from="StgValue_4220" to="tmp_44" fromId="4220" toId="1620">
</dataflow>
<dataflow id="5944" from="m2_0_addr_31" to="m2_0_load_31" fromId="1582" toId="1621">
</dataflow>
<dataflow id="5945" from="tmp_54" to="mult_39" fromId="1120" toId="1622">
</dataflow>
<dataflow id="5946" from="bitcast_ln14_119" to="mult_39" fromId="1381" toId="1622">
</dataflow>
<dataflow id="5947" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1623">
</dataflow>
<dataflow id="5948" from="mult_39" to="specfucore_ln6" fromId="1622" toId="1623">
</dataflow>
<dataflow id="5949" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1623">
</dataflow>
<dataflow id="5950" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1623">
</dataflow>
<dataflow id="5951" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1623">
</dataflow>
<dataflow id="5952" from="tmp_55" to="mult_40" fromId="1168" toId="1624">
</dataflow>
<dataflow id="5953" from="bitcast_ln14_122" to="mult_40" fromId="1383" toId="1624">
</dataflow>
<dataflow id="5954" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1625">
</dataflow>
<dataflow id="5955" from="mult_40" to="specfucore_ln6" fromId="1624" toId="1625">
</dataflow>
<dataflow id="5956" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1625">
</dataflow>
<dataflow id="5957" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1625">
</dataflow>
<dataflow id="5958" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1625">
</dataflow>
<dataflow id="5959" from="tmp_56" to="mult_41" fromId="1177" toId="1626">
</dataflow>
<dataflow id="5960" from="bitcast_ln14_125" to="mult_41" fromId="1460" toId="1626">
</dataflow>
<dataflow id="5961" from="tmp_57" to="mult_42" fromId="1186" toId="1627">
</dataflow>
<dataflow id="5962" from="bitcast_ln14_128" to="mult_42" fromId="1462" toId="1627">
</dataflow>
<dataflow id="5963" from="tmp_58" to="mult_43" fromId="1195" toId="1628">
</dataflow>
<dataflow id="5964" from="bitcast_ln14_131" to="mult_43" fromId="1537" toId="1628">
</dataflow>
<dataflow id="5965" from="tmp_59" to="mult_44" fromId="1240" toId="1629">
</dataflow>
<dataflow id="5966" from="bitcast_ln14_134" to="mult_44" fromId="1539" toId="1629">
</dataflow>
<dataflow id="5967" from="tmp_60" to="mult_45" fromId="1249" toId="1630">
</dataflow>
<dataflow id="5968" from="bitcast_ln14_137" to="mult_45" fromId="1594" toId="1630">
</dataflow>
<dataflow id="5969" from="tmp_61" to="mult_46" fromId="1258" toId="1631">
</dataflow>
<dataflow id="5970" from="bitcast_ln14_140" to="mult_46" fromId="1596" toId="1631">
</dataflow>
<dataflow id="5971" from="trunc_ln14_128" to="bitcast_ln14_143" fromId="1124" toId="1632">
</dataflow>
<dataflow id="5972" from="tmp_62" to="mult_47" fromId="1267" toId="1633">
</dataflow>
<dataflow id="5973" from="bitcast_ln14_143" to="mult_47" fromId="1632" toId="1633">
</dataflow>
<dataflow id="5974" from="tmp_64" to="bitcast_ln14_146" fromId="1200" toId="1634">
</dataflow>
<dataflow id="5975" from="tmp_63" to="mult_48" fromId="1276" toId="1635">
</dataflow>
<dataflow id="5976" from="bitcast_ln14_146" to="mult_48" fromId="1634" toId="1635">
</dataflow>
<dataflow id="5977" from="sum_1" to="sum_2" fromId="1603" toId="1636">
</dataflow>
<dataflow id="5978" from="mult_2" to="sum_2" fromId="983" toId="1636">
</dataflow>
<dataflow id="5979" from="tmp_28" to="mult_22" fromId="853" toId="1637">
</dataflow>
<dataflow id="5980" from="bitcast_ln14_68" to="mult_22" fromId="1438" toId="1637">
</dataflow>
<dataflow id="5981" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1638">
</dataflow>
<dataflow id="5982" from="mult_22" to="specfucore_ln6" fromId="1637" toId="1638">
</dataflow>
<dataflow id="5983" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1638">
</dataflow>
<dataflow id="5984" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1638">
</dataflow>
<dataflow id="5985" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1638">
</dataflow>
<dataflow id="5986" from="tmp_30" to="mult_23" fromId="862" toId="1639">
</dataflow>
<dataflow id="5987" from="bitcast_ln14_71" to="mult_23" fromId="1440" toId="1639">
</dataflow>
<dataflow id="5988" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1640">
</dataflow>
<dataflow id="5989" from="mult_23" to="specfucore_ln6" fromId="1639" toId="1640">
</dataflow>
<dataflow id="5990" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1640">
</dataflow>
<dataflow id="5991" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1640">
</dataflow>
<dataflow id="5992" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1640">
</dataflow>
<dataflow id="5993" from="tmp_32" to="mult_24" fromId="871" toId="1641">
</dataflow>
<dataflow id="5994" from="bitcast_ln14_74" to="mult_24" fromId="1514" toId="1641">
</dataflow>
<dataflow id="5995" from="tmp_34" to="mult_25" fromId="880" toId="1642">
</dataflow>
<dataflow id="5996" from="bitcast_ln14_77" to="mult_25" fromId="1516" toId="1642">
</dataflow>
<dataflow id="5997" from="tmp_35" to="mult_26" fromId="889" toId="1643">
</dataflow>
<dataflow id="5998" from="bitcast_ln14_80" to="mult_26" fromId="1572" toId="1643">
</dataflow>
<dataflow id="5999" from="tmp_37" to="mult_27" fromId="940" toId="1644">
</dataflow>
<dataflow id="6000" from="bitcast_ln14_83" to="mult_27" fromId="1574" toId="1644">
</dataflow>
<dataflow id="6001" from="tmp_39" to="mult_28" fromId="949" toId="1645">
</dataflow>
<dataflow id="6002" from="bitcast_ln14_86" to="mult_28" fromId="1615" toId="1645">
</dataflow>
<dataflow id="6003" from="tmp_41" to="mult_29" fromId="960" toId="1646">
</dataflow>
<dataflow id="6004" from="bitcast_ln14_89" to="mult_29" fromId="1617" toId="1646">
</dataflow>
<dataflow id="6005" from="tmp_44" to="bitcast_ln14_92" fromId="1620" toId="1647">
</dataflow>
<dataflow id="6006" from="tmp_43" to="mult_30" fromId="971" toId="1648">
</dataflow>
<dataflow id="6007" from="bitcast_ln14_92" to="mult_30" fromId="1647" toId="1648">
</dataflow>
<dataflow id="6008" from="tmp_56" to="mult_41" fromId="1177" toId="1649">
</dataflow>
<dataflow id="6009" from="bitcast_ln14_125" to="mult_41" fromId="1460" toId="1649">
</dataflow>
<dataflow id="6010" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1650">
</dataflow>
<dataflow id="6011" from="mult_41" to="specfucore_ln6" fromId="1649" toId="1650">
</dataflow>
<dataflow id="6012" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1650">
</dataflow>
<dataflow id="6013" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1650">
</dataflow>
<dataflow id="6014" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1650">
</dataflow>
<dataflow id="6015" from="tmp_57" to="mult_42" fromId="1186" toId="1651">
</dataflow>
<dataflow id="6016" from="bitcast_ln14_128" to="mult_42" fromId="1462" toId="1651">
</dataflow>
<dataflow id="6017" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1652">
</dataflow>
<dataflow id="6018" from="mult_42" to="specfucore_ln6" fromId="1651" toId="1652">
</dataflow>
<dataflow id="6019" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1652">
</dataflow>
<dataflow id="6020" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1652">
</dataflow>
<dataflow id="6021" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1652">
</dataflow>
<dataflow id="6022" from="tmp_58" to="mult_43" fromId="1195" toId="1653">
</dataflow>
<dataflow id="6023" from="bitcast_ln14_131" to="mult_43" fromId="1537" toId="1653">
</dataflow>
<dataflow id="6024" from="tmp_59" to="mult_44" fromId="1240" toId="1654">
</dataflow>
<dataflow id="6025" from="bitcast_ln14_134" to="mult_44" fromId="1539" toId="1654">
</dataflow>
<dataflow id="6026" from="tmp_60" to="mult_45" fromId="1249" toId="1655">
</dataflow>
<dataflow id="6027" from="bitcast_ln14_137" to="mult_45" fromId="1594" toId="1655">
</dataflow>
<dataflow id="6028" from="tmp_61" to="mult_46" fromId="1258" toId="1656">
</dataflow>
<dataflow id="6029" from="bitcast_ln14_140" to="mult_46" fromId="1596" toId="1656">
</dataflow>
<dataflow id="6030" from="tmp_62" to="mult_47" fromId="1267" toId="1657">
</dataflow>
<dataflow id="6031" from="bitcast_ln14_143" to="mult_47" fromId="1632" toId="1657">
</dataflow>
<dataflow id="6032" from="tmp_63" to="mult_48" fromId="1276" toId="1658">
</dataflow>
<dataflow id="6033" from="bitcast_ln14_146" to="mult_48" fromId="1634" toId="1658">
</dataflow>
<dataflow id="6034" from="tmp_66" to="bitcast_ln14_149" fromId="1202" toId="1659">
</dataflow>
<dataflow id="6035" from="tmp_65" to="mult_49" fromId="1319" toId="1660">
</dataflow>
<dataflow id="6036" from="bitcast_ln14_149" to="mult_49" fromId="1659" toId="1660">
</dataflow>
<dataflow id="6037" from="tmp_68" to="bitcast_ln14_152" fromId="676" toId="1661">
</dataflow>
<dataflow id="6038" from="tmp_67" to="mult_50" fromId="1328" toId="1662">
</dataflow>
<dataflow id="6039" from="bitcast_ln14_152" to="mult_50" fromId="1661" toId="1662">
</dataflow>
<dataflow id="6040" from="tmp_70" to="bitcast_ln14_155" fromId="677" toId="1663">
</dataflow>
<dataflow id="6041" from="tmp_69" to="mult_51" fromId="1337" toId="1664">
</dataflow>
<dataflow id="6042" from="bitcast_ln14_155" to="mult_51" fromId="1663" toId="1664">
</dataflow>
<dataflow id="6043" from="sum_1" to="sum_2" fromId="1603" toId="1665">
</dataflow>
<dataflow id="6044" from="mult_2" to="sum_2" fromId="983" toId="1665">
</dataflow>
<dataflow id="6045" from="tmp_32" to="mult_24" fromId="871" toId="1666">
</dataflow>
<dataflow id="6046" from="bitcast_ln14_74" to="mult_24" fromId="1514" toId="1666">
</dataflow>
<dataflow id="6047" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1667">
</dataflow>
<dataflow id="6048" from="mult_24" to="specfucore_ln6" fromId="1666" toId="1667">
</dataflow>
<dataflow id="6049" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1667">
</dataflow>
<dataflow id="6050" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1667">
</dataflow>
<dataflow id="6051" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1667">
</dataflow>
<dataflow id="6052" from="tmp_34" to="mult_25" fromId="880" toId="1668">
</dataflow>
<dataflow id="6053" from="bitcast_ln14_77" to="mult_25" fromId="1516" toId="1668">
</dataflow>
<dataflow id="6054" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1669">
</dataflow>
<dataflow id="6055" from="mult_25" to="specfucore_ln6" fromId="1668" toId="1669">
</dataflow>
<dataflow id="6056" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1669">
</dataflow>
<dataflow id="6057" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1669">
</dataflow>
<dataflow id="6058" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1669">
</dataflow>
<dataflow id="6059" from="tmp_35" to="mult_26" fromId="889" toId="1670">
</dataflow>
<dataflow id="6060" from="bitcast_ln14_80" to="mult_26" fromId="1572" toId="1670">
</dataflow>
<dataflow id="6061" from="tmp_37" to="mult_27" fromId="940" toId="1671">
</dataflow>
<dataflow id="6062" from="bitcast_ln14_83" to="mult_27" fromId="1574" toId="1671">
</dataflow>
<dataflow id="6063" from="tmp_39" to="mult_28" fromId="949" toId="1672">
</dataflow>
<dataflow id="6064" from="bitcast_ln14_86" to="mult_28" fromId="1615" toId="1672">
</dataflow>
<dataflow id="6065" from="tmp_41" to="mult_29" fromId="960" toId="1673">
</dataflow>
<dataflow id="6066" from="bitcast_ln14_89" to="mult_29" fromId="1617" toId="1673">
</dataflow>
<dataflow id="6067" from="tmp_43" to="mult_30" fromId="971" toId="1674">
</dataflow>
<dataflow id="6068" from="bitcast_ln14_92" to="mult_30" fromId="1647" toId="1674">
</dataflow>
<dataflow id="6069" from="tmp_58" to="mult_43" fromId="1195" toId="1675">
</dataflow>
<dataflow id="6070" from="bitcast_ln14_131" to="mult_43" fromId="1537" toId="1675">
</dataflow>
<dataflow id="6071" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1676">
</dataflow>
<dataflow id="6072" from="mult_43" to="specfucore_ln6" fromId="1675" toId="1676">
</dataflow>
<dataflow id="6073" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1676">
</dataflow>
<dataflow id="6074" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1676">
</dataflow>
<dataflow id="6075" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1676">
</dataflow>
<dataflow id="6076" from="tmp_59" to="mult_44" fromId="1240" toId="1677">
</dataflow>
<dataflow id="6077" from="bitcast_ln14_134" to="mult_44" fromId="1539" toId="1677">
</dataflow>
<dataflow id="6078" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1678">
</dataflow>
<dataflow id="6079" from="mult_44" to="specfucore_ln6" fromId="1677" toId="1678">
</dataflow>
<dataflow id="6080" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1678">
</dataflow>
<dataflow id="6081" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1678">
</dataflow>
<dataflow id="6082" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1678">
</dataflow>
<dataflow id="6083" from="tmp_60" to="mult_45" fromId="1249" toId="1679">
</dataflow>
<dataflow id="6084" from="bitcast_ln14_137" to="mult_45" fromId="1594" toId="1679">
</dataflow>
<dataflow id="6085" from="tmp_61" to="mult_46" fromId="1258" toId="1680">
</dataflow>
<dataflow id="6086" from="bitcast_ln14_140" to="mult_46" fromId="1596" toId="1680">
</dataflow>
<dataflow id="6087" from="tmp_62" to="mult_47" fromId="1267" toId="1681">
</dataflow>
<dataflow id="6088" from="bitcast_ln14_143" to="mult_47" fromId="1632" toId="1681">
</dataflow>
<dataflow id="6089" from="tmp_63" to="mult_48" fromId="1276" toId="1682">
</dataflow>
<dataflow id="6090" from="bitcast_ln14_146" to="mult_48" fromId="1634" toId="1682">
</dataflow>
<dataflow id="6091" from="tmp_65" to="mult_49" fromId="1319" toId="1683">
</dataflow>
<dataflow id="6092" from="bitcast_ln14_149" to="mult_49" fromId="1659" toId="1683">
</dataflow>
<dataflow id="6093" from="tmp_67" to="mult_50" fromId="1328" toId="1684">
</dataflow>
<dataflow id="6094" from="bitcast_ln14_152" to="mult_50" fromId="1661" toId="1684">
</dataflow>
<dataflow id="6095" from="tmp_69" to="mult_51" fromId="1337" toId="1685">
</dataflow>
<dataflow id="6096" from="bitcast_ln14_155" to="mult_51" fromId="1663" toId="1685">
</dataflow>
<dataflow id="6097" from="tmp_72" to="bitcast_ln14_158" fromId="750" toId="1686">
</dataflow>
<dataflow id="6098" from="tmp_71" to="mult_52" fromId="1346" toId="1687">
</dataflow>
<dataflow id="6099" from="bitcast_ln14_158" to="mult_52" fromId="1686" toId="1687">
</dataflow>
<dataflow id="6100" from="tmp_74" to="bitcast_ln14_161" fromId="751" toId="1688">
</dataflow>
<dataflow id="6101" from="tmp_73" to="mult_53" fromId="1390" toId="1689">
</dataflow>
<dataflow id="6102" from="bitcast_ln14_161" to="mult_53" fromId="1688" toId="1689">
</dataflow>
<dataflow id="6103" from="sum_1" to="sum_2" fromId="1603" toId="1690">
</dataflow>
<dataflow id="6104" from="mult_2" to="sum_2" fromId="983" toId="1690">
</dataflow>
<dataflow id="6105" from="tmp_35" to="mult_26" fromId="889" toId="1691">
</dataflow>
<dataflow id="6106" from="bitcast_ln14_80" to="mult_26" fromId="1572" toId="1691">
</dataflow>
<dataflow id="6107" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1692">
</dataflow>
<dataflow id="6108" from="mult_26" to="specfucore_ln6" fromId="1691" toId="1692">
</dataflow>
<dataflow id="6109" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1692">
</dataflow>
<dataflow id="6110" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1692">
</dataflow>
<dataflow id="6111" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1692">
</dataflow>
<dataflow id="6112" from="tmp_37" to="mult_27" fromId="940" toId="1693">
</dataflow>
<dataflow id="6113" from="bitcast_ln14_83" to="mult_27" fromId="1574" toId="1693">
</dataflow>
<dataflow id="6114" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1694">
</dataflow>
<dataflow id="6115" from="mult_27" to="specfucore_ln6" fromId="1693" toId="1694">
</dataflow>
<dataflow id="6116" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1694">
</dataflow>
<dataflow id="6117" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1694">
</dataflow>
<dataflow id="6118" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1694">
</dataflow>
<dataflow id="6119" from="tmp_39" to="mult_28" fromId="949" toId="1695">
</dataflow>
<dataflow id="6120" from="bitcast_ln14_86" to="mult_28" fromId="1615" toId="1695">
</dataflow>
<dataflow id="6121" from="tmp_41" to="mult_29" fromId="960" toId="1696">
</dataflow>
<dataflow id="6122" from="bitcast_ln14_89" to="mult_29" fromId="1617" toId="1696">
</dataflow>
<dataflow id="6123" from="tmp_43" to="mult_30" fromId="971" toId="1697">
</dataflow>
<dataflow id="6124" from="bitcast_ln14_92" to="mult_30" fromId="1647" toId="1697">
</dataflow>
<dataflow id="6125" from="tmp_60" to="mult_45" fromId="1249" toId="1698">
</dataflow>
<dataflow id="6126" from="bitcast_ln14_137" to="mult_45" fromId="1594" toId="1698">
</dataflow>
<dataflow id="6127" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1699">
</dataflow>
<dataflow id="6128" from="mult_45" to="specfucore_ln6" fromId="1698" toId="1699">
</dataflow>
<dataflow id="6129" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1699">
</dataflow>
<dataflow id="6130" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1699">
</dataflow>
<dataflow id="6131" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1699">
</dataflow>
<dataflow id="6132" from="tmp_61" to="mult_46" fromId="1258" toId="1700">
</dataflow>
<dataflow id="6133" from="bitcast_ln14_140" to="mult_46" fromId="1596" toId="1700">
</dataflow>
<dataflow id="6134" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1701">
</dataflow>
<dataflow id="6135" from="mult_46" to="specfucore_ln6" fromId="1700" toId="1701">
</dataflow>
<dataflow id="6136" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1701">
</dataflow>
<dataflow id="6137" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1701">
</dataflow>
<dataflow id="6138" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1701">
</dataflow>
<dataflow id="6139" from="tmp_62" to="mult_47" fromId="1267" toId="1702">
</dataflow>
<dataflow id="6140" from="bitcast_ln14_143" to="mult_47" fromId="1632" toId="1702">
</dataflow>
<dataflow id="6141" from="tmp_63" to="mult_48" fromId="1276" toId="1703">
</dataflow>
<dataflow id="6142" from="bitcast_ln14_146" to="mult_48" fromId="1634" toId="1703">
</dataflow>
<dataflow id="6143" from="tmp_65" to="mult_49" fromId="1319" toId="1704">
</dataflow>
<dataflow id="6144" from="bitcast_ln14_149" to="mult_49" fromId="1659" toId="1704">
</dataflow>
<dataflow id="6145" from="tmp_67" to="mult_50" fromId="1328" toId="1705">
</dataflow>
<dataflow id="6146" from="bitcast_ln14_152" to="mult_50" fromId="1661" toId="1705">
</dataflow>
<dataflow id="6147" from="tmp_69" to="mult_51" fromId="1337" toId="1706">
</dataflow>
<dataflow id="6148" from="bitcast_ln14_155" to="mult_51" fromId="1663" toId="1706">
</dataflow>
<dataflow id="6149" from="tmp_71" to="mult_52" fromId="1346" toId="1707">
</dataflow>
<dataflow id="6150" from="bitcast_ln14_158" to="mult_52" fromId="1686" toId="1707">
</dataflow>
<dataflow id="6151" from="tmp_73" to="mult_53" fromId="1390" toId="1708">
</dataflow>
<dataflow id="6152" from="bitcast_ln14_161" to="mult_53" fromId="1688" toId="1708">
</dataflow>
<dataflow id="6153" from="tmp_76" to="bitcast_ln14_164" fromId="824" toId="1709">
</dataflow>
<dataflow id="6154" from="tmp_75" to="mult_54" fromId="1399" toId="1710">
</dataflow>
<dataflow id="6155" from="bitcast_ln14_164" to="mult_54" fromId="1709" toId="1710">
</dataflow>
<dataflow id="6156" from="tmp_78" to="bitcast_ln14_167" fromId="825" toId="1711">
</dataflow>
<dataflow id="6157" from="tmp_77" to="mult_55" fromId="1408" toId="1712">
</dataflow>
<dataflow id="6158" from="bitcast_ln14_167" to="mult_55" fromId="1711" toId="1712">
</dataflow>
<dataflow id="6159" from="sum_1" to="sum_2" fromId="1603" toId="1713">
</dataflow>
<dataflow id="6160" from="mult_2" to="sum_2" fromId="983" toId="1713">
</dataflow>
<dataflow id="6161" from="tmp_39" to="mult_28" fromId="949" toId="1714">
</dataflow>
<dataflow id="6162" from="bitcast_ln14_86" to="mult_28" fromId="1615" toId="1714">
</dataflow>
<dataflow id="6163" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1715">
</dataflow>
<dataflow id="6164" from="mult_28" to="specfucore_ln6" fromId="1714" toId="1715">
</dataflow>
<dataflow id="6165" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1715">
</dataflow>
<dataflow id="6166" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1715">
</dataflow>
<dataflow id="6167" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1715">
</dataflow>
<dataflow id="6168" from="tmp_41" to="mult_29" fromId="960" toId="1716">
</dataflow>
<dataflow id="6169" from="bitcast_ln14_89" to="mult_29" fromId="1617" toId="1716">
</dataflow>
<dataflow id="6170" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1717">
</dataflow>
<dataflow id="6171" from="mult_29" to="specfucore_ln6" fromId="1716" toId="1717">
</dataflow>
<dataflow id="6172" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1717">
</dataflow>
<dataflow id="6173" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1717">
</dataflow>
<dataflow id="6174" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1717">
</dataflow>
<dataflow id="6175" from="tmp_43" to="mult_30" fromId="971" toId="1718">
</dataflow>
<dataflow id="6176" from="bitcast_ln14_92" to="mult_30" fromId="1647" toId="1718">
</dataflow>
<dataflow id="6177" from="tmp_62" to="mult_47" fromId="1267" toId="1719">
</dataflow>
<dataflow id="6178" from="bitcast_ln14_143" to="mult_47" fromId="1632" toId="1719">
</dataflow>
<dataflow id="6179" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1720">
</dataflow>
<dataflow id="6180" from="mult_47" to="specfucore_ln6" fromId="1719" toId="1720">
</dataflow>
<dataflow id="6181" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1720">
</dataflow>
<dataflow id="6182" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1720">
</dataflow>
<dataflow id="6183" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1720">
</dataflow>
<dataflow id="6184" from="tmp_63" to="mult_48" fromId="1276" toId="1721">
</dataflow>
<dataflow id="6185" from="bitcast_ln14_146" to="mult_48" fromId="1634" toId="1721">
</dataflow>
<dataflow id="6186" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1722">
</dataflow>
<dataflow id="6187" from="mult_48" to="specfucore_ln6" fromId="1721" toId="1722">
</dataflow>
<dataflow id="6188" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1722">
</dataflow>
<dataflow id="6189" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1722">
</dataflow>
<dataflow id="6190" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1722">
</dataflow>
<dataflow id="6191" from="tmp_65" to="mult_49" fromId="1319" toId="1723">
</dataflow>
<dataflow id="6192" from="bitcast_ln14_149" to="mult_49" fromId="1659" toId="1723">
</dataflow>
<dataflow id="6193" from="tmp_67" to="mult_50" fromId="1328" toId="1724">
</dataflow>
<dataflow id="6194" from="bitcast_ln14_152" to="mult_50" fromId="1661" toId="1724">
</dataflow>
<dataflow id="6195" from="tmp_69" to="mult_51" fromId="1337" toId="1725">
</dataflow>
<dataflow id="6196" from="bitcast_ln14_155" to="mult_51" fromId="1663" toId="1725">
</dataflow>
<dataflow id="6197" from="tmp_71" to="mult_52" fromId="1346" toId="1726">
</dataflow>
<dataflow id="6198" from="bitcast_ln14_158" to="mult_52" fromId="1686" toId="1726">
</dataflow>
<dataflow id="6199" from="tmp_73" to="mult_53" fromId="1390" toId="1727">
</dataflow>
<dataflow id="6200" from="bitcast_ln14_161" to="mult_53" fromId="1688" toId="1727">
</dataflow>
<dataflow id="6201" from="tmp_75" to="mult_54" fromId="1399" toId="1728">
</dataflow>
<dataflow id="6202" from="bitcast_ln14_164" to="mult_54" fromId="1709" toId="1728">
</dataflow>
<dataflow id="6203" from="tmp_77" to="mult_55" fromId="1408" toId="1729">
</dataflow>
<dataflow id="6204" from="bitcast_ln14_167" to="mult_55" fromId="1711" toId="1729">
</dataflow>
<dataflow id="6205" from="tmp_80" to="bitcast_ln14_170" fromId="902" toId="1730">
</dataflow>
<dataflow id="6206" from="tmp_79" to="mult_56" fromId="1417" toId="1731">
</dataflow>
<dataflow id="6207" from="bitcast_ln14_170" to="mult_56" fromId="1730" toId="1731">
</dataflow>
<dataflow id="6208" from="tmp_82" to="bitcast_ln14_173" fromId="903" toId="1732">
</dataflow>
<dataflow id="6209" from="tmp_81" to="mult_57" fromId="1426" toId="1733">
</dataflow>
<dataflow id="6210" from="bitcast_ln14_173" to="mult_57" fromId="1732" toId="1733">
</dataflow>
<dataflow id="6211" from="sum_1" to="sum_2" fromId="1603" toId="1734">
</dataflow>
<dataflow id="6212" from="mult_2" to="sum_2" fromId="983" toId="1734">
</dataflow>
<dataflow id="6213" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1735">
</dataflow>
<dataflow id="6214" from="sum_2" to="specfucore_ln11" fromId="1734" toId="1735">
</dataflow>
<dataflow id="6215" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1735">
</dataflow>
<dataflow id="6216" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1735">
</dataflow>
<dataflow id="6217" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1735">
</dataflow>
<dataflow id="6218" from="tmp_43" to="mult_30" fromId="971" toId="1736">
</dataflow>
<dataflow id="6219" from="bitcast_ln14_92" to="mult_30" fromId="1647" toId="1736">
</dataflow>
<dataflow id="6220" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1737">
</dataflow>
<dataflow id="6221" from="mult_30" to="specfucore_ln6" fromId="1736" toId="1737">
</dataflow>
<dataflow id="6222" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1737">
</dataflow>
<dataflow id="6223" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1737">
</dataflow>
<dataflow id="6224" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1737">
</dataflow>
<dataflow id="6225" from="tmp_65" to="mult_49" fromId="1319" toId="1738">
</dataflow>
<dataflow id="6226" from="bitcast_ln14_149" to="mult_49" fromId="1659" toId="1738">
</dataflow>
<dataflow id="6227" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1739">
</dataflow>
<dataflow id="6228" from="mult_49" to="specfucore_ln6" fromId="1738" toId="1739">
</dataflow>
<dataflow id="6229" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1739">
</dataflow>
<dataflow id="6230" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1739">
</dataflow>
<dataflow id="6231" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1739">
</dataflow>
<dataflow id="6232" from="tmp_67" to="mult_50" fromId="1328" toId="1740">
</dataflow>
<dataflow id="6233" from="bitcast_ln14_152" to="mult_50" fromId="1661" toId="1740">
</dataflow>
<dataflow id="6234" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1741">
</dataflow>
<dataflow id="6235" from="mult_50" to="specfucore_ln6" fromId="1740" toId="1741">
</dataflow>
<dataflow id="6236" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1741">
</dataflow>
<dataflow id="6237" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1741">
</dataflow>
<dataflow id="6238" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1741">
</dataflow>
<dataflow id="6239" from="tmp_69" to="mult_51" fromId="1337" toId="1742">
</dataflow>
<dataflow id="6240" from="bitcast_ln14_155" to="mult_51" fromId="1663" toId="1742">
</dataflow>
<dataflow id="6241" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1743">
</dataflow>
<dataflow id="6242" from="mult_51" to="specfucore_ln6" fromId="1742" toId="1743">
</dataflow>
<dataflow id="6243" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1743">
</dataflow>
<dataflow id="6244" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1743">
</dataflow>
<dataflow id="6245" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1743">
</dataflow>
<dataflow id="6246" from="tmp_71" to="mult_52" fromId="1346" toId="1744">
</dataflow>
<dataflow id="6247" from="bitcast_ln14_158" to="mult_52" fromId="1686" toId="1744">
</dataflow>
<dataflow id="6248" from="tmp_73" to="mult_53" fromId="1390" toId="1745">
</dataflow>
<dataflow id="6249" from="bitcast_ln14_161" to="mult_53" fromId="1688" toId="1745">
</dataflow>
<dataflow id="6250" from="tmp_75" to="mult_54" fromId="1399" toId="1746">
</dataflow>
<dataflow id="6251" from="bitcast_ln14_164" to="mult_54" fromId="1709" toId="1746">
</dataflow>
<dataflow id="6252" from="tmp_77" to="mult_55" fromId="1408" toId="1747">
</dataflow>
<dataflow id="6253" from="bitcast_ln14_167" to="mult_55" fromId="1711" toId="1747">
</dataflow>
<dataflow id="6254" from="tmp_79" to="mult_56" fromId="1417" toId="1748">
</dataflow>
<dataflow id="6255" from="bitcast_ln14_170" to="mult_56" fromId="1730" toId="1748">
</dataflow>
<dataflow id="6256" from="tmp_81" to="mult_57" fromId="1426" toId="1749">
</dataflow>
<dataflow id="6257" from="bitcast_ln14_173" to="mult_57" fromId="1732" toId="1749">
</dataflow>
<dataflow id="6258" from="tmp_84" to="bitcast_ln14_176" fromId="980" toId="1750">
</dataflow>
<dataflow id="6259" from="tmp_83" to="mult_58" fromId="1472" toId="1751">
</dataflow>
<dataflow id="6260" from="bitcast_ln14_176" to="mult_58" fromId="1750" toId="1751">
</dataflow>
<dataflow id="6261" from="tmp_86" to="bitcast_ln14_179" fromId="981" toId="1752">
</dataflow>
<dataflow id="6262" from="tmp_85" to="mult_59" fromId="1481" toId="1753">
</dataflow>
<dataflow id="6263" from="bitcast_ln14_179" to="mult_59" fromId="1752" toId="1753">
</dataflow>
<dataflow id="6264" from="sum_2" to="sum_3" fromId="1734" toId="1754">
</dataflow>
<dataflow id="6265" from="mult_3" to="sum_3" fromId="985" toId="1754">
</dataflow>
<dataflow id="6266" from="zext_ln14_15_read" to="zext_ln14_102" fromId="470" toId="1755">
</dataflow>
<dataflow id="6267" from="m1_0_load_31_read" to="lshr_ln14_62" fromId="407" toId="1756">
</dataflow>
<dataflow id="6268" from="zext_ln14_102" to="lshr_ln14_62" fromId="1755" toId="1756">
</dataflow>
<dataflow id="6269" from="lshr_ln14_62" to="trunc_ln14_78" fromId="1756" toId="1757">
</dataflow>
<dataflow id="6270" from="tmp_71" to="mult_52" fromId="1346" toId="1758">
</dataflow>
<dataflow id="6271" from="bitcast_ln14_158" to="mult_52" fromId="1686" toId="1758">
</dataflow>
<dataflow id="6272" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1759">
</dataflow>
<dataflow id="6273" from="mult_52" to="specfucore_ln6" fromId="1758" toId="1759">
</dataflow>
<dataflow id="6274" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1759">
</dataflow>
<dataflow id="6275" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1759">
</dataflow>
<dataflow id="6276" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1759">
</dataflow>
<dataflow id="6277" from="tmp_73" to="mult_53" fromId="1390" toId="1760">
</dataflow>
<dataflow id="6278" from="bitcast_ln14_161" to="mult_53" fromId="1688" toId="1760">
</dataflow>
<dataflow id="6279" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1761">
</dataflow>
<dataflow id="6280" from="mult_53" to="specfucore_ln6" fromId="1760" toId="1761">
</dataflow>
<dataflow id="6281" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1761">
</dataflow>
<dataflow id="6282" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1761">
</dataflow>
<dataflow id="6283" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1761">
</dataflow>
<dataflow id="6284" from="tmp_75" to="mult_54" fromId="1399" toId="1762">
</dataflow>
<dataflow id="6285" from="bitcast_ln14_164" to="mult_54" fromId="1709" toId="1762">
</dataflow>
<dataflow id="6286" from="tmp_77" to="mult_55" fromId="1408" toId="1763">
</dataflow>
<dataflow id="6287" from="bitcast_ln14_167" to="mult_55" fromId="1711" toId="1763">
</dataflow>
<dataflow id="6288" from="tmp_79" to="mult_56" fromId="1417" toId="1764">
</dataflow>
<dataflow id="6289" from="bitcast_ln14_170" to="mult_56" fromId="1730" toId="1764">
</dataflow>
<dataflow id="6290" from="tmp_81" to="mult_57" fromId="1426" toId="1765">
</dataflow>
<dataflow id="6291" from="bitcast_ln14_173" to="mult_57" fromId="1732" toId="1765">
</dataflow>
<dataflow id="6292" from="tmp_83" to="mult_58" fromId="1472" toId="1766">
</dataflow>
<dataflow id="6293" from="bitcast_ln14_176" to="mult_58" fromId="1750" toId="1766">
</dataflow>
<dataflow id="6294" from="tmp_85" to="mult_59" fromId="1481" toId="1767">
</dataflow>
<dataflow id="6295" from="bitcast_ln14_179" to="mult_59" fromId="1752" toId="1767">
</dataflow>
<dataflow id="6296" from="tmp_88" to="bitcast_ln14_182" fromId="1051" toId="1768">
</dataflow>
<dataflow id="6297" from="tmp_87" to="mult_60" fromId="1490" toId="1769">
</dataflow>
<dataflow id="6298" from="bitcast_ln14_182" to="mult_60" fromId="1768" toId="1769">
</dataflow>
<dataflow id="6299" from="tmp_90" to="bitcast_ln14_185" fromId="1052" toId="1770">
</dataflow>
<dataflow id="6300" from="tmp_89" to="mult_61" fromId="1499" toId="1771">
</dataflow>
<dataflow id="6301" from="bitcast_ln14_185" to="mult_61" fromId="1770" toId="1771">
</dataflow>
<dataflow id="6302" from="sum_2" to="sum_3" fromId="1734" toId="1772">
</dataflow>
<dataflow id="6303" from="mult_3" to="sum_3" fromId="985" toId="1772">
</dataflow>
<dataflow id="6304" from="trunc_ln14_78" to="bitcast_ln14_93" fromId="1757" toId="1773">
</dataflow>
<dataflow id="6305" from="zext_ln14_15_read" to="zext_ln14_103" fromId="470" toId="1774">
</dataflow>
<dataflow id="6306" from="m1_1_load_31_read" to="lshr_ln14_63" fromId="406" toId="1775">
</dataflow>
<dataflow id="6307" from="zext_ln14_103" to="lshr_ln14_63" fromId="1774" toId="1775">
</dataflow>
<dataflow id="6308" from="lshr_ln14_63" to="trunc_ln14_79" fromId="1775" toId="1776">
</dataflow>
<dataflow id="6309" from="trunc_ln14_79" to="bitcast_ln14_94" fromId="1776" toId="1777">
</dataflow>
<dataflow id="6310" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_45" fromId="3904" toId="1778">
</dataflow>
<dataflow id="6311" from="bitcast_ln14_93" to="tmp_45" fromId="1773" toId="1778">
</dataflow>
<dataflow id="6312" from="bitcast_ln14_94" to="tmp_45" fromId="1777" toId="1778">
</dataflow>
<dataflow id="6313" from="tmp_260_read" to="tmp_45" fromId="468" toId="1778">
</dataflow>
<dataflow id="6314" from="and_ln14_6" to="zext_ln14_105" fromId="1526" toId="1779">
</dataflow>
<dataflow id="6315" from="m2_0_load_31" to="lshr_ln14_64" fromId="1621" toId="1780">
</dataflow>
<dataflow id="6316" from="zext_ln14_105" to="lshr_ln14_64" fromId="1779" toId="1780">
</dataflow>
<dataflow id="6317" from="lshr_ln14_64" to="trunc_ln14_80" fromId="1780" toId="1781">
</dataflow>
<dataflow id="6318" from="tmp_75" to="mult_54" fromId="1399" toId="1782">
</dataflow>
<dataflow id="6319" from="bitcast_ln14_164" to="mult_54" fromId="1709" toId="1782">
</dataflow>
<dataflow id="6320" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1783">
</dataflow>
<dataflow id="6321" from="mult_54" to="specfucore_ln6" fromId="1782" toId="1783">
</dataflow>
<dataflow id="6322" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1783">
</dataflow>
<dataflow id="6323" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1783">
</dataflow>
<dataflow id="6324" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1783">
</dataflow>
<dataflow id="6325" from="tmp_77" to="mult_55" fromId="1408" toId="1784">
</dataflow>
<dataflow id="6326" from="bitcast_ln14_167" to="mult_55" fromId="1711" toId="1784">
</dataflow>
<dataflow id="6327" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1785">
</dataflow>
<dataflow id="6328" from="mult_55" to="specfucore_ln6" fromId="1784" toId="1785">
</dataflow>
<dataflow id="6329" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1785">
</dataflow>
<dataflow id="6330" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1785">
</dataflow>
<dataflow id="6331" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1785">
</dataflow>
<dataflow id="6332" from="tmp_79" to="mult_56" fromId="1417" toId="1786">
</dataflow>
<dataflow id="6333" from="bitcast_ln14_170" to="mult_56" fromId="1730" toId="1786">
</dataflow>
<dataflow id="6334" from="tmp_81" to="mult_57" fromId="1426" toId="1787">
</dataflow>
<dataflow id="6335" from="bitcast_ln14_173" to="mult_57" fromId="1732" toId="1787">
</dataflow>
<dataflow id="6336" from="tmp_83" to="mult_58" fromId="1472" toId="1788">
</dataflow>
<dataflow id="6337" from="bitcast_ln14_176" to="mult_58" fromId="1750" toId="1788">
</dataflow>
<dataflow id="6338" from="tmp_85" to="mult_59" fromId="1481" toId="1789">
</dataflow>
<dataflow id="6339" from="bitcast_ln14_179" to="mult_59" fromId="1752" toId="1789">
</dataflow>
<dataflow id="6340" from="tmp_87" to="mult_60" fromId="1490" toId="1790">
</dataflow>
<dataflow id="6341" from="bitcast_ln14_182" to="mult_60" fromId="1768" toId="1790">
</dataflow>
<dataflow id="6342" from="tmp_89" to="mult_61" fromId="1499" toId="1791">
</dataflow>
<dataflow id="6343" from="bitcast_ln14_185" to="mult_61" fromId="1770" toId="1791">
</dataflow>
<dataflow id="6344" from="tmp_92" to="bitcast_ln14_188" fromId="1129" toId="1792">
</dataflow>
<dataflow id="6345" from="tmp_91" to="mult_62" fromId="1546" toId="1793">
</dataflow>
<dataflow id="6346" from="bitcast_ln14_188" to="mult_62" fromId="1792" toId="1793">
</dataflow>
<dataflow id="6347" from="trunc_ln14_161" to="bitcast_ln14_191" fromId="1558" toId="1794">
</dataflow>
<dataflow id="6348" from="tmp_93" to="mult_63" fromId="1555" toId="1795">
</dataflow>
<dataflow id="6349" from="bitcast_ln14_191" to="mult_63" fromId="1794" toId="1795">
</dataflow>
<dataflow id="6350" from="sum_2" to="sum_3" fromId="1734" toId="1796">
</dataflow>
<dataflow id="6351" from="mult_3" to="sum_3" fromId="985" toId="1796">
</dataflow>
<dataflow id="6352" from="trunc_ln14_80" to="bitcast_ln14_95" fromId="1781" toId="1797">
</dataflow>
<dataflow id="6353" from="tmp_45" to="mult_31" fromId="1778" toId="1798">
</dataflow>
<dataflow id="6354" from="bitcast_ln14_95" to="mult_31" fromId="1797" toId="1798">
</dataflow>
<dataflow id="6355" from="tmp_79" to="mult_56" fromId="1417" toId="1799">
</dataflow>
<dataflow id="6356" from="bitcast_ln14_170" to="mult_56" fromId="1730" toId="1799">
</dataflow>
<dataflow id="6357" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1800">
</dataflow>
<dataflow id="6358" from="mult_56" to="specfucore_ln6" fromId="1799" toId="1800">
</dataflow>
<dataflow id="6359" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1800">
</dataflow>
<dataflow id="6360" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1800">
</dataflow>
<dataflow id="6361" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1800">
</dataflow>
<dataflow id="6362" from="tmp_81" to="mult_57" fromId="1426" toId="1801">
</dataflow>
<dataflow id="6363" from="bitcast_ln14_173" to="mult_57" fromId="1732" toId="1801">
</dataflow>
<dataflow id="6364" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1802">
</dataflow>
<dataflow id="6365" from="mult_57" to="specfucore_ln6" fromId="1801" toId="1802">
</dataflow>
<dataflow id="6366" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1802">
</dataflow>
<dataflow id="6367" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1802">
</dataflow>
<dataflow id="6368" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1802">
</dataflow>
<dataflow id="6369" from="tmp_83" to="mult_58" fromId="1472" toId="1803">
</dataflow>
<dataflow id="6370" from="bitcast_ln14_176" to="mult_58" fromId="1750" toId="1803">
</dataflow>
<dataflow id="6371" from="tmp_85" to="mult_59" fromId="1481" toId="1804">
</dataflow>
<dataflow id="6372" from="bitcast_ln14_179" to="mult_59" fromId="1752" toId="1804">
</dataflow>
<dataflow id="6373" from="tmp_87" to="mult_60" fromId="1490" toId="1805">
</dataflow>
<dataflow id="6374" from="bitcast_ln14_182" to="mult_60" fromId="1768" toId="1805">
</dataflow>
<dataflow id="6375" from="tmp_89" to="mult_61" fromId="1499" toId="1806">
</dataflow>
<dataflow id="6376" from="bitcast_ln14_185" to="mult_61" fromId="1770" toId="1806">
</dataflow>
<dataflow id="6377" from="tmp_91" to="mult_62" fromId="1546" toId="1807">
</dataflow>
<dataflow id="6378" from="bitcast_ln14_188" to="mult_62" fromId="1792" toId="1807">
</dataflow>
<dataflow id="6379" from="tmp_93" to="mult_63" fromId="1555" toId="1808">
</dataflow>
<dataflow id="6380" from="bitcast_ln14_191" to="mult_63" fromId="1794" toId="1808">
</dataflow>
<dataflow id="6381" from="sum_2" to="sum_3" fromId="1734" toId="1809">
</dataflow>
<dataflow id="6382" from="mult_3" to="sum_3" fromId="985" toId="1809">
</dataflow>
<dataflow id="6383" from="tmp_45" to="mult_31" fromId="1778" toId="1810">
</dataflow>
<dataflow id="6384" from="bitcast_ln14_95" to="mult_31" fromId="1797" toId="1810">
</dataflow>
<dataflow id="6385" from="tmp_83" to="mult_58" fromId="1472" toId="1811">
</dataflow>
<dataflow id="6386" from="bitcast_ln14_176" to="mult_58" fromId="1750" toId="1811">
</dataflow>
<dataflow id="6387" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1812">
</dataflow>
<dataflow id="6388" from="mult_58" to="specfucore_ln6" fromId="1811" toId="1812">
</dataflow>
<dataflow id="6389" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1812">
</dataflow>
<dataflow id="6390" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1812">
</dataflow>
<dataflow id="6391" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1812">
</dataflow>
<dataflow id="6392" from="tmp_85" to="mult_59" fromId="1481" toId="1813">
</dataflow>
<dataflow id="6393" from="bitcast_ln14_179" to="mult_59" fromId="1752" toId="1813">
</dataflow>
<dataflow id="6394" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1814">
</dataflow>
<dataflow id="6395" from="mult_59" to="specfucore_ln6" fromId="1813" toId="1814">
</dataflow>
<dataflow id="6396" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1814">
</dataflow>
<dataflow id="6397" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1814">
</dataflow>
<dataflow id="6398" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1814">
</dataflow>
<dataflow id="6399" from="tmp_87" to="mult_60" fromId="1490" toId="1815">
</dataflow>
<dataflow id="6400" from="bitcast_ln14_182" to="mult_60" fromId="1768" toId="1815">
</dataflow>
<dataflow id="6401" from="tmp_89" to="mult_61" fromId="1499" toId="1816">
</dataflow>
<dataflow id="6402" from="bitcast_ln14_185" to="mult_61" fromId="1770" toId="1816">
</dataflow>
<dataflow id="6403" from="tmp_91" to="mult_62" fromId="1546" toId="1817">
</dataflow>
<dataflow id="6404" from="bitcast_ln14_188" to="mult_62" fromId="1792" toId="1817">
</dataflow>
<dataflow id="6405" from="tmp_93" to="mult_63" fromId="1555" toId="1818">
</dataflow>
<dataflow id="6406" from="bitcast_ln14_191" to="mult_63" fromId="1794" toId="1818">
</dataflow>
<dataflow id="6407" from="sum_2" to="sum_3" fromId="1734" toId="1819">
</dataflow>
<dataflow id="6408" from="mult_3" to="sum_3" fromId="985" toId="1819">
</dataflow>
<dataflow id="6409" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1820">
</dataflow>
<dataflow id="6410" from="sum_3" to="specfucore_ln11" fromId="1819" toId="1820">
</dataflow>
<dataflow id="6411" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1820">
</dataflow>
<dataflow id="6412" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1820">
</dataflow>
<dataflow id="6413" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1820">
</dataflow>
<dataflow id="6414" from="tmp_45" to="mult_31" fromId="1778" toId="1821">
</dataflow>
<dataflow id="6415" from="bitcast_ln14_95" to="mult_31" fromId="1797" toId="1821">
</dataflow>
<dataflow id="6416" from="tmp_87" to="mult_60" fromId="1490" toId="1822">
</dataflow>
<dataflow id="6417" from="bitcast_ln14_182" to="mult_60" fromId="1768" toId="1822">
</dataflow>
<dataflow id="6418" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1823">
</dataflow>
<dataflow id="6419" from="mult_60" to="specfucore_ln6" fromId="1822" toId="1823">
</dataflow>
<dataflow id="6420" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1823">
</dataflow>
<dataflow id="6421" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1823">
</dataflow>
<dataflow id="6422" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1823">
</dataflow>
<dataflow id="6423" from="tmp_89" to="mult_61" fromId="1499" toId="1824">
</dataflow>
<dataflow id="6424" from="bitcast_ln14_185" to="mult_61" fromId="1770" toId="1824">
</dataflow>
<dataflow id="6425" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1825">
</dataflow>
<dataflow id="6426" from="mult_61" to="specfucore_ln6" fromId="1824" toId="1825">
</dataflow>
<dataflow id="6427" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1825">
</dataflow>
<dataflow id="6428" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1825">
</dataflow>
<dataflow id="6429" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1825">
</dataflow>
<dataflow id="6430" from="tmp_91" to="mult_62" fromId="1546" toId="1826">
</dataflow>
<dataflow id="6431" from="bitcast_ln14_188" to="mult_62" fromId="1792" toId="1826">
</dataflow>
<dataflow id="6432" from="tmp_93" to="mult_63" fromId="1555" toId="1827">
</dataflow>
<dataflow id="6433" from="bitcast_ln14_191" to="mult_63" fromId="1794" toId="1827">
</dataflow>
<dataflow id="6434" from="sum_3" to="sum_4" fromId="1819" toId="1828">
</dataflow>
<dataflow id="6435" from="mult_4" to="sum_4" fromId="1054" toId="1828">
</dataflow>
<dataflow id="6436" from="tmp_45" to="mult_31" fromId="1778" toId="1829">
</dataflow>
<dataflow id="6437" from="bitcast_ln14_95" to="mult_31" fromId="1797" toId="1829">
</dataflow>
<dataflow id="6438" from="tmp_91" to="mult_62" fromId="1546" toId="1830">
</dataflow>
<dataflow id="6439" from="bitcast_ln14_188" to="mult_62" fromId="1792" toId="1830">
</dataflow>
<dataflow id="6440" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1831">
</dataflow>
<dataflow id="6441" from="mult_62" to="specfucore_ln6" fromId="1830" toId="1831">
</dataflow>
<dataflow id="6442" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1831">
</dataflow>
<dataflow id="6443" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1831">
</dataflow>
<dataflow id="6444" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1831">
</dataflow>
<dataflow id="6445" from="tmp_93" to="mult_63" fromId="1555" toId="1832">
</dataflow>
<dataflow id="6446" from="bitcast_ln14_191" to="mult_63" fromId="1794" toId="1832">
</dataflow>
<dataflow id="6447" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1833">
</dataflow>
<dataflow id="6448" from="mult_63" to="specfucore_ln6" fromId="1832" toId="1833">
</dataflow>
<dataflow id="6449" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1833">
</dataflow>
<dataflow id="6450" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1833">
</dataflow>
<dataflow id="6451" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1833">
</dataflow>
<dataflow id="6452" from="sum_3" to="sum_4" fromId="1819" toId="1834">
</dataflow>
<dataflow id="6453" from="mult_4" to="sum_4" fromId="1054" toId="1834">
</dataflow>
<dataflow id="6454" from="tmp_45" to="mult_31" fromId="1778" toId="1835">
</dataflow>
<dataflow id="6455" from="bitcast_ln14_95" to="mult_31" fromId="1797" toId="1835">
</dataflow>
<dataflow id="6456" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="4607" toId="1836">
</dataflow>
<dataflow id="6457" from="mult_31" to="specfucore_ln6" fromId="1835" toId="1836">
</dataflow>
<dataflow id="6458" from="StgValue_4610" to="specfucore_ln6" fromId="4610" toId="1836">
</dataflow>
<dataflow id="6459" from="StgValue_4612" to="specfucore_ln6" fromId="4612" toId="1836">
</dataflow>
<dataflow id="6460" from="StgValue_4614" to="specfucore_ln6" fromId="4614" toId="1836">
</dataflow>
<dataflow id="6461" from="sum_3" to="sum_4" fromId="1819" toId="1837">
</dataflow>
<dataflow id="6462" from="mult_4" to="sum_4" fromId="1054" toId="1837">
</dataflow>
<dataflow id="6463" from="sum_3" to="sum_4" fromId="1819" toId="1838">
</dataflow>
<dataflow id="6464" from="mult_4" to="sum_4" fromId="1054" toId="1838">
</dataflow>
<dataflow id="6465" from="sum_3" to="sum_4" fromId="1819" toId="1839">
</dataflow>
<dataflow id="6466" from="mult_4" to="sum_4" fromId="1054" toId="1839">
</dataflow>
<dataflow id="6467" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1840">
</dataflow>
<dataflow id="6468" from="sum_4" to="specfucore_ln11" fromId="1839" toId="1840">
</dataflow>
<dataflow id="6469" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1840">
</dataflow>
<dataflow id="6470" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1840">
</dataflow>
<dataflow id="6471" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1840">
</dataflow>
<dataflow id="6472" from="sum_4" to="sum_5" fromId="1839" toId="1841">
</dataflow>
<dataflow id="6473" from="mult_5" to="sum_5" fromId="1056" toId="1841">
</dataflow>
<dataflow id="6474" from="sum_4" to="sum_5" fromId="1839" toId="1842">
</dataflow>
<dataflow id="6475" from="mult_5" to="sum_5" fromId="1056" toId="1842">
</dataflow>
<dataflow id="6476" from="sum_4" to="sum_5" fromId="1839" toId="1843">
</dataflow>
<dataflow id="6477" from="mult_5" to="sum_5" fromId="1056" toId="1843">
</dataflow>
<dataflow id="6478" from="sum_4" to="sum_5" fromId="1839" toId="1844">
</dataflow>
<dataflow id="6479" from="mult_5" to="sum_5" fromId="1056" toId="1844">
</dataflow>
<dataflow id="6480" from="sum_4" to="sum_5" fromId="1839" toId="1845">
</dataflow>
<dataflow id="6481" from="mult_5" to="sum_5" fromId="1056" toId="1845">
</dataflow>
<dataflow id="6482" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1846">
</dataflow>
<dataflow id="6483" from="sum_5" to="specfucore_ln11" fromId="1845" toId="1846">
</dataflow>
<dataflow id="6484" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1846">
</dataflow>
<dataflow id="6485" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1846">
</dataflow>
<dataflow id="6486" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1846">
</dataflow>
<dataflow id="6487" from="sum_5" to="sum_6" fromId="1845" toId="1847">
</dataflow>
<dataflow id="6488" from="mult_6" to="sum_6" fromId="1131" toId="1847">
</dataflow>
<dataflow id="6489" from="sum_5" to="sum_6" fromId="1845" toId="1848">
</dataflow>
<dataflow id="6490" from="mult_6" to="sum_6" fromId="1131" toId="1848">
</dataflow>
<dataflow id="6491" from="sum_5" to="sum_6" fromId="1845" toId="1849">
</dataflow>
<dataflow id="6492" from="mult_6" to="sum_6" fromId="1131" toId="1849">
</dataflow>
<dataflow id="6493" from="sum_5" to="sum_6" fromId="1845" toId="1850">
</dataflow>
<dataflow id="6494" from="mult_6" to="sum_6" fromId="1131" toId="1850">
</dataflow>
<dataflow id="6495" from="sum_5" to="sum_6" fromId="1845" toId="1851">
</dataflow>
<dataflow id="6496" from="mult_6" to="sum_6" fromId="1131" toId="1851">
</dataflow>
<dataflow id="6497" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1852">
</dataflow>
<dataflow id="6498" from="sum_6" to="specfucore_ln11" fromId="1851" toId="1852">
</dataflow>
<dataflow id="6499" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1852">
</dataflow>
<dataflow id="6500" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1852">
</dataflow>
<dataflow id="6501" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1852">
</dataflow>
<dataflow id="6502" from="sum_6" to="sum_7" fromId="1851" toId="1853">
</dataflow>
<dataflow id="6503" from="mult_7" to="sum_7" fromId="1133" toId="1853">
</dataflow>
<dataflow id="6504" from="sum_6" to="sum_7" fromId="1851" toId="1854">
</dataflow>
<dataflow id="6505" from="mult_7" to="sum_7" fromId="1133" toId="1854">
</dataflow>
<dataflow id="6506" from="sum_6" to="sum_7" fromId="1851" toId="1855">
</dataflow>
<dataflow id="6507" from="mult_7" to="sum_7" fromId="1133" toId="1855">
</dataflow>
<dataflow id="6508" from="sum_6" to="sum_7" fromId="1851" toId="1856">
</dataflow>
<dataflow id="6509" from="mult_7" to="sum_7" fromId="1133" toId="1856">
</dataflow>
<dataflow id="6510" from="sum_6" to="sum_7" fromId="1851" toId="1857">
</dataflow>
<dataflow id="6511" from="mult_7" to="sum_7" fromId="1133" toId="1857">
</dataflow>
<dataflow id="6512" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1858">
</dataflow>
<dataflow id="6513" from="sum_7" to="specfucore_ln11" fromId="1857" toId="1858">
</dataflow>
<dataflow id="6514" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1858">
</dataflow>
<dataflow id="6515" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1858">
</dataflow>
<dataflow id="6516" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1858">
</dataflow>
<dataflow id="6517" from="sum_7" to="sum_8" fromId="1857" toId="1859">
</dataflow>
<dataflow id="6518" from="mult_8" to="sum_8" fromId="1206" toId="1859">
</dataflow>
<dataflow id="6519" from="sum_7" to="sum_8" fromId="1857" toId="1860">
</dataflow>
<dataflow id="6520" from="mult_8" to="sum_8" fromId="1206" toId="1860">
</dataflow>
<dataflow id="6521" from="sum_7" to="sum_8" fromId="1857" toId="1861">
</dataflow>
<dataflow id="6522" from="mult_8" to="sum_8" fromId="1206" toId="1861">
</dataflow>
<dataflow id="6523" from="sum_7" to="sum_8" fromId="1857" toId="1862">
</dataflow>
<dataflow id="6524" from="mult_8" to="sum_8" fromId="1206" toId="1862">
</dataflow>
<dataflow id="6525" from="sum_7" to="sum_8" fromId="1857" toId="1863">
</dataflow>
<dataflow id="6526" from="mult_8" to="sum_8" fromId="1206" toId="1863">
</dataflow>
<dataflow id="6527" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1864">
</dataflow>
<dataflow id="6528" from="sum_8" to="specfucore_ln11" fromId="1863" toId="1864">
</dataflow>
<dataflow id="6529" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1864">
</dataflow>
<dataflow id="6530" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1864">
</dataflow>
<dataflow id="6531" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1864">
</dataflow>
<dataflow id="6532" from="sum_8" to="sum_9" fromId="1863" toId="1865">
</dataflow>
<dataflow id="6533" from="mult_9" to="sum_9" fromId="1208" toId="1865">
</dataflow>
<dataflow id="6534" from="sum_8" to="sum_9" fromId="1863" toId="1866">
</dataflow>
<dataflow id="6535" from="mult_9" to="sum_9" fromId="1208" toId="1866">
</dataflow>
<dataflow id="6536" from="sum_8" to="sum_9" fromId="1863" toId="1867">
</dataflow>
<dataflow id="6537" from="mult_9" to="sum_9" fromId="1208" toId="1867">
</dataflow>
<dataflow id="6538" from="sum_8" to="sum_9" fromId="1863" toId="1868">
</dataflow>
<dataflow id="6539" from="mult_9" to="sum_9" fromId="1208" toId="1868">
</dataflow>
<dataflow id="6540" from="sum_8" to="sum_9" fromId="1863" toId="1869">
</dataflow>
<dataflow id="6541" from="mult_9" to="sum_9" fromId="1208" toId="1869">
</dataflow>
<dataflow id="6542" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1870">
</dataflow>
<dataflow id="6543" from="sum_9" to="specfucore_ln11" fromId="1869" toId="1870">
</dataflow>
<dataflow id="6544" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1870">
</dataflow>
<dataflow id="6545" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1870">
</dataflow>
<dataflow id="6546" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1870">
</dataflow>
<dataflow id="6547" from="sum_9" to="sum_10" fromId="1869" toId="1871">
</dataflow>
<dataflow id="6548" from="mult_10" to="sum_10" fromId="1280" toId="1871">
</dataflow>
<dataflow id="6549" from="sum_9" to="sum_10" fromId="1869" toId="1872">
</dataflow>
<dataflow id="6550" from="mult_10" to="sum_10" fromId="1280" toId="1872">
</dataflow>
<dataflow id="6551" from="sum_9" to="sum_10" fromId="1869" toId="1873">
</dataflow>
<dataflow id="6552" from="mult_10" to="sum_10" fromId="1280" toId="1873">
</dataflow>
<dataflow id="6553" from="sum_9" to="sum_10" fromId="1869" toId="1874">
</dataflow>
<dataflow id="6554" from="mult_10" to="sum_10" fromId="1280" toId="1874">
</dataflow>
<dataflow id="6555" from="sum_9" to="sum_10" fromId="1869" toId="1875">
</dataflow>
<dataflow id="6556" from="mult_10" to="sum_10" fromId="1280" toId="1875">
</dataflow>
<dataflow id="6557" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1876">
</dataflow>
<dataflow id="6558" from="sum_10" to="specfucore_ln11" fromId="1875" toId="1876">
</dataflow>
<dataflow id="6559" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1876">
</dataflow>
<dataflow id="6560" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1876">
</dataflow>
<dataflow id="6561" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1876">
</dataflow>
<dataflow id="6562" from="sum_10" to="sum_11" fromId="1875" toId="1877">
</dataflow>
<dataflow id="6563" from="mult_11" to="sum_11" fromId="1282" toId="1877">
</dataflow>
<dataflow id="6564" from="sum_10" to="sum_11" fromId="1875" toId="1878">
</dataflow>
<dataflow id="6565" from="mult_11" to="sum_11" fromId="1282" toId="1878">
</dataflow>
<dataflow id="6566" from="sum_10" to="sum_11" fromId="1875" toId="1879">
</dataflow>
<dataflow id="6567" from="mult_11" to="sum_11" fromId="1282" toId="1879">
</dataflow>
<dataflow id="6568" from="sum_10" to="sum_11" fromId="1875" toId="1880">
</dataflow>
<dataflow id="6569" from="mult_11" to="sum_11" fromId="1282" toId="1880">
</dataflow>
<dataflow id="6570" from="sum_10" to="sum_11" fromId="1875" toId="1881">
</dataflow>
<dataflow id="6571" from="mult_11" to="sum_11" fromId="1282" toId="1881">
</dataflow>
<dataflow id="6572" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1882">
</dataflow>
<dataflow id="6573" from="sum_11" to="specfucore_ln11" fromId="1881" toId="1882">
</dataflow>
<dataflow id="6574" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1882">
</dataflow>
<dataflow id="6575" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1882">
</dataflow>
<dataflow id="6576" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1882">
</dataflow>
<dataflow id="6577" from="sum_11" to="sum_12" fromId="1881" toId="1883">
</dataflow>
<dataflow id="6578" from="mult_12" to="sum_12" fromId="1351" toId="1883">
</dataflow>
<dataflow id="6579" from="sum_11" to="sum_12" fromId="1881" toId="1884">
</dataflow>
<dataflow id="6580" from="mult_12" to="sum_12" fromId="1351" toId="1884">
</dataflow>
<dataflow id="6581" from="sum_11" to="sum_12" fromId="1881" toId="1885">
</dataflow>
<dataflow id="6582" from="mult_12" to="sum_12" fromId="1351" toId="1885">
</dataflow>
<dataflow id="6583" from="sum_11" to="sum_12" fromId="1881" toId="1886">
</dataflow>
<dataflow id="6584" from="mult_12" to="sum_12" fromId="1351" toId="1886">
</dataflow>
<dataflow id="6585" from="sum_11" to="sum_12" fromId="1881" toId="1887">
</dataflow>
<dataflow id="6586" from="mult_12" to="sum_12" fromId="1351" toId="1887">
</dataflow>
<dataflow id="6587" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1888">
</dataflow>
<dataflow id="6588" from="sum_12" to="specfucore_ln11" fromId="1887" toId="1888">
</dataflow>
<dataflow id="6589" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1888">
</dataflow>
<dataflow id="6590" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1888">
</dataflow>
<dataflow id="6591" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1888">
</dataflow>
<dataflow id="6592" from="sum_12" to="sum_13" fromId="1887" toId="1889">
</dataflow>
<dataflow id="6593" from="mult_13" to="sum_13" fromId="1353" toId="1889">
</dataflow>
<dataflow id="6594" from="sum_12" to="sum_13" fromId="1887" toId="1890">
</dataflow>
<dataflow id="6595" from="mult_13" to="sum_13" fromId="1353" toId="1890">
</dataflow>
<dataflow id="6596" from="sum_12" to="sum_13" fromId="1887" toId="1891">
</dataflow>
<dataflow id="6597" from="mult_13" to="sum_13" fromId="1353" toId="1891">
</dataflow>
<dataflow id="6598" from="sum_12" to="sum_13" fromId="1887" toId="1892">
</dataflow>
<dataflow id="6599" from="mult_13" to="sum_13" fromId="1353" toId="1892">
</dataflow>
<dataflow id="6600" from="sum_12" to="sum_13" fromId="1887" toId="1893">
</dataflow>
<dataflow id="6601" from="mult_13" to="sum_13" fromId="1353" toId="1893">
</dataflow>
<dataflow id="6602" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1894">
</dataflow>
<dataflow id="6603" from="sum_13" to="specfucore_ln11" fromId="1893" toId="1894">
</dataflow>
<dataflow id="6604" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1894">
</dataflow>
<dataflow id="6605" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1894">
</dataflow>
<dataflow id="6606" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1894">
</dataflow>
<dataflow id="6607" from="sum_13" to="sum_14" fromId="1893" toId="1895">
</dataflow>
<dataflow id="6608" from="mult_14" to="sum_14" fromId="1428" toId="1895">
</dataflow>
<dataflow id="6609" from="sum_13" to="sum_14" fromId="1893" toId="1896">
</dataflow>
<dataflow id="6610" from="mult_14" to="sum_14" fromId="1428" toId="1896">
</dataflow>
<dataflow id="6611" from="sum_13" to="sum_14" fromId="1893" toId="1897">
</dataflow>
<dataflow id="6612" from="mult_14" to="sum_14" fromId="1428" toId="1897">
</dataflow>
<dataflow id="6613" from="sum_13" to="sum_14" fromId="1893" toId="1898">
</dataflow>
<dataflow id="6614" from="mult_14" to="sum_14" fromId="1428" toId="1898">
</dataflow>
<dataflow id="6615" from="sum_13" to="sum_14" fromId="1893" toId="1899">
</dataflow>
<dataflow id="6616" from="mult_14" to="sum_14" fromId="1428" toId="1899">
</dataflow>
<dataflow id="6617" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1900">
</dataflow>
<dataflow id="6618" from="sum_14" to="specfucore_ln11" fromId="1899" toId="1900">
</dataflow>
<dataflow id="6619" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1900">
</dataflow>
<dataflow id="6620" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1900">
</dataflow>
<dataflow id="6621" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1900">
</dataflow>
<dataflow id="6622" from="sum_14" to="sum_15" fromId="1899" toId="1901">
</dataflow>
<dataflow id="6623" from="mult_15" to="sum_15" fromId="1430" toId="1901">
</dataflow>
<dataflow id="6624" from="sum_14" to="sum_15" fromId="1899" toId="1902">
</dataflow>
<dataflow id="6625" from="mult_15" to="sum_15" fromId="1430" toId="1902">
</dataflow>
<dataflow id="6626" from="sum_14" to="sum_15" fromId="1899" toId="1903">
</dataflow>
<dataflow id="6627" from="mult_15" to="sum_15" fromId="1430" toId="1903">
</dataflow>
<dataflow id="6628" from="sum_14" to="sum_15" fromId="1899" toId="1904">
</dataflow>
<dataflow id="6629" from="mult_15" to="sum_15" fromId="1430" toId="1904">
</dataflow>
<dataflow id="6630" from="sum_14" to="sum_15" fromId="1899" toId="1905">
</dataflow>
<dataflow id="6631" from="mult_15" to="sum_15" fromId="1430" toId="1905">
</dataflow>
<dataflow id="6632" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1906">
</dataflow>
<dataflow id="6633" from="sum_15" to="specfucore_ln11" fromId="1905" toId="1906">
</dataflow>
<dataflow id="6634" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1906">
</dataflow>
<dataflow id="6635" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1906">
</dataflow>
<dataflow id="6636" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1906">
</dataflow>
<dataflow id="6637" from="sum_15" to="sum_16" fromId="1905" toId="1907">
</dataflow>
<dataflow id="6638" from="mult_16" to="sum_16" fromId="1504" toId="1907">
</dataflow>
<dataflow id="6639" from="sum_15" to="sum_16" fromId="1905" toId="1908">
</dataflow>
<dataflow id="6640" from="mult_16" to="sum_16" fromId="1504" toId="1908">
</dataflow>
<dataflow id="6641" from="sum_15" to="sum_16" fromId="1905" toId="1909">
</dataflow>
<dataflow id="6642" from="mult_16" to="sum_16" fromId="1504" toId="1909">
</dataflow>
<dataflow id="6643" from="sum_15" to="sum_16" fromId="1905" toId="1910">
</dataflow>
<dataflow id="6644" from="mult_16" to="sum_16" fromId="1504" toId="1910">
</dataflow>
<dataflow id="6645" from="sum_15" to="sum_16" fromId="1905" toId="1911">
</dataflow>
<dataflow id="6646" from="mult_16" to="sum_16" fromId="1504" toId="1911">
</dataflow>
<dataflow id="6647" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1912">
</dataflow>
<dataflow id="6648" from="sum_16" to="specfucore_ln11" fromId="1911" toId="1912">
</dataflow>
<dataflow id="6649" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1912">
</dataflow>
<dataflow id="6650" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1912">
</dataflow>
<dataflow id="6651" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1912">
</dataflow>
<dataflow id="6652" from="sum_16" to="sum_17" fromId="1911" toId="1913">
</dataflow>
<dataflow id="6653" from="mult_17" to="sum_17" fromId="1506" toId="1913">
</dataflow>
<dataflow id="6654" from="sum_16" to="sum_17" fromId="1911" toId="1914">
</dataflow>
<dataflow id="6655" from="mult_17" to="sum_17" fromId="1506" toId="1914">
</dataflow>
<dataflow id="6656" from="sum_16" to="sum_17" fromId="1911" toId="1915">
</dataflow>
<dataflow id="6657" from="mult_17" to="sum_17" fromId="1506" toId="1915">
</dataflow>
<dataflow id="6658" from="sum_16" to="sum_17" fromId="1911" toId="1916">
</dataflow>
<dataflow id="6659" from="mult_17" to="sum_17" fromId="1506" toId="1916">
</dataflow>
<dataflow id="6660" from="sum_16" to="sum_17" fromId="1911" toId="1917">
</dataflow>
<dataflow id="6661" from="mult_17" to="sum_17" fromId="1506" toId="1917">
</dataflow>
<dataflow id="6662" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1918">
</dataflow>
<dataflow id="6663" from="sum_17" to="specfucore_ln11" fromId="1917" toId="1918">
</dataflow>
<dataflow id="6664" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1918">
</dataflow>
<dataflow id="6665" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1918">
</dataflow>
<dataflow id="6666" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1918">
</dataflow>
<dataflow id="6667" from="sum_17" to="sum_18" fromId="1917" toId="1919">
</dataflow>
<dataflow id="6668" from="mult_18" to="sum_18" fromId="1562" toId="1919">
</dataflow>
<dataflow id="6669" from="sum_17" to="sum_18" fromId="1917" toId="1920">
</dataflow>
<dataflow id="6670" from="mult_18" to="sum_18" fromId="1562" toId="1920">
</dataflow>
<dataflow id="6671" from="sum_17" to="sum_18" fromId="1917" toId="1921">
</dataflow>
<dataflow id="6672" from="mult_18" to="sum_18" fromId="1562" toId="1921">
</dataflow>
<dataflow id="6673" from="sum_17" to="sum_18" fromId="1917" toId="1922">
</dataflow>
<dataflow id="6674" from="mult_18" to="sum_18" fromId="1562" toId="1922">
</dataflow>
<dataflow id="6675" from="sum_17" to="sum_18" fromId="1917" toId="1923">
</dataflow>
<dataflow id="6676" from="mult_18" to="sum_18" fromId="1562" toId="1923">
</dataflow>
<dataflow id="6677" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1924">
</dataflow>
<dataflow id="6678" from="sum_18" to="specfucore_ln11" fromId="1923" toId="1924">
</dataflow>
<dataflow id="6679" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1924">
</dataflow>
<dataflow id="6680" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1924">
</dataflow>
<dataflow id="6681" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1924">
</dataflow>
<dataflow id="6682" from="sum_18" to="sum_19" fromId="1923" toId="1925">
</dataflow>
<dataflow id="6683" from="mult_19" to="sum_19" fromId="1564" toId="1925">
</dataflow>
<dataflow id="6684" from="sum_18" to="sum_19" fromId="1923" toId="1926">
</dataflow>
<dataflow id="6685" from="mult_19" to="sum_19" fromId="1564" toId="1926">
</dataflow>
<dataflow id="6686" from="sum_18" to="sum_19" fromId="1923" toId="1927">
</dataflow>
<dataflow id="6687" from="mult_19" to="sum_19" fromId="1564" toId="1927">
</dataflow>
<dataflow id="6688" from="sum_18" to="sum_19" fromId="1923" toId="1928">
</dataflow>
<dataflow id="6689" from="mult_19" to="sum_19" fromId="1564" toId="1928">
</dataflow>
<dataflow id="6690" from="sum_18" to="sum_19" fromId="1923" toId="1929">
</dataflow>
<dataflow id="6691" from="mult_19" to="sum_19" fromId="1564" toId="1929">
</dataflow>
<dataflow id="6692" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1930">
</dataflow>
<dataflow id="6693" from="sum_19" to="specfucore_ln11" fromId="1929" toId="1930">
</dataflow>
<dataflow id="6694" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1930">
</dataflow>
<dataflow id="6695" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1930">
</dataflow>
<dataflow id="6696" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1930">
</dataflow>
<dataflow id="6697" from="sum_19" to="sum_20" fromId="1929" toId="1931">
</dataflow>
<dataflow id="6698" from="mult_20" to="sum_20" fromId="1605" toId="1931">
</dataflow>
<dataflow id="6699" from="sum_19" to="sum_20" fromId="1929" toId="1932">
</dataflow>
<dataflow id="6700" from="mult_20" to="sum_20" fromId="1605" toId="1932">
</dataflow>
<dataflow id="6701" from="sum_19" to="sum_20" fromId="1929" toId="1933">
</dataflow>
<dataflow id="6702" from="mult_20" to="sum_20" fromId="1605" toId="1933">
</dataflow>
<dataflow id="6703" from="sum_19" to="sum_20" fromId="1929" toId="1934">
</dataflow>
<dataflow id="6704" from="mult_20" to="sum_20" fromId="1605" toId="1934">
</dataflow>
<dataflow id="6705" from="sum_19" to="sum_20" fromId="1929" toId="1935">
</dataflow>
<dataflow id="6706" from="mult_20" to="sum_20" fromId="1605" toId="1935">
</dataflow>
<dataflow id="6707" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1936">
</dataflow>
<dataflow id="6708" from="sum_20" to="specfucore_ln11" fromId="1935" toId="1936">
</dataflow>
<dataflow id="6709" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1936">
</dataflow>
<dataflow id="6710" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1936">
</dataflow>
<dataflow id="6711" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1936">
</dataflow>
<dataflow id="6712" from="sum_20" to="sum_21" fromId="1935" toId="1937">
</dataflow>
<dataflow id="6713" from="mult_21" to="sum_21" fromId="1607" toId="1937">
</dataflow>
<dataflow id="6714" from="sum_20" to="sum_21" fromId="1935" toId="1938">
</dataflow>
<dataflow id="6715" from="mult_21" to="sum_21" fromId="1607" toId="1938">
</dataflow>
<dataflow id="6716" from="sum_20" to="sum_21" fromId="1935" toId="1939">
</dataflow>
<dataflow id="6717" from="mult_21" to="sum_21" fromId="1607" toId="1939">
</dataflow>
<dataflow id="6718" from="sum_20" to="sum_21" fromId="1935" toId="1940">
</dataflow>
<dataflow id="6719" from="mult_21" to="sum_21" fromId="1607" toId="1940">
</dataflow>
<dataflow id="6720" from="sum_20" to="sum_21" fromId="1935" toId="1941">
</dataflow>
<dataflow id="6721" from="mult_21" to="sum_21" fromId="1607" toId="1941">
</dataflow>
<dataflow id="6722" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1942">
</dataflow>
<dataflow id="6723" from="sum_21" to="specfucore_ln11" fromId="1941" toId="1942">
</dataflow>
<dataflow id="6724" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1942">
</dataflow>
<dataflow id="6725" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1942">
</dataflow>
<dataflow id="6726" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1942">
</dataflow>
<dataflow id="6727" from="sum_21" to="sum_22" fromId="1941" toId="1943">
</dataflow>
<dataflow id="6728" from="mult_22" to="sum_22" fromId="1637" toId="1943">
</dataflow>
<dataflow id="6729" from="sum_21" to="sum_22" fromId="1941" toId="1944">
</dataflow>
<dataflow id="6730" from="mult_22" to="sum_22" fromId="1637" toId="1944">
</dataflow>
<dataflow id="6731" from="sum_21" to="sum_22" fromId="1941" toId="1945">
</dataflow>
<dataflow id="6732" from="mult_22" to="sum_22" fromId="1637" toId="1945">
</dataflow>
<dataflow id="6733" from="sum_21" to="sum_22" fromId="1941" toId="1946">
</dataflow>
<dataflow id="6734" from="mult_22" to="sum_22" fromId="1637" toId="1946">
</dataflow>
<dataflow id="6735" from="sum_21" to="sum_22" fromId="1941" toId="1947">
</dataflow>
<dataflow id="6736" from="mult_22" to="sum_22" fromId="1637" toId="1947">
</dataflow>
<dataflow id="6737" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1948">
</dataflow>
<dataflow id="6738" from="sum_22" to="specfucore_ln11" fromId="1947" toId="1948">
</dataflow>
<dataflow id="6739" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1948">
</dataflow>
<dataflow id="6740" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1948">
</dataflow>
<dataflow id="6741" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1948">
</dataflow>
<dataflow id="6742" from="sum_22" to="sum_23" fromId="1947" toId="1949">
</dataflow>
<dataflow id="6743" from="mult_23" to="sum_23" fromId="1639" toId="1949">
</dataflow>
<dataflow id="6744" from="sum_22" to="sum_23" fromId="1947" toId="1950">
</dataflow>
<dataflow id="6745" from="mult_23" to="sum_23" fromId="1639" toId="1950">
</dataflow>
<dataflow id="6746" from="sum_22" to="sum_23" fromId="1947" toId="1951">
</dataflow>
<dataflow id="6747" from="mult_23" to="sum_23" fromId="1639" toId="1951">
</dataflow>
<dataflow id="6748" from="sum_22" to="sum_23" fromId="1947" toId="1952">
</dataflow>
<dataflow id="6749" from="mult_23" to="sum_23" fromId="1639" toId="1952">
</dataflow>
<dataflow id="6750" from="sum_22" to="sum_23" fromId="1947" toId="1953">
</dataflow>
<dataflow id="6751" from="mult_23" to="sum_23" fromId="1639" toId="1953">
</dataflow>
<dataflow id="6752" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1954">
</dataflow>
<dataflow id="6753" from="sum_23" to="specfucore_ln11" fromId="1953" toId="1954">
</dataflow>
<dataflow id="6754" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1954">
</dataflow>
<dataflow id="6755" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1954">
</dataflow>
<dataflow id="6756" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1954">
</dataflow>
<dataflow id="6757" from="sum_23" to="sum_24" fromId="1953" toId="1955">
</dataflow>
<dataflow id="6758" from="mult_24" to="sum_24" fromId="1666" toId="1955">
</dataflow>
<dataflow id="6759" from="sum_23" to="sum_24" fromId="1953" toId="1956">
</dataflow>
<dataflow id="6760" from="mult_24" to="sum_24" fromId="1666" toId="1956">
</dataflow>
<dataflow id="6761" from="sum_23" to="sum_24" fromId="1953" toId="1957">
</dataflow>
<dataflow id="6762" from="mult_24" to="sum_24" fromId="1666" toId="1957">
</dataflow>
<dataflow id="6763" from="sum_23" to="sum_24" fromId="1953" toId="1958">
</dataflow>
<dataflow id="6764" from="mult_24" to="sum_24" fromId="1666" toId="1958">
</dataflow>
<dataflow id="6765" from="sum_23" to="sum_24" fromId="1953" toId="1959">
</dataflow>
<dataflow id="6766" from="mult_24" to="sum_24" fromId="1666" toId="1959">
</dataflow>
<dataflow id="6767" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1960">
</dataflow>
<dataflow id="6768" from="sum_24" to="specfucore_ln11" fromId="1959" toId="1960">
</dataflow>
<dataflow id="6769" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1960">
</dataflow>
<dataflow id="6770" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1960">
</dataflow>
<dataflow id="6771" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1960">
</dataflow>
<dataflow id="6772" from="sum_24" to="sum_25" fromId="1959" toId="1961">
</dataflow>
<dataflow id="6773" from="mult_25" to="sum_25" fromId="1668" toId="1961">
</dataflow>
<dataflow id="6774" from="sum_24" to="sum_25" fromId="1959" toId="1962">
</dataflow>
<dataflow id="6775" from="mult_25" to="sum_25" fromId="1668" toId="1962">
</dataflow>
<dataflow id="6776" from="sum_24" to="sum_25" fromId="1959" toId="1963">
</dataflow>
<dataflow id="6777" from="mult_25" to="sum_25" fromId="1668" toId="1963">
</dataflow>
<dataflow id="6778" from="sum_24" to="sum_25" fromId="1959" toId="1964">
</dataflow>
<dataflow id="6779" from="mult_25" to="sum_25" fromId="1668" toId="1964">
</dataflow>
<dataflow id="6780" from="sum_24" to="sum_25" fromId="1959" toId="1965">
</dataflow>
<dataflow id="6781" from="mult_25" to="sum_25" fromId="1668" toId="1965">
</dataflow>
<dataflow id="6782" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1966">
</dataflow>
<dataflow id="6783" from="sum_25" to="specfucore_ln11" fromId="1965" toId="1966">
</dataflow>
<dataflow id="6784" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1966">
</dataflow>
<dataflow id="6785" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1966">
</dataflow>
<dataflow id="6786" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1966">
</dataflow>
<dataflow id="6787" from="sum_25" to="sum_26" fromId="1965" toId="1967">
</dataflow>
<dataflow id="6788" from="mult_26" to="sum_26" fromId="1691" toId="1967">
</dataflow>
<dataflow id="6789" from="sum_25" to="sum_26" fromId="1965" toId="1968">
</dataflow>
<dataflow id="6790" from="mult_26" to="sum_26" fromId="1691" toId="1968">
</dataflow>
<dataflow id="6791" from="sum_25" to="sum_26" fromId="1965" toId="1969">
</dataflow>
<dataflow id="6792" from="mult_26" to="sum_26" fromId="1691" toId="1969">
</dataflow>
<dataflow id="6793" from="sum_25" to="sum_26" fromId="1965" toId="1970">
</dataflow>
<dataflow id="6794" from="mult_26" to="sum_26" fromId="1691" toId="1970">
</dataflow>
<dataflow id="6795" from="sum_25" to="sum_26" fromId="1965" toId="1971">
</dataflow>
<dataflow id="6796" from="mult_26" to="sum_26" fromId="1691" toId="1971">
</dataflow>
<dataflow id="6797" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1972">
</dataflow>
<dataflow id="6798" from="sum_26" to="specfucore_ln11" fromId="1971" toId="1972">
</dataflow>
<dataflow id="6799" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1972">
</dataflow>
<dataflow id="6800" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1972">
</dataflow>
<dataflow id="6801" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1972">
</dataflow>
<dataflow id="6802" from="sum_26" to="sum_27" fromId="1971" toId="1973">
</dataflow>
<dataflow id="6803" from="mult_27" to="sum_27" fromId="1693" toId="1973">
</dataflow>
<dataflow id="6804" from="sum_26" to="sum_27" fromId="1971" toId="1974">
</dataflow>
<dataflow id="6805" from="mult_27" to="sum_27" fromId="1693" toId="1974">
</dataflow>
<dataflow id="6806" from="sum_26" to="sum_27" fromId="1971" toId="1975">
</dataflow>
<dataflow id="6807" from="mult_27" to="sum_27" fromId="1693" toId="1975">
</dataflow>
<dataflow id="6808" from="sum_26" to="sum_27" fromId="1971" toId="1976">
</dataflow>
<dataflow id="6809" from="mult_27" to="sum_27" fromId="1693" toId="1976">
</dataflow>
<dataflow id="6810" from="sum_26" to="sum_27" fromId="1971" toId="1977">
</dataflow>
<dataflow id="6811" from="mult_27" to="sum_27" fromId="1693" toId="1977">
</dataflow>
<dataflow id="6812" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1978">
</dataflow>
<dataflow id="6813" from="sum_27" to="specfucore_ln11" fromId="1977" toId="1978">
</dataflow>
<dataflow id="6814" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1978">
</dataflow>
<dataflow id="6815" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1978">
</dataflow>
<dataflow id="6816" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1978">
</dataflow>
<dataflow id="6817" from="sum_27" to="sum_28" fromId="1977" toId="1979">
</dataflow>
<dataflow id="6818" from="mult_28" to="sum_28" fromId="1714" toId="1979">
</dataflow>
<dataflow id="6819" from="sum_27" to="sum_28" fromId="1977" toId="1980">
</dataflow>
<dataflow id="6820" from="mult_28" to="sum_28" fromId="1714" toId="1980">
</dataflow>
<dataflow id="6821" from="sum_27" to="sum_28" fromId="1977" toId="1981">
</dataflow>
<dataflow id="6822" from="mult_28" to="sum_28" fromId="1714" toId="1981">
</dataflow>
<dataflow id="6823" from="sum_27" to="sum_28" fromId="1977" toId="1982">
</dataflow>
<dataflow id="6824" from="mult_28" to="sum_28" fromId="1714" toId="1982">
</dataflow>
<dataflow id="6825" from="sum_27" to="sum_28" fromId="1977" toId="1983">
</dataflow>
<dataflow id="6826" from="mult_28" to="sum_28" fromId="1714" toId="1983">
</dataflow>
<dataflow id="6827" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1984">
</dataflow>
<dataflow id="6828" from="sum_28" to="specfucore_ln11" fromId="1983" toId="1984">
</dataflow>
<dataflow id="6829" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1984">
</dataflow>
<dataflow id="6830" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1984">
</dataflow>
<dataflow id="6831" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1984">
</dataflow>
<dataflow id="6832" from="sum_28" to="sum_29" fromId="1983" toId="1985">
</dataflow>
<dataflow id="6833" from="mult_29" to="sum_29" fromId="1716" toId="1985">
</dataflow>
<dataflow id="6834" from="sum_28" to="sum_29" fromId="1983" toId="1986">
</dataflow>
<dataflow id="6835" from="mult_29" to="sum_29" fromId="1716" toId="1986">
</dataflow>
<dataflow id="6836" from="sum_28" to="sum_29" fromId="1983" toId="1987">
</dataflow>
<dataflow id="6837" from="mult_29" to="sum_29" fromId="1716" toId="1987">
</dataflow>
<dataflow id="6838" from="sum_28" to="sum_29" fromId="1983" toId="1988">
</dataflow>
<dataflow id="6839" from="mult_29" to="sum_29" fromId="1716" toId="1988">
</dataflow>
<dataflow id="6840" from="sum_28" to="sum_29" fromId="1983" toId="1989">
</dataflow>
<dataflow id="6841" from="mult_29" to="sum_29" fromId="1716" toId="1989">
</dataflow>
<dataflow id="6842" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1990">
</dataflow>
<dataflow id="6843" from="sum_29" to="specfucore_ln11" fromId="1989" toId="1990">
</dataflow>
<dataflow id="6844" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1990">
</dataflow>
<dataflow id="6845" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1990">
</dataflow>
<dataflow id="6846" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1990">
</dataflow>
<dataflow id="6847" from="sum_29" to="sum_30" fromId="1989" toId="1991">
</dataflow>
<dataflow id="6848" from="mult_30" to="sum_30" fromId="1736" toId="1991">
</dataflow>
<dataflow id="6849" from="sum_29" to="sum_30" fromId="1989" toId="1992">
</dataflow>
<dataflow id="6850" from="mult_30" to="sum_30" fromId="1736" toId="1992">
</dataflow>
<dataflow id="6851" from="sum_29" to="sum_30" fromId="1989" toId="1993">
</dataflow>
<dataflow id="6852" from="mult_30" to="sum_30" fromId="1736" toId="1993">
</dataflow>
<dataflow id="6853" from="sum_29" to="sum_30" fromId="1989" toId="1994">
</dataflow>
<dataflow id="6854" from="mult_30" to="sum_30" fromId="1736" toId="1994">
</dataflow>
<dataflow id="6855" from="sum_29" to="sum_30" fromId="1989" toId="1995">
</dataflow>
<dataflow id="6856" from="mult_30" to="sum_30" fromId="1736" toId="1995">
</dataflow>
<dataflow id="6857" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="1996">
</dataflow>
<dataflow id="6858" from="sum_30" to="specfucore_ln11" fromId="1995" toId="1996">
</dataflow>
<dataflow id="6859" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="1996">
</dataflow>
<dataflow id="6860" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="1996">
</dataflow>
<dataflow id="6861" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="1996">
</dataflow>
<dataflow id="6862" from="sum_30" to="sum_31" fromId="1995" toId="1997">
</dataflow>
<dataflow id="6863" from="mult_31" to="sum_31" fromId="1835" toId="1997">
</dataflow>
<dataflow id="6864" from="sum_30" to="sum_31" fromId="1995" toId="1998">
</dataflow>
<dataflow id="6865" from="mult_31" to="sum_31" fromId="1835" toId="1998">
</dataflow>
<dataflow id="6866" from="sum_30" to="sum_31" fromId="1995" toId="1999">
</dataflow>
<dataflow id="6867" from="mult_31" to="sum_31" fromId="1835" toId="1999">
</dataflow>
<dataflow id="6868" from="sum_30" to="sum_31" fromId="1995" toId="2000">
</dataflow>
<dataflow id="6869" from="mult_31" to="sum_31" fromId="1835" toId="2000">
</dataflow>
<dataflow id="6870" from="sum_30" to="sum_31" fromId="1995" toId="2001">
</dataflow>
<dataflow id="6871" from="mult_31" to="sum_31" fromId="1835" toId="2001">
</dataflow>
<dataflow id="6872" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2002">
</dataflow>
<dataflow id="6873" from="sum_31" to="specfucore_ln11" fromId="2001" toId="2002">
</dataflow>
<dataflow id="6874" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2002">
</dataflow>
<dataflow id="6875" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2002">
</dataflow>
<dataflow id="6876" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2002">
</dataflow>
<dataflow id="6877" from="sum_31" to="sum_32" fromId="2001" toId="2003">
</dataflow>
<dataflow id="6878" from="mult_32" to="sum_32" fromId="1373" toId="2003">
</dataflow>
<dataflow id="6879" from="sum_31" to="sum_32" fromId="2001" toId="2004">
</dataflow>
<dataflow id="6880" from="mult_32" to="sum_32" fromId="1373" toId="2004">
</dataflow>
<dataflow id="6881" from="sum_31" to="sum_32" fromId="2001" toId="2005">
</dataflow>
<dataflow id="6882" from="mult_32" to="sum_32" fromId="1373" toId="2005">
</dataflow>
<dataflow id="6883" from="sum_31" to="sum_32" fromId="2001" toId="2006">
</dataflow>
<dataflow id="6884" from="mult_32" to="sum_32" fromId="1373" toId="2006">
</dataflow>
<dataflow id="6885" from="sum_31" to="sum_32" fromId="2001" toId="2007">
</dataflow>
<dataflow id="6886" from="mult_32" to="sum_32" fromId="1373" toId="2007">
</dataflow>
<dataflow id="6887" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2008">
</dataflow>
<dataflow id="6888" from="sum_32" to="specfucore_ln11" fromId="2007" toId="2008">
</dataflow>
<dataflow id="6889" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2008">
</dataflow>
<dataflow id="6890" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2008">
</dataflow>
<dataflow id="6891" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2008">
</dataflow>
<dataflow id="6892" from="sum_32" to="sum_33" fromId="2007" toId="2009">
</dataflow>
<dataflow id="6893" from="mult_33" to="sum_33" fromId="1450" toId="2009">
</dataflow>
<dataflow id="6894" from="sum_32" to="sum_33" fromId="2007" toId="2010">
</dataflow>
<dataflow id="6895" from="mult_33" to="sum_33" fromId="1450" toId="2010">
</dataflow>
<dataflow id="6896" from="sum_32" to="sum_33" fromId="2007" toId="2011">
</dataflow>
<dataflow id="6897" from="mult_33" to="sum_33" fromId="1450" toId="2011">
</dataflow>
<dataflow id="6898" from="sum_32" to="sum_33" fromId="2007" toId="2012">
</dataflow>
<dataflow id="6899" from="mult_33" to="sum_33" fromId="1450" toId="2012">
</dataflow>
<dataflow id="6900" from="sum_32" to="sum_33" fromId="2007" toId="2013">
</dataflow>
<dataflow id="6901" from="mult_33" to="sum_33" fromId="1450" toId="2013">
</dataflow>
<dataflow id="6902" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2014">
</dataflow>
<dataflow id="6903" from="sum_33" to="specfucore_ln11" fromId="2013" toId="2014">
</dataflow>
<dataflow id="6904" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2014">
</dataflow>
<dataflow id="6905" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2014">
</dataflow>
<dataflow id="6906" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2014">
</dataflow>
<dataflow id="6907" from="sum_33" to="sum_34" fromId="2013" toId="2015">
</dataflow>
<dataflow id="6908" from="mult_34" to="sum_34" fromId="1452" toId="2015">
</dataflow>
<dataflow id="6909" from="sum_33" to="sum_34" fromId="2013" toId="2016">
</dataflow>
<dataflow id="6910" from="mult_34" to="sum_34" fromId="1452" toId="2016">
</dataflow>
<dataflow id="6911" from="sum_33" to="sum_34" fromId="2013" toId="2017">
</dataflow>
<dataflow id="6912" from="mult_34" to="sum_34" fromId="1452" toId="2017">
</dataflow>
<dataflow id="6913" from="sum_33" to="sum_34" fromId="2013" toId="2018">
</dataflow>
<dataflow id="6914" from="mult_34" to="sum_34" fromId="1452" toId="2018">
</dataflow>
<dataflow id="6915" from="sum_33" to="sum_34" fromId="2013" toId="2019">
</dataflow>
<dataflow id="6916" from="mult_34" to="sum_34" fromId="1452" toId="2019">
</dataflow>
<dataflow id="6917" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2020">
</dataflow>
<dataflow id="6918" from="sum_34" to="specfucore_ln11" fromId="2019" toId="2020">
</dataflow>
<dataflow id="6919" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2020">
</dataflow>
<dataflow id="6920" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2020">
</dataflow>
<dataflow id="6921" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2020">
</dataflow>
<dataflow id="6922" from="sum_34" to="sum_35" fromId="2019" toId="2021">
</dataflow>
<dataflow id="6923" from="mult_35" to="sum_35" fromId="1527" toId="2021">
</dataflow>
<dataflow id="6924" from="sum_34" to="sum_35" fromId="2019" toId="2022">
</dataflow>
<dataflow id="6925" from="mult_35" to="sum_35" fromId="1527" toId="2022">
</dataflow>
<dataflow id="6926" from="sum_34" to="sum_35" fromId="2019" toId="2023">
</dataflow>
<dataflow id="6927" from="mult_35" to="sum_35" fromId="1527" toId="2023">
</dataflow>
<dataflow id="6928" from="sum_34" to="sum_35" fromId="2019" toId="2024">
</dataflow>
<dataflow id="6929" from="mult_35" to="sum_35" fromId="1527" toId="2024">
</dataflow>
<dataflow id="6930" from="sum_34" to="sum_35" fromId="2019" toId="2025">
</dataflow>
<dataflow id="6931" from="mult_35" to="sum_35" fromId="1527" toId="2025">
</dataflow>
<dataflow id="6932" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2026">
</dataflow>
<dataflow id="6933" from="sum_35" to="specfucore_ln11" fromId="2025" toId="2026">
</dataflow>
<dataflow id="6934" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2026">
</dataflow>
<dataflow id="6935" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2026">
</dataflow>
<dataflow id="6936" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2026">
</dataflow>
<dataflow id="6937" from="sum_35" to="sum_36" fromId="2025" toId="2027">
</dataflow>
<dataflow id="6938" from="mult_36" to="sum_36" fromId="1529" toId="2027">
</dataflow>
<dataflow id="6939" from="sum_35" to="sum_36" fromId="2025" toId="2028">
</dataflow>
<dataflow id="6940" from="mult_36" to="sum_36" fromId="1529" toId="2028">
</dataflow>
<dataflow id="6941" from="sum_35" to="sum_36" fromId="2025" toId="2029">
</dataflow>
<dataflow id="6942" from="mult_36" to="sum_36" fromId="1529" toId="2029">
</dataflow>
<dataflow id="6943" from="sum_35" to="sum_36" fromId="2025" toId="2030">
</dataflow>
<dataflow id="6944" from="mult_36" to="sum_36" fromId="1529" toId="2030">
</dataflow>
<dataflow id="6945" from="sum_35" to="sum_36" fromId="2025" toId="2031">
</dataflow>
<dataflow id="6946" from="mult_36" to="sum_36" fromId="1529" toId="2031">
</dataflow>
<dataflow id="6947" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2032">
</dataflow>
<dataflow id="6948" from="sum_36" to="specfucore_ln11" fromId="2031" toId="2032">
</dataflow>
<dataflow id="6949" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2032">
</dataflow>
<dataflow id="6950" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2032">
</dataflow>
<dataflow id="6951" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2032">
</dataflow>
<dataflow id="6952" from="sum_36" to="sum_37" fromId="2031" toId="2033">
</dataflow>
<dataflow id="6953" from="mult_37" to="sum_37" fromId="1584" toId="2033">
</dataflow>
<dataflow id="6954" from="sum_36" to="sum_37" fromId="2031" toId="2034">
</dataflow>
<dataflow id="6955" from="mult_37" to="sum_37" fromId="1584" toId="2034">
</dataflow>
<dataflow id="6956" from="sum_36" to="sum_37" fromId="2031" toId="2035">
</dataflow>
<dataflow id="6957" from="mult_37" to="sum_37" fromId="1584" toId="2035">
</dataflow>
<dataflow id="6958" from="sum_36" to="sum_37" fromId="2031" toId="2036">
</dataflow>
<dataflow id="6959" from="mult_37" to="sum_37" fromId="1584" toId="2036">
</dataflow>
<dataflow id="6960" from="sum_36" to="sum_37" fromId="2031" toId="2037">
</dataflow>
<dataflow id="6961" from="mult_37" to="sum_37" fromId="1584" toId="2037">
</dataflow>
<dataflow id="6962" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2038">
</dataflow>
<dataflow id="6963" from="sum_37" to="specfucore_ln11" fromId="2037" toId="2038">
</dataflow>
<dataflow id="6964" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2038">
</dataflow>
<dataflow id="6965" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2038">
</dataflow>
<dataflow id="6966" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2038">
</dataflow>
<dataflow id="6967" from="sum_37" to="sum_38" fromId="2037" toId="2039">
</dataflow>
<dataflow id="6968" from="mult_38" to="sum_38" fromId="1586" toId="2039">
</dataflow>
<dataflow id="6969" from="sum_37" to="sum_38" fromId="2037" toId="2040">
</dataflow>
<dataflow id="6970" from="mult_38" to="sum_38" fromId="1586" toId="2040">
</dataflow>
<dataflow id="6971" from="sum_37" to="sum_38" fromId="2037" toId="2041">
</dataflow>
<dataflow id="6972" from="mult_38" to="sum_38" fromId="1586" toId="2041">
</dataflow>
<dataflow id="6973" from="sum_37" to="sum_38" fromId="2037" toId="2042">
</dataflow>
<dataflow id="6974" from="mult_38" to="sum_38" fromId="1586" toId="2042">
</dataflow>
<dataflow id="6975" from="sum_37" to="sum_38" fromId="2037" toId="2043">
</dataflow>
<dataflow id="6976" from="mult_38" to="sum_38" fromId="1586" toId="2043">
</dataflow>
<dataflow id="6977" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2044">
</dataflow>
<dataflow id="6978" from="sum_38" to="specfucore_ln11" fromId="2043" toId="2044">
</dataflow>
<dataflow id="6979" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2044">
</dataflow>
<dataflow id="6980" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2044">
</dataflow>
<dataflow id="6981" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2044">
</dataflow>
<dataflow id="6982" from="sum_38" to="sum_39" fromId="2043" toId="2045">
</dataflow>
<dataflow id="6983" from="mult_39" to="sum_39" fromId="1622" toId="2045">
</dataflow>
<dataflow id="6984" from="sum_38" to="sum_39" fromId="2043" toId="2046">
</dataflow>
<dataflow id="6985" from="mult_39" to="sum_39" fromId="1622" toId="2046">
</dataflow>
<dataflow id="6986" from="sum_38" to="sum_39" fromId="2043" toId="2047">
</dataflow>
<dataflow id="6987" from="mult_39" to="sum_39" fromId="1622" toId="2047">
</dataflow>
<dataflow id="6988" from="sum_38" to="sum_39" fromId="2043" toId="2048">
</dataflow>
<dataflow id="6989" from="mult_39" to="sum_39" fromId="1622" toId="2048">
</dataflow>
<dataflow id="6990" from="sum_38" to="sum_39" fromId="2043" toId="2049">
</dataflow>
<dataflow id="6991" from="mult_39" to="sum_39" fromId="1622" toId="2049">
</dataflow>
<dataflow id="6992" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2050">
</dataflow>
<dataflow id="6993" from="sum_39" to="specfucore_ln11" fromId="2049" toId="2050">
</dataflow>
<dataflow id="6994" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2050">
</dataflow>
<dataflow id="6995" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2050">
</dataflow>
<dataflow id="6996" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2050">
</dataflow>
<dataflow id="6997" from="sum_39" to="sum_40" fromId="2049" toId="2051">
</dataflow>
<dataflow id="6998" from="mult_40" to="sum_40" fromId="1624" toId="2051">
</dataflow>
<dataflow id="6999" from="sum_39" to="sum_40" fromId="2049" toId="2052">
</dataflow>
<dataflow id="7000" from="mult_40" to="sum_40" fromId="1624" toId="2052">
</dataflow>
<dataflow id="7001" from="sum_39" to="sum_40" fromId="2049" toId="2053">
</dataflow>
<dataflow id="7002" from="mult_40" to="sum_40" fromId="1624" toId="2053">
</dataflow>
<dataflow id="7003" from="sum_39" to="sum_40" fromId="2049" toId="2054">
</dataflow>
<dataflow id="7004" from="mult_40" to="sum_40" fromId="1624" toId="2054">
</dataflow>
<dataflow id="7005" from="sum_39" to="sum_40" fromId="2049" toId="2055">
</dataflow>
<dataflow id="7006" from="mult_40" to="sum_40" fromId="1624" toId="2055">
</dataflow>
<dataflow id="7007" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2056">
</dataflow>
<dataflow id="7008" from="sum_40" to="specfucore_ln11" fromId="2055" toId="2056">
</dataflow>
<dataflow id="7009" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2056">
</dataflow>
<dataflow id="7010" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2056">
</dataflow>
<dataflow id="7011" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2056">
</dataflow>
<dataflow id="7012" from="sum_40" to="sum_41" fromId="2055" toId="2057">
</dataflow>
<dataflow id="7013" from="mult_41" to="sum_41" fromId="1649" toId="2057">
</dataflow>
<dataflow id="7014" from="sum_40" to="sum_41" fromId="2055" toId="2058">
</dataflow>
<dataflow id="7015" from="mult_41" to="sum_41" fromId="1649" toId="2058">
</dataflow>
<dataflow id="7016" from="sum_40" to="sum_41" fromId="2055" toId="2059">
</dataflow>
<dataflow id="7017" from="mult_41" to="sum_41" fromId="1649" toId="2059">
</dataflow>
<dataflow id="7018" from="sum_40" to="sum_41" fromId="2055" toId="2060">
</dataflow>
<dataflow id="7019" from="mult_41" to="sum_41" fromId="1649" toId="2060">
</dataflow>
<dataflow id="7020" from="sum_40" to="sum_41" fromId="2055" toId="2061">
</dataflow>
<dataflow id="7021" from="mult_41" to="sum_41" fromId="1649" toId="2061">
</dataflow>
<dataflow id="7022" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2062">
</dataflow>
<dataflow id="7023" from="sum_41" to="specfucore_ln11" fromId="2061" toId="2062">
</dataflow>
<dataflow id="7024" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2062">
</dataflow>
<dataflow id="7025" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2062">
</dataflow>
<dataflow id="7026" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2062">
</dataflow>
<dataflow id="7027" from="sum_41" to="sum_42" fromId="2061" toId="2063">
</dataflow>
<dataflow id="7028" from="mult_42" to="sum_42" fromId="1651" toId="2063">
</dataflow>
<dataflow id="7029" from="sum_41" to="sum_42" fromId="2061" toId="2064">
</dataflow>
<dataflow id="7030" from="mult_42" to="sum_42" fromId="1651" toId="2064">
</dataflow>
<dataflow id="7031" from="sum_41" to="sum_42" fromId="2061" toId="2065">
</dataflow>
<dataflow id="7032" from="mult_42" to="sum_42" fromId="1651" toId="2065">
</dataflow>
<dataflow id="7033" from="sum_41" to="sum_42" fromId="2061" toId="2066">
</dataflow>
<dataflow id="7034" from="mult_42" to="sum_42" fromId="1651" toId="2066">
</dataflow>
<dataflow id="7035" from="sum_41" to="sum_42" fromId="2061" toId="2067">
</dataflow>
<dataflow id="7036" from="mult_42" to="sum_42" fromId="1651" toId="2067">
</dataflow>
<dataflow id="7037" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2068">
</dataflow>
<dataflow id="7038" from="sum_42" to="specfucore_ln11" fromId="2067" toId="2068">
</dataflow>
<dataflow id="7039" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2068">
</dataflow>
<dataflow id="7040" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2068">
</dataflow>
<dataflow id="7041" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2068">
</dataflow>
<dataflow id="7042" from="sum_42" to="sum_43" fromId="2067" toId="2069">
</dataflow>
<dataflow id="7043" from="mult_43" to="sum_43" fromId="1675" toId="2069">
</dataflow>
<dataflow id="7044" from="sum_42" to="sum_43" fromId="2067" toId="2070">
</dataflow>
<dataflow id="7045" from="mult_43" to="sum_43" fromId="1675" toId="2070">
</dataflow>
<dataflow id="7046" from="sum_42" to="sum_43" fromId="2067" toId="2071">
</dataflow>
<dataflow id="7047" from="mult_43" to="sum_43" fromId="1675" toId="2071">
</dataflow>
<dataflow id="7048" from="sum_42" to="sum_43" fromId="2067" toId="2072">
</dataflow>
<dataflow id="7049" from="mult_43" to="sum_43" fromId="1675" toId="2072">
</dataflow>
<dataflow id="7050" from="sum_42" to="sum_43" fromId="2067" toId="2073">
</dataflow>
<dataflow id="7051" from="mult_43" to="sum_43" fromId="1675" toId="2073">
</dataflow>
<dataflow id="7052" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2074">
</dataflow>
<dataflow id="7053" from="sum_43" to="specfucore_ln11" fromId="2073" toId="2074">
</dataflow>
<dataflow id="7054" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2074">
</dataflow>
<dataflow id="7055" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2074">
</dataflow>
<dataflow id="7056" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2074">
</dataflow>
<dataflow id="7057" from="sum_43" to="sum_44" fromId="2073" toId="2075">
</dataflow>
<dataflow id="7058" from="mult_44" to="sum_44" fromId="1677" toId="2075">
</dataflow>
<dataflow id="7059" from="sum_43" to="sum_44" fromId="2073" toId="2076">
</dataflow>
<dataflow id="7060" from="mult_44" to="sum_44" fromId="1677" toId="2076">
</dataflow>
<dataflow id="7061" from="sum_43" to="sum_44" fromId="2073" toId="2077">
</dataflow>
<dataflow id="7062" from="mult_44" to="sum_44" fromId="1677" toId="2077">
</dataflow>
<dataflow id="7063" from="sum_43" to="sum_44" fromId="2073" toId="2078">
</dataflow>
<dataflow id="7064" from="mult_44" to="sum_44" fromId="1677" toId="2078">
</dataflow>
<dataflow id="7065" from="sum_43" to="sum_44" fromId="2073" toId="2079">
</dataflow>
<dataflow id="7066" from="mult_44" to="sum_44" fromId="1677" toId="2079">
</dataflow>
<dataflow id="7067" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2080">
</dataflow>
<dataflow id="7068" from="sum_44" to="specfucore_ln11" fromId="2079" toId="2080">
</dataflow>
<dataflow id="7069" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2080">
</dataflow>
<dataflow id="7070" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2080">
</dataflow>
<dataflow id="7071" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2080">
</dataflow>
<dataflow id="7072" from="sum_44" to="sum_45" fromId="2079" toId="2081">
</dataflow>
<dataflow id="7073" from="mult_45" to="sum_45" fromId="1698" toId="2081">
</dataflow>
<dataflow id="7074" from="sum_44" to="sum_45" fromId="2079" toId="2082">
</dataflow>
<dataflow id="7075" from="mult_45" to="sum_45" fromId="1698" toId="2082">
</dataflow>
<dataflow id="7076" from="sum_44" to="sum_45" fromId="2079" toId="2083">
</dataflow>
<dataflow id="7077" from="mult_45" to="sum_45" fromId="1698" toId="2083">
</dataflow>
<dataflow id="7078" from="sum_44" to="sum_45" fromId="2079" toId="2084">
</dataflow>
<dataflow id="7079" from="mult_45" to="sum_45" fromId="1698" toId="2084">
</dataflow>
<dataflow id="7080" from="sum_44" to="sum_45" fromId="2079" toId="2085">
</dataflow>
<dataflow id="7081" from="mult_45" to="sum_45" fromId="1698" toId="2085">
</dataflow>
<dataflow id="7082" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2086">
</dataflow>
<dataflow id="7083" from="sum_45" to="specfucore_ln11" fromId="2085" toId="2086">
</dataflow>
<dataflow id="7084" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2086">
</dataflow>
<dataflow id="7085" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2086">
</dataflow>
<dataflow id="7086" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2086">
</dataflow>
<dataflow id="7087" from="sum_45" to="sum_46" fromId="2085" toId="2087">
</dataflow>
<dataflow id="7088" from="mult_46" to="sum_46" fromId="1700" toId="2087">
</dataflow>
<dataflow id="7089" from="sum_45" to="sum_46" fromId="2085" toId="2088">
</dataflow>
<dataflow id="7090" from="mult_46" to="sum_46" fromId="1700" toId="2088">
</dataflow>
<dataflow id="7091" from="sum_45" to="sum_46" fromId="2085" toId="2089">
</dataflow>
<dataflow id="7092" from="mult_46" to="sum_46" fromId="1700" toId="2089">
</dataflow>
<dataflow id="7093" from="sum_45" to="sum_46" fromId="2085" toId="2090">
</dataflow>
<dataflow id="7094" from="mult_46" to="sum_46" fromId="1700" toId="2090">
</dataflow>
<dataflow id="7095" from="sum_45" to="sum_46" fromId="2085" toId="2091">
</dataflow>
<dataflow id="7096" from="mult_46" to="sum_46" fromId="1700" toId="2091">
</dataflow>
<dataflow id="7097" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2092">
</dataflow>
<dataflow id="7098" from="sum_46" to="specfucore_ln11" fromId="2091" toId="2092">
</dataflow>
<dataflow id="7099" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2092">
</dataflow>
<dataflow id="7100" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2092">
</dataflow>
<dataflow id="7101" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2092">
</dataflow>
<dataflow id="7102" from="sum_46" to="sum_47" fromId="2091" toId="2093">
</dataflow>
<dataflow id="7103" from="mult_47" to="sum_47" fromId="1719" toId="2093">
</dataflow>
<dataflow id="7104" from="sum_46" to="sum_47" fromId="2091" toId="2094">
</dataflow>
<dataflow id="7105" from="mult_47" to="sum_47" fromId="1719" toId="2094">
</dataflow>
<dataflow id="7106" from="sum_46" to="sum_47" fromId="2091" toId="2095">
</dataflow>
<dataflow id="7107" from="mult_47" to="sum_47" fromId="1719" toId="2095">
</dataflow>
<dataflow id="7108" from="sum_46" to="sum_47" fromId="2091" toId="2096">
</dataflow>
<dataflow id="7109" from="mult_47" to="sum_47" fromId="1719" toId="2096">
</dataflow>
<dataflow id="7110" from="sum_46" to="sum_47" fromId="2091" toId="2097">
</dataflow>
<dataflow id="7111" from="mult_47" to="sum_47" fromId="1719" toId="2097">
</dataflow>
<dataflow id="7112" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2098">
</dataflow>
<dataflow id="7113" from="sum_47" to="specfucore_ln11" fromId="2097" toId="2098">
</dataflow>
<dataflow id="7114" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2098">
</dataflow>
<dataflow id="7115" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2098">
</dataflow>
<dataflow id="7116" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2098">
</dataflow>
<dataflow id="7117" from="sum_47" to="sum_48" fromId="2097" toId="2099">
</dataflow>
<dataflow id="7118" from="mult_48" to="sum_48" fromId="1721" toId="2099">
</dataflow>
<dataflow id="7119" from="sum_47" to="sum_48" fromId="2097" toId="2100">
</dataflow>
<dataflow id="7120" from="mult_48" to="sum_48" fromId="1721" toId="2100">
</dataflow>
<dataflow id="7121" from="sum_47" to="sum_48" fromId="2097" toId="2101">
</dataflow>
<dataflow id="7122" from="mult_48" to="sum_48" fromId="1721" toId="2101">
</dataflow>
<dataflow id="7123" from="sum_47" to="sum_48" fromId="2097" toId="2102">
</dataflow>
<dataflow id="7124" from="mult_48" to="sum_48" fromId="1721" toId="2102">
</dataflow>
<dataflow id="7125" from="sum_47" to="sum_48" fromId="2097" toId="2103">
</dataflow>
<dataflow id="7126" from="mult_48" to="sum_48" fromId="1721" toId="2103">
</dataflow>
<dataflow id="7127" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2104">
</dataflow>
<dataflow id="7128" from="sum_48" to="specfucore_ln11" fromId="2103" toId="2104">
</dataflow>
<dataflow id="7129" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2104">
</dataflow>
<dataflow id="7130" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2104">
</dataflow>
<dataflow id="7131" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2104">
</dataflow>
<dataflow id="7132" from="sum_48" to="sum_49" fromId="2103" toId="2105">
</dataflow>
<dataflow id="7133" from="mult_49" to="sum_49" fromId="1738" toId="2105">
</dataflow>
<dataflow id="7134" from="sum_48" to="sum_49" fromId="2103" toId="2106">
</dataflow>
<dataflow id="7135" from="mult_49" to="sum_49" fromId="1738" toId="2106">
</dataflow>
<dataflow id="7136" from="sum_48" to="sum_49" fromId="2103" toId="2107">
</dataflow>
<dataflow id="7137" from="mult_49" to="sum_49" fromId="1738" toId="2107">
</dataflow>
<dataflow id="7138" from="sum_48" to="sum_49" fromId="2103" toId="2108">
</dataflow>
<dataflow id="7139" from="mult_49" to="sum_49" fromId="1738" toId="2108">
</dataflow>
<dataflow id="7140" from="sum_48" to="sum_49" fromId="2103" toId="2109">
</dataflow>
<dataflow id="7141" from="mult_49" to="sum_49" fromId="1738" toId="2109">
</dataflow>
<dataflow id="7142" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2110">
</dataflow>
<dataflow id="7143" from="sum_49" to="specfucore_ln11" fromId="2109" toId="2110">
</dataflow>
<dataflow id="7144" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2110">
</dataflow>
<dataflow id="7145" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2110">
</dataflow>
<dataflow id="7146" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2110">
</dataflow>
<dataflow id="7147" from="sum_49" to="sum_50" fromId="2109" toId="2111">
</dataflow>
<dataflow id="7148" from="mult_50" to="sum_50" fromId="1740" toId="2111">
</dataflow>
<dataflow id="7149" from="sum_49" to="sum_50" fromId="2109" toId="2112">
</dataflow>
<dataflow id="7150" from="mult_50" to="sum_50" fromId="1740" toId="2112">
</dataflow>
<dataflow id="7151" from="sum_49" to="sum_50" fromId="2109" toId="2113">
</dataflow>
<dataflow id="7152" from="mult_50" to="sum_50" fromId="1740" toId="2113">
</dataflow>
<dataflow id="7153" from="sum_49" to="sum_50" fromId="2109" toId="2114">
</dataflow>
<dataflow id="7154" from="mult_50" to="sum_50" fromId="1740" toId="2114">
</dataflow>
<dataflow id="7155" from="sum_49" to="sum_50" fromId="2109" toId="2115">
</dataflow>
<dataflow id="7156" from="mult_50" to="sum_50" fromId="1740" toId="2115">
</dataflow>
<dataflow id="7157" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2116">
</dataflow>
<dataflow id="7158" from="sum_50" to="specfucore_ln11" fromId="2115" toId="2116">
</dataflow>
<dataflow id="7159" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2116">
</dataflow>
<dataflow id="7160" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2116">
</dataflow>
<dataflow id="7161" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2116">
</dataflow>
<dataflow id="7162" from="sum_50" to="sum_51" fromId="2115" toId="2117">
</dataflow>
<dataflow id="7163" from="mult_51" to="sum_51" fromId="1742" toId="2117">
</dataflow>
<dataflow id="7164" from="sum_50" to="sum_51" fromId="2115" toId="2118">
</dataflow>
<dataflow id="7165" from="mult_51" to="sum_51" fromId="1742" toId="2118">
</dataflow>
<dataflow id="7166" from="sum_50" to="sum_51" fromId="2115" toId="2119">
</dataflow>
<dataflow id="7167" from="mult_51" to="sum_51" fromId="1742" toId="2119">
</dataflow>
<dataflow id="7168" from="sum_50" to="sum_51" fromId="2115" toId="2120">
</dataflow>
<dataflow id="7169" from="mult_51" to="sum_51" fromId="1742" toId="2120">
</dataflow>
<dataflow id="7170" from="sum_50" to="sum_51" fromId="2115" toId="2121">
</dataflow>
<dataflow id="7171" from="mult_51" to="sum_51" fromId="1742" toId="2121">
</dataflow>
<dataflow id="7172" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2122">
</dataflow>
<dataflow id="7173" from="sum_51" to="specfucore_ln11" fromId="2121" toId="2122">
</dataflow>
<dataflow id="7174" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2122">
</dataflow>
<dataflow id="7175" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2122">
</dataflow>
<dataflow id="7176" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2122">
</dataflow>
<dataflow id="7177" from="sum_51" to="sum_52" fromId="2121" toId="2123">
</dataflow>
<dataflow id="7178" from="mult_52" to="sum_52" fromId="1758" toId="2123">
</dataflow>
<dataflow id="7179" from="sum_51" to="sum_52" fromId="2121" toId="2124">
</dataflow>
<dataflow id="7180" from="mult_52" to="sum_52" fromId="1758" toId="2124">
</dataflow>
<dataflow id="7181" from="sum_51" to="sum_52" fromId="2121" toId="2125">
</dataflow>
<dataflow id="7182" from="mult_52" to="sum_52" fromId="1758" toId="2125">
</dataflow>
<dataflow id="7183" from="sum_51" to="sum_52" fromId="2121" toId="2126">
</dataflow>
<dataflow id="7184" from="mult_52" to="sum_52" fromId="1758" toId="2126">
</dataflow>
<dataflow id="7185" from="sum_51" to="sum_52" fromId="2121" toId="2127">
</dataflow>
<dataflow id="7186" from="mult_52" to="sum_52" fromId="1758" toId="2127">
</dataflow>
<dataflow id="7187" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2128">
</dataflow>
<dataflow id="7188" from="sum_52" to="specfucore_ln11" fromId="2127" toId="2128">
</dataflow>
<dataflow id="7189" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2128">
</dataflow>
<dataflow id="7190" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2128">
</dataflow>
<dataflow id="7191" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2128">
</dataflow>
<dataflow id="7192" from="sum_52" to="sum_53" fromId="2127" toId="2129">
</dataflow>
<dataflow id="7193" from="mult_53" to="sum_53" fromId="1760" toId="2129">
</dataflow>
<dataflow id="7194" from="sum_52" to="sum_53" fromId="2127" toId="2130">
</dataflow>
<dataflow id="7195" from="mult_53" to="sum_53" fromId="1760" toId="2130">
</dataflow>
<dataflow id="7196" from="sum_52" to="sum_53" fromId="2127" toId="2131">
</dataflow>
<dataflow id="7197" from="mult_53" to="sum_53" fromId="1760" toId="2131">
</dataflow>
<dataflow id="7198" from="sum_52" to="sum_53" fromId="2127" toId="2132">
</dataflow>
<dataflow id="7199" from="mult_53" to="sum_53" fromId="1760" toId="2132">
</dataflow>
<dataflow id="7200" from="sum_52" to="sum_53" fromId="2127" toId="2133">
</dataflow>
<dataflow id="7201" from="mult_53" to="sum_53" fromId="1760" toId="2133">
</dataflow>
<dataflow id="7202" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2134">
</dataflow>
<dataflow id="7203" from="sum_53" to="specfucore_ln11" fromId="2133" toId="2134">
</dataflow>
<dataflow id="7204" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2134">
</dataflow>
<dataflow id="7205" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2134">
</dataflow>
<dataflow id="7206" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2134">
</dataflow>
<dataflow id="7207" from="sum_53" to="sum_54" fromId="2133" toId="2135">
</dataflow>
<dataflow id="7208" from="mult_54" to="sum_54" fromId="1782" toId="2135">
</dataflow>
<dataflow id="7209" from="sum_53" to="sum_54" fromId="2133" toId="2136">
</dataflow>
<dataflow id="7210" from="mult_54" to="sum_54" fromId="1782" toId="2136">
</dataflow>
<dataflow id="7211" from="sum_53" to="sum_54" fromId="2133" toId="2137">
</dataflow>
<dataflow id="7212" from="mult_54" to="sum_54" fromId="1782" toId="2137">
</dataflow>
<dataflow id="7213" from="sum_53" to="sum_54" fromId="2133" toId="2138">
</dataflow>
<dataflow id="7214" from="mult_54" to="sum_54" fromId="1782" toId="2138">
</dataflow>
<dataflow id="7215" from="sum_53" to="sum_54" fromId="2133" toId="2139">
</dataflow>
<dataflow id="7216" from="mult_54" to="sum_54" fromId="1782" toId="2139">
</dataflow>
<dataflow id="7217" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2140">
</dataflow>
<dataflow id="7218" from="sum_54" to="specfucore_ln11" fromId="2139" toId="2140">
</dataflow>
<dataflow id="7219" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2140">
</dataflow>
<dataflow id="7220" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2140">
</dataflow>
<dataflow id="7221" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2140">
</dataflow>
<dataflow id="7222" from="sum_54" to="sum_55" fromId="2139" toId="2141">
</dataflow>
<dataflow id="7223" from="mult_55" to="sum_55" fromId="1784" toId="2141">
</dataflow>
<dataflow id="7224" from="sum_54" to="sum_55" fromId="2139" toId="2142">
</dataflow>
<dataflow id="7225" from="mult_55" to="sum_55" fromId="1784" toId="2142">
</dataflow>
<dataflow id="7226" from="sum_54" to="sum_55" fromId="2139" toId="2143">
</dataflow>
<dataflow id="7227" from="mult_55" to="sum_55" fromId="1784" toId="2143">
</dataflow>
<dataflow id="7228" from="sum_54" to="sum_55" fromId="2139" toId="2144">
</dataflow>
<dataflow id="7229" from="mult_55" to="sum_55" fromId="1784" toId="2144">
</dataflow>
<dataflow id="7230" from="sum_54" to="sum_55" fromId="2139" toId="2145">
</dataflow>
<dataflow id="7231" from="mult_55" to="sum_55" fromId="1784" toId="2145">
</dataflow>
<dataflow id="7232" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2146">
</dataflow>
<dataflow id="7233" from="sum_55" to="specfucore_ln11" fromId="2145" toId="2146">
</dataflow>
<dataflow id="7234" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2146">
</dataflow>
<dataflow id="7235" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2146">
</dataflow>
<dataflow id="7236" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2146">
</dataflow>
<dataflow id="7237" from="sum_55" to="sum_56" fromId="2145" toId="2147">
</dataflow>
<dataflow id="7238" from="mult_56" to="sum_56" fromId="1799" toId="2147">
</dataflow>
<dataflow id="7239" from="sum_55" to="sum_56" fromId="2145" toId="2148">
</dataflow>
<dataflow id="7240" from="mult_56" to="sum_56" fromId="1799" toId="2148">
</dataflow>
<dataflow id="7241" from="sum_55" to="sum_56" fromId="2145" toId="2149">
</dataflow>
<dataflow id="7242" from="mult_56" to="sum_56" fromId="1799" toId="2149">
</dataflow>
<dataflow id="7243" from="sum_55" to="sum_56" fromId="2145" toId="2150">
</dataflow>
<dataflow id="7244" from="mult_56" to="sum_56" fromId="1799" toId="2150">
</dataflow>
<dataflow id="7245" from="sum_55" to="sum_56" fromId="2145" toId="2151">
</dataflow>
<dataflow id="7246" from="mult_56" to="sum_56" fromId="1799" toId="2151">
</dataflow>
<dataflow id="7247" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2152">
</dataflow>
<dataflow id="7248" from="sum_56" to="specfucore_ln11" fromId="2151" toId="2152">
</dataflow>
<dataflow id="7249" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2152">
</dataflow>
<dataflow id="7250" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2152">
</dataflow>
<dataflow id="7251" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2152">
</dataflow>
<dataflow id="7252" from="sum_56" to="sum_57" fromId="2151" toId="2153">
</dataflow>
<dataflow id="7253" from="mult_57" to="sum_57" fromId="1801" toId="2153">
</dataflow>
<dataflow id="7254" from="sum_56" to="sum_57" fromId="2151" toId="2154">
</dataflow>
<dataflow id="7255" from="mult_57" to="sum_57" fromId="1801" toId="2154">
</dataflow>
<dataflow id="7256" from="sum_56" to="sum_57" fromId="2151" toId="2155">
</dataflow>
<dataflow id="7257" from="mult_57" to="sum_57" fromId="1801" toId="2155">
</dataflow>
<dataflow id="7258" from="sum_56" to="sum_57" fromId="2151" toId="2156">
</dataflow>
<dataflow id="7259" from="mult_57" to="sum_57" fromId="1801" toId="2156">
</dataflow>
<dataflow id="7260" from="sum_56" to="sum_57" fromId="2151" toId="2157">
</dataflow>
<dataflow id="7261" from="mult_57" to="sum_57" fromId="1801" toId="2157">
</dataflow>
<dataflow id="7262" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2158">
</dataflow>
<dataflow id="7263" from="sum_57" to="specfucore_ln11" fromId="2157" toId="2158">
</dataflow>
<dataflow id="7264" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2158">
</dataflow>
<dataflow id="7265" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2158">
</dataflow>
<dataflow id="7266" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2158">
</dataflow>
<dataflow id="7267" from="sum_57" to="sum_58" fromId="2157" toId="2159">
</dataflow>
<dataflow id="7268" from="mult_58" to="sum_58" fromId="1811" toId="2159">
</dataflow>
<dataflow id="7269" from="sum_57" to="sum_58" fromId="2157" toId="2160">
</dataflow>
<dataflow id="7270" from="mult_58" to="sum_58" fromId="1811" toId="2160">
</dataflow>
<dataflow id="7271" from="sum_57" to="sum_58" fromId="2157" toId="2161">
</dataflow>
<dataflow id="7272" from="mult_58" to="sum_58" fromId="1811" toId="2161">
</dataflow>
<dataflow id="7273" from="sum_57" to="sum_58" fromId="2157" toId="2162">
</dataflow>
<dataflow id="7274" from="mult_58" to="sum_58" fromId="1811" toId="2162">
</dataflow>
<dataflow id="7275" from="sum_57" to="sum_58" fromId="2157" toId="2163">
</dataflow>
<dataflow id="7276" from="mult_58" to="sum_58" fromId="1811" toId="2163">
</dataflow>
<dataflow id="7277" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2164">
</dataflow>
<dataflow id="7278" from="sum_58" to="specfucore_ln11" fromId="2163" toId="2164">
</dataflow>
<dataflow id="7279" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2164">
</dataflow>
<dataflow id="7280" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2164">
</dataflow>
<dataflow id="7281" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2164">
</dataflow>
<dataflow id="7282" from="sum_58" to="sum_59" fromId="2163" toId="2165">
</dataflow>
<dataflow id="7283" from="mult_59" to="sum_59" fromId="1813" toId="2165">
</dataflow>
<dataflow id="7284" from="sum_58" to="sum_59" fromId="2163" toId="2166">
</dataflow>
<dataflow id="7285" from="mult_59" to="sum_59" fromId="1813" toId="2166">
</dataflow>
<dataflow id="7286" from="sum_58" to="sum_59" fromId="2163" toId="2167">
</dataflow>
<dataflow id="7287" from="mult_59" to="sum_59" fromId="1813" toId="2167">
</dataflow>
<dataflow id="7288" from="sum_58" to="sum_59" fromId="2163" toId="2168">
</dataflow>
<dataflow id="7289" from="mult_59" to="sum_59" fromId="1813" toId="2168">
</dataflow>
<dataflow id="7290" from="sum_58" to="sum_59" fromId="2163" toId="2169">
</dataflow>
<dataflow id="7291" from="mult_59" to="sum_59" fromId="1813" toId="2169">
</dataflow>
<dataflow id="7292" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2170">
</dataflow>
<dataflow id="7293" from="sum_59" to="specfucore_ln11" fromId="2169" toId="2170">
</dataflow>
<dataflow id="7294" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2170">
</dataflow>
<dataflow id="7295" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2170">
</dataflow>
<dataflow id="7296" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2170">
</dataflow>
<dataflow id="7297" from="sum_59" to="sum_60" fromId="2169" toId="2171">
</dataflow>
<dataflow id="7298" from="mult_60" to="sum_60" fromId="1822" toId="2171">
</dataflow>
<dataflow id="7299" from="sum_59" to="sum_60" fromId="2169" toId="2172">
</dataflow>
<dataflow id="7300" from="mult_60" to="sum_60" fromId="1822" toId="2172">
</dataflow>
<dataflow id="7301" from="sum_59" to="sum_60" fromId="2169" toId="2173">
</dataflow>
<dataflow id="7302" from="mult_60" to="sum_60" fromId="1822" toId="2173">
</dataflow>
<dataflow id="7303" from="sum_59" to="sum_60" fromId="2169" toId="2174">
</dataflow>
<dataflow id="7304" from="mult_60" to="sum_60" fromId="1822" toId="2174">
</dataflow>
<dataflow id="7305" from="sum_59" to="sum_60" fromId="2169" toId="2175">
</dataflow>
<dataflow id="7306" from="mult_60" to="sum_60" fromId="1822" toId="2175">
</dataflow>
<dataflow id="7307" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2176">
</dataflow>
<dataflow id="7308" from="sum_60" to="specfucore_ln11" fromId="2175" toId="2176">
</dataflow>
<dataflow id="7309" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2176">
</dataflow>
<dataflow id="7310" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2176">
</dataflow>
<dataflow id="7311" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2176">
</dataflow>
<dataflow id="7312" from="sum_60" to="sum_61" fromId="2175" toId="2177">
</dataflow>
<dataflow id="7313" from="mult_61" to="sum_61" fromId="1824" toId="2177">
</dataflow>
<dataflow id="7314" from="sum_60" to="sum_61" fromId="2175" toId="2178">
</dataflow>
<dataflow id="7315" from="mult_61" to="sum_61" fromId="1824" toId="2178">
</dataflow>
<dataflow id="7316" from="sum_60" to="sum_61" fromId="2175" toId="2179">
</dataflow>
<dataflow id="7317" from="mult_61" to="sum_61" fromId="1824" toId="2179">
</dataflow>
<dataflow id="7318" from="sum_60" to="sum_61" fromId="2175" toId="2180">
</dataflow>
<dataflow id="7319" from="mult_61" to="sum_61" fromId="1824" toId="2180">
</dataflow>
<dataflow id="7320" from="sum_60" to="sum_61" fromId="2175" toId="2181">
</dataflow>
<dataflow id="7321" from="mult_61" to="sum_61" fromId="1824" toId="2181">
</dataflow>
<dataflow id="7322" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2182">
</dataflow>
<dataflow id="7323" from="sum_61" to="specfucore_ln11" fromId="2181" toId="2182">
</dataflow>
<dataflow id="7324" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2182">
</dataflow>
<dataflow id="7325" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2182">
</dataflow>
<dataflow id="7326" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2182">
</dataflow>
<dataflow id="7327" from="sum_61" to="sum_62" fromId="2181" toId="2183">
</dataflow>
<dataflow id="7328" from="mult_62" to="sum_62" fromId="1830" toId="2183">
</dataflow>
<dataflow id="7329" from="sum_61" to="sum_62" fromId="2181" toId="2184">
</dataflow>
<dataflow id="7330" from="mult_62" to="sum_62" fromId="1830" toId="2184">
</dataflow>
<dataflow id="7331" from="sum_61" to="sum_62" fromId="2181" toId="2185">
</dataflow>
<dataflow id="7332" from="mult_62" to="sum_62" fromId="1830" toId="2185">
</dataflow>
<dataflow id="7333" from="sum_61" to="sum_62" fromId="2181" toId="2186">
</dataflow>
<dataflow id="7334" from="mult_62" to="sum_62" fromId="1830" toId="2186">
</dataflow>
<dataflow id="7335" from="add_ln17_1" to="zext_ln17_1" fromId="904" toId="2187">
</dataflow>
<dataflow id="7336" from="prod_0" to="prod_0_addr" fromId="3391" toId="2188">
</dataflow>
<dataflow id="7337" from="StgValue_3910" to="prod_0_addr" fromId="3910" toId="2188">
</dataflow>
<dataflow id="7338" from="zext_ln17_1" to="prod_0_addr" fromId="2187" toId="2188">
</dataflow>
<dataflow id="7339" from="prod_0_addr" to="prod_0_load" fromId="2188" toId="2189">
</dataflow>
<dataflow id="7340" from="prod_1" to="prod_1_addr" fromId="3527" toId="2190">
</dataflow>
<dataflow id="7341" from="StgValue_3910" to="prod_1_addr" fromId="3910" toId="2190">
</dataflow>
<dataflow id="7342" from="zext_ln17_1" to="prod_1_addr" fromId="2187" toId="2190">
</dataflow>
<dataflow id="7343" from="prod_1_addr" to="prod_1_load" fromId="2190" toId="2191">
</dataflow>
<dataflow id="7344" from="sum_61" to="sum_62" fromId="2181" toId="2192">
</dataflow>
<dataflow id="7345" from="mult_62" to="sum_62" fromId="1830" toId="2192">
</dataflow>
<dataflow id="7346" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2193">
</dataflow>
<dataflow id="7347" from="sum_62" to="specfucore_ln11" fromId="2192" toId="2193">
</dataflow>
<dataflow id="7348" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2193">
</dataflow>
<dataflow id="7349" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2193">
</dataflow>
<dataflow id="7350" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2193">
</dataflow>
<dataflow id="7351" from="prod_0_addr" to="prod_0_load" fromId="2188" toId="2194">
</dataflow>
<dataflow id="7352" from="prod_1_addr" to="prod_1_load" fromId="2190" toId="2195">
</dataflow>
<dataflow id="7353" from="sum_62" to="sum_63" fromId="2192" toId="2196">
</dataflow>
<dataflow id="7354" from="mult_63" to="sum_63" fromId="1832" toId="2196">
</dataflow>
<dataflow id="7355" from="sum_62" to="sum_63" fromId="2192" toId="2197">
</dataflow>
<dataflow id="7356" from="mult_63" to="sum_63" fromId="1832" toId="2197">
</dataflow>
<dataflow id="7357" from="sum_62" to="sum_63" fromId="2192" toId="2198">
</dataflow>
<dataflow id="7358" from="mult_63" to="sum_63" fromId="1832" toId="2198">
</dataflow>
<dataflow id="7359" from="sum_62" to="sum_63" fromId="2192" toId="2199">
</dataflow>
<dataflow id="7360" from="mult_63" to="sum_63" fromId="1832" toId="2199">
</dataflow>
<dataflow id="7361" from="sum_62" to="sum_63" fromId="2192" toId="2200">
</dataflow>
<dataflow id="7362" from="mult_63" to="sum_63" fromId="1832" toId="2200">
</dataflow>
<dataflow id="7363" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="4607" toId="2201">
</dataflow>
<dataflow id="7364" from="sum_63" to="specfucore_ln11" fromId="2200" toId="2201">
</dataflow>
<dataflow id="7365" from="StgValue_5264" to="specfucore_ln11" fromId="5264" toId="2201">
</dataflow>
<dataflow id="7366" from="StgValue_4612" to="specfucore_ln11" fromId="4612" toId="2201">
</dataflow>
<dataflow id="7367" from="StgValue_4614" to="specfucore_ln11" fromId="4614" toId="2201">
</dataflow>
<dataflow id="7368" from="sum_63" to="bitcast_ln17" fromId="2200" toId="2202">
</dataflow>
<dataflow id="7370" from="_ssdm_op_SpecPipeline" to="specpipeline_ln2" fromId="7369" toId="2203">
</dataflow>
<dataflow id="7371" from="StgValue_3812" to="specpipeline_ln2" fromId="3812" toId="2203">
</dataflow>
<dataflow id="7372" from="StgValue_3528" to="specpipeline_ln2" fromId="3528" toId="2203">
</dataflow>
<dataflow id="7373" from="StgValue_3807" to="specpipeline_ln2" fromId="3807" toId="2203">
</dataflow>
<dataflow id="7374" from="StgValue_3807" to="specpipeline_ln2" fromId="3807" toId="2203">
</dataflow>
<dataflow id="7375" from="empty_131" to="specpipeline_ln2" fromId="3810" toId="2203">
</dataflow>
<dataflow id="7377" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="7376" toId="2204">
</dataflow>
<dataflow id="7379" from="empty_175" to="specloopname_ln4" fromId="7378" toId="2204">
</dataflow>
<dataflow id="7381" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="7380" toId="2205">
</dataflow>
<dataflow id="7383" from="empty_183" to="rbegin4" fromId="7382" toId="2205">
</dataflow>
<dataflow id="7384" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2206">
</dataflow>
<dataflow id="7385" from="StgValue_3807" to="specfucore_ln5" fromId="3807" toId="2206">
</dataflow>
<dataflow id="7386" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2206">
</dataflow>
<dataflow id="7388" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2206">
</dataflow>
<dataflow id="7389" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2206">
</dataflow>
<dataflow id="7391" from="_ssdm_op_SpecRegionEnd" to="rend206" fromId="7390" toId="2207">
</dataflow>
<dataflow id="7392" from="empty_183" to="rend206" fromId="7382" toId="2207">
</dataflow>
<dataflow id="7393" from="rbegin4" to="rend206" fromId="2205" toId="2207">
</dataflow>
<dataflow id="7394" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="7380" toId="2208">
</dataflow>
<dataflow id="7396" from="empty_182" to="rbegin6" fromId="7395" toId="2208">
</dataflow>
<dataflow id="7397" from="_ssdm_op_SpecRegionEnd" to="rend204" fromId="7390" toId="2209">
</dataflow>
<dataflow id="7398" from="empty_182" to="rend204" fromId="7395" toId="2209">
</dataflow>
<dataflow id="7399" from="rbegin6" to="rend204" fromId="2208" toId="2209">
</dataflow>
<dataflow id="7400" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="7380" toId="2210">
</dataflow>
<dataflow id="7402" from="empty_194" to="rbegin8" fromId="7401" toId="2210">
</dataflow>
<dataflow id="7403" from="_ssdm_op_SpecRegionEnd" to="rend200" fromId="7390" toId="2211">
</dataflow>
<dataflow id="7404" from="empty_194" to="rend200" fromId="7401" toId="2211">
</dataflow>
<dataflow id="7405" from="rbegin8" to="rend200" fromId="2210" toId="2211">
</dataflow>
<dataflow id="7406" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="7380" toId="2212">
</dataflow>
<dataflow id="7408" from="empty_193" to="rbegin2" fromId="7407" toId="2212">
</dataflow>
<dataflow id="7409" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2213">
</dataflow>
<dataflow id="7410" from="StgValue_4218" to="specfucore_ln5" fromId="4218" toId="2213">
</dataflow>
<dataflow id="7411" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2213">
</dataflow>
<dataflow id="7412" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2213">
</dataflow>
<dataflow id="7413" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2213">
</dataflow>
<dataflow id="7414" from="_ssdm_op_SpecRegionEnd" to="rend198" fromId="7390" toId="2214">
</dataflow>
<dataflow id="7415" from="empty_193" to="rend198" fromId="7407" toId="2214">
</dataflow>
<dataflow id="7416" from="rbegin2" to="rend198" fromId="2212" toId="2214">
</dataflow>
<dataflow id="7417" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="7380" toId="2215">
</dataflow>
<dataflow id="7419" from="empty_192" to="rbegin10" fromId="7418" toId="2215">
</dataflow>
<dataflow id="7420" from="_ssdm_op_SpecRegionEnd" to="rend196" fromId="7390" toId="2216">
</dataflow>
<dataflow id="7421" from="empty_192" to="rend196" fromId="7418" toId="2216">
</dataflow>
<dataflow id="7422" from="rbegin10" to="rend196" fromId="2215" toId="2216">
</dataflow>
<dataflow id="7423" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="7380" toId="2217">
</dataflow>
<dataflow id="7425" from="empty_178" to="rbegin12" fromId="7424" toId="2217">
</dataflow>
<dataflow id="7426" from="_ssdm_op_SpecRegionEnd" to="rend194" fromId="7390" toId="2218">
</dataflow>
<dataflow id="7427" from="empty_178" to="rend194" fromId="7424" toId="2218">
</dataflow>
<dataflow id="7428" from="rbegin12" to="rend194" fromId="2217" toId="2218">
</dataflow>
<dataflow id="7429" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="7380" toId="2219">
</dataflow>
<dataflow id="7431" from="empty_177" to="rbegin14" fromId="7430" toId="2219">
</dataflow>
<dataflow id="7432" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2220">
</dataflow>
<dataflow id="7434" from="StgValue_7433" to="specfucore_ln5" fromId="7433" toId="2220">
</dataflow>
<dataflow id="7435" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2220">
</dataflow>
<dataflow id="7436" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2220">
</dataflow>
<dataflow id="7437" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2220">
</dataflow>
<dataflow id="7438" from="_ssdm_op_SpecRegionEnd" to="rend192" fromId="7390" toId="2221">
</dataflow>
<dataflow id="7439" from="empty_177" to="rend192" fromId="7430" toId="2221">
</dataflow>
<dataflow id="7440" from="rbegin14" to="rend192" fromId="2219" toId="2221">
</dataflow>
<dataflow id="7441" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="7380" toId="2222">
</dataflow>
<dataflow id="7443" from="empty_189" to="rbegin16" fromId="7442" toId="2222">
</dataflow>
<dataflow id="7444" from="_ssdm_op_SpecRegionEnd" to="rend190" fromId="7390" toId="2223">
</dataflow>
<dataflow id="7445" from="empty_189" to="rend190" fromId="7442" toId="2223">
</dataflow>
<dataflow id="7446" from="rbegin16" to="rend190" fromId="2222" toId="2223">
</dataflow>
<dataflow id="7447" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="7380" toId="2224">
</dataflow>
<dataflow id="7449" from="empty_83" to="rbegin18" fromId="7448" toId="2224">
</dataflow>
<dataflow id="7450" from="_ssdm_op_SpecRegionEnd" to="rend188" fromId="7390" toId="2225">
</dataflow>
<dataflow id="7451" from="empty_83" to="rend188" fromId="7448" toId="2225">
</dataflow>
<dataflow id="7452" from="rbegin18" to="rend188" fromId="2224" toId="2225">
</dataflow>
<dataflow id="7453" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="7380" toId="2226">
</dataflow>
<dataflow id="7455" from="empty_129" to="rbegin20" fromId="7454" toId="2226">
</dataflow>
<dataflow id="7456" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2227">
</dataflow>
<dataflow id="7458" from="StgValue_7457" to="specfucore_ln5" fromId="7457" toId="2227">
</dataflow>
<dataflow id="7459" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2227">
</dataflow>
<dataflow id="7460" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2227">
</dataflow>
<dataflow id="7461" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2227">
</dataflow>
<dataflow id="7462" from="_ssdm_op_SpecRegionEnd" to="rend186" fromId="7390" toId="2228">
</dataflow>
<dataflow id="7463" from="empty_129" to="rend186" fromId="7454" toId="2228">
</dataflow>
<dataflow id="7464" from="rbegin20" to="rend186" fromId="2226" toId="2228">
</dataflow>
<dataflow id="7465" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="7380" toId="2229">
</dataflow>
<dataflow id="7467" from="empty_173" to="rbegin22" fromId="7466" toId="2229">
</dataflow>
<dataflow id="7468" from="_ssdm_op_SpecRegionEnd" to="rend184" fromId="7390" toId="2230">
</dataflow>
<dataflow id="7469" from="empty_173" to="rend184" fromId="7466" toId="2230">
</dataflow>
<dataflow id="7470" from="rbegin22" to="rend184" fromId="2229" toId="2230">
</dataflow>
<dataflow id="7471" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="7380" toId="2231">
</dataflow>
<dataflow id="7473" from="empty_172" to="rbegin24" fromId="7472" toId="2231">
</dataflow>
<dataflow id="7474" from="_ssdm_op_SpecRegionEnd" to="rend182" fromId="7390" toId="2232">
</dataflow>
<dataflow id="7475" from="empty_172" to="rend182" fromId="7472" toId="2232">
</dataflow>
<dataflow id="7476" from="rbegin24" to="rend182" fromId="2231" toId="2232">
</dataflow>
<dataflow id="7477" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="7380" toId="2233">
</dataflow>
<dataflow id="7479" from="empty_132" to="rbegin26" fromId="7478" toId="2233">
</dataflow>
<dataflow id="7480" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2234">
</dataflow>
<dataflow id="7482" from="StgValue_7481" to="specfucore_ln5" fromId="7481" toId="2234">
</dataflow>
<dataflow id="7483" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2234">
</dataflow>
<dataflow id="7484" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2234">
</dataflow>
<dataflow id="7485" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2234">
</dataflow>
<dataflow id="7486" from="_ssdm_op_SpecRegionEnd" to="rend178" fromId="7390" toId="2235">
</dataflow>
<dataflow id="7487" from="empty_132" to="rend178" fromId="7478" toId="2235">
</dataflow>
<dataflow id="7488" from="rbegin26" to="rend178" fromId="2233" toId="2235">
</dataflow>
<dataflow id="7489" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="7380" toId="2236">
</dataflow>
<dataflow id="7491" from="empty_146" to="rbegin28" fromId="7490" toId="2236">
</dataflow>
<dataflow id="7492" from="_ssdm_op_SpecRegionEnd" to="rend176" fromId="7390" toId="2237">
</dataflow>
<dataflow id="7493" from="empty_146" to="rend176" fromId="7490" toId="2237">
</dataflow>
<dataflow id="7494" from="rbegin28" to="rend176" fromId="2236" toId="2237">
</dataflow>
<dataflow id="7495" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="7380" toId="2238">
</dataflow>
<dataflow id="7497" from="empty_195" to="rbegin30" fromId="7496" toId="2238">
</dataflow>
<dataflow id="7498" from="_ssdm_op_SpecRegionEnd" to="rend174" fromId="7390" toId="2239">
</dataflow>
<dataflow id="7499" from="empty_195" to="rend174" fromId="7496" toId="2239">
</dataflow>
<dataflow id="7500" from="rbegin30" to="rend174" fromId="2238" toId="2239">
</dataflow>
<dataflow id="7501" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="7380" toId="2240">
</dataflow>
<dataflow id="7503" from="empty_181" to="rbegin32" fromId="7502" toId="2240">
</dataflow>
<dataflow id="7504" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2241">
</dataflow>
<dataflow id="7506" from="StgValue_7505" to="specfucore_ln5" fromId="7505" toId="2241">
</dataflow>
<dataflow id="7507" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2241">
</dataflow>
<dataflow id="7508" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2241">
</dataflow>
<dataflow id="7509" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2241">
</dataflow>
<dataflow id="7510" from="_ssdm_op_SpecRegionEnd" to="rend172" fromId="7390" toId="2242">
</dataflow>
<dataflow id="7511" from="empty_181" to="rend172" fromId="7502" toId="2242">
</dataflow>
<dataflow id="7512" from="rbegin32" to="rend172" fromId="2240" toId="2242">
</dataflow>
<dataflow id="7513" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="7380" toId="2243">
</dataflow>
<dataflow id="7515" from="empty_180" to="rbegin34" fromId="7514" toId="2243">
</dataflow>
<dataflow id="7516" from="_ssdm_op_SpecRegionEnd" to="rend170" fromId="7390" toId="2244">
</dataflow>
<dataflow id="7517" from="empty_180" to="rend170" fromId="7514" toId="2244">
</dataflow>
<dataflow id="7518" from="rbegin34" to="rend170" fromId="2243" toId="2244">
</dataflow>
<dataflow id="7519" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="7380" toId="2245">
</dataflow>
<dataflow id="7521" from="empty_179" to="rbegin36" fromId="7520" toId="2245">
</dataflow>
<dataflow id="7522" from="_ssdm_op_SpecRegionEnd" to="rend168" fromId="7390" toId="2246">
</dataflow>
<dataflow id="7523" from="empty_179" to="rend168" fromId="7520" toId="2246">
</dataflow>
<dataflow id="7524" from="rbegin36" to="rend168" fromId="2245" toId="2246">
</dataflow>
<dataflow id="7525" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="7380" toId="2247">
</dataflow>
<dataflow id="7527" from="empty_191" to="rbegin38" fromId="7526" toId="2247">
</dataflow>
<dataflow id="7528" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2248">
</dataflow>
<dataflow id="7530" from="StgValue_7529" to="specfucore_ln5" fromId="7529" toId="2248">
</dataflow>
<dataflow id="7531" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2248">
</dataflow>
<dataflow id="7532" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2248">
</dataflow>
<dataflow id="7533" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2248">
</dataflow>
<dataflow id="7534" from="_ssdm_op_SpecRegionEnd" to="rend166" fromId="7390" toId="2249">
</dataflow>
<dataflow id="7535" from="empty_191" to="rend166" fromId="7526" toId="2249">
</dataflow>
<dataflow id="7536" from="rbegin38" to="rend166" fromId="2247" toId="2249">
</dataflow>
<dataflow id="7537" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="7380" toId="2250">
</dataflow>
<dataflow id="7539" from="empty_174" to="rbegin40" fromId="7538" toId="2250">
</dataflow>
<dataflow id="7540" from="_ssdm_op_SpecRegionEnd" to="rend164" fromId="7390" toId="2251">
</dataflow>
<dataflow id="7541" from="empty_174" to="rend164" fromId="7538" toId="2251">
</dataflow>
<dataflow id="7542" from="rbegin40" to="rend164" fromId="2250" toId="2251">
</dataflow>
<dataflow id="7543" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="7380" toId="2252">
</dataflow>
<dataflow id="7545" from="empty_108" to="rbegin42" fromId="7544" toId="2252">
</dataflow>
<dataflow id="7546" from="_ssdm_op_SpecRegionEnd" to="rend162" fromId="7390" toId="2253">
</dataflow>
<dataflow id="7547" from="empty_108" to="rend162" fromId="7544" toId="2253">
</dataflow>
<dataflow id="7548" from="rbegin42" to="rend162" fromId="2252" toId="2253">
</dataflow>
<dataflow id="7549" from="_ssdm_op_SpecRegionBegin" to="rbegin44" fromId="7380" toId="2254">
</dataflow>
<dataflow id="7551" from="empty_168" to="rbegin44" fromId="7550" toId="2254">
</dataflow>
<dataflow id="7552" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2255">
</dataflow>
<dataflow id="7554" from="StgValue_7553" to="specfucore_ln5" fromId="7553" toId="2255">
</dataflow>
<dataflow id="7555" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2255">
</dataflow>
<dataflow id="7556" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2255">
</dataflow>
<dataflow id="7557" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2255">
</dataflow>
<dataflow id="7558" from="_ssdm_op_SpecRegionEnd" to="rend160" fromId="7390" toId="2256">
</dataflow>
<dataflow id="7559" from="empty_168" to="rend160" fromId="7550" toId="2256">
</dataflow>
<dataflow id="7560" from="rbegin44" to="rend160" fromId="2254" toId="2256">
</dataflow>
<dataflow id="7561" from="_ssdm_op_SpecRegionBegin" to="rbegin46" fromId="7380" toId="2257">
</dataflow>
<dataflow id="7563" from="empty_167" to="rbegin46" fromId="7562" toId="2257">
</dataflow>
<dataflow id="7564" from="_ssdm_op_SpecRegionEnd" to="rend156" fromId="7390" toId="2258">
</dataflow>
<dataflow id="7565" from="empty_167" to="rend156" fromId="7562" toId="2258">
</dataflow>
<dataflow id="7566" from="rbegin46" to="rend156" fromId="2257" toId="2258">
</dataflow>
<dataflow id="7567" from="_ssdm_op_SpecRegionBegin" to="rbegin48" fromId="7380" toId="2259">
</dataflow>
<dataflow id="7569" from="empty_166" to="rbegin48" fromId="7568" toId="2259">
</dataflow>
<dataflow id="7570" from="_ssdm_op_SpecRegionEnd" to="rend154" fromId="7390" toId="2260">
</dataflow>
<dataflow id="7571" from="empty_166" to="rend154" fromId="7568" toId="2260">
</dataflow>
<dataflow id="7572" from="rbegin48" to="rend154" fromId="2259" toId="2260">
</dataflow>
<dataflow id="7573" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="7380" toId="2261">
</dataflow>
<dataflow id="7575" from="empty_165" to="rbegin50" fromId="7574" toId="2261">
</dataflow>
<dataflow id="7576" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2262">
</dataflow>
<dataflow id="7578" from="StgValue_7577" to="specfucore_ln5" fromId="7577" toId="2262">
</dataflow>
<dataflow id="7579" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2262">
</dataflow>
<dataflow id="7580" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2262">
</dataflow>
<dataflow id="7581" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2262">
</dataflow>
<dataflow id="7582" from="_ssdm_op_SpecRegionEnd" to="rend152" fromId="7390" toId="2263">
</dataflow>
<dataflow id="7583" from="empty_165" to="rend152" fromId="7574" toId="2263">
</dataflow>
<dataflow id="7584" from="rbegin50" to="rend152" fromId="2261" toId="2263">
</dataflow>
<dataflow id="7585" from="_ssdm_op_SpecRegionBegin" to="rbegin52" fromId="7380" toId="2264">
</dataflow>
<dataflow id="7587" from="empty_164" to="rbegin52" fromId="7586" toId="2264">
</dataflow>
<dataflow id="7588" from="_ssdm_op_SpecRegionEnd" to="rend150" fromId="7390" toId="2265">
</dataflow>
<dataflow id="7589" from="empty_164" to="rend150" fromId="7586" toId="2265">
</dataflow>
<dataflow id="7590" from="rbegin52" to="rend150" fromId="2264" toId="2265">
</dataflow>
<dataflow id="7591" from="_ssdm_op_SpecRegionBegin" to="rbegin54" fromId="7380" toId="2266">
</dataflow>
<dataflow id="7593" from="empty_163" to="rbegin54" fromId="7592" toId="2266">
</dataflow>
<dataflow id="7594" from="_ssdm_op_SpecRegionEnd" to="rend148" fromId="7390" toId="2267">
</dataflow>
<dataflow id="7595" from="empty_163" to="rend148" fromId="7592" toId="2267">
</dataflow>
<dataflow id="7596" from="rbegin54" to="rend148" fromId="2266" toId="2267">
</dataflow>
<dataflow id="7597" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="7380" toId="2268">
</dataflow>
<dataflow id="7599" from="empty_162" to="rbegin56" fromId="7598" toId="2268">
</dataflow>
<dataflow id="7600" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2269">
</dataflow>
<dataflow id="7602" from="StgValue_7601" to="specfucore_ln5" fromId="7601" toId="2269">
</dataflow>
<dataflow id="7603" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2269">
</dataflow>
<dataflow id="7604" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2269">
</dataflow>
<dataflow id="7605" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2269">
</dataflow>
<dataflow id="7606" from="_ssdm_op_SpecRegionEnd" to="rend146" fromId="7390" toId="2270">
</dataflow>
<dataflow id="7607" from="empty_162" to="rend146" fromId="7598" toId="2270">
</dataflow>
<dataflow id="7608" from="rbegin56" to="rend146" fromId="2268" toId="2270">
</dataflow>
<dataflow id="7609" from="_ssdm_op_SpecRegionBegin" to="rbegin58" fromId="7380" toId="2271">
</dataflow>
<dataflow id="7611" from="empty_161" to="rbegin58" fromId="7610" toId="2271">
</dataflow>
<dataflow id="7612" from="_ssdm_op_SpecRegionEnd" to="rend144" fromId="7390" toId="2272">
</dataflow>
<dataflow id="7613" from="empty_161" to="rend144" fromId="7610" toId="2272">
</dataflow>
<dataflow id="7614" from="rbegin58" to="rend144" fromId="2271" toId="2272">
</dataflow>
<dataflow id="7615" from="_ssdm_op_SpecRegionBegin" to="rbegin60" fromId="7380" toId="2273">
</dataflow>
<dataflow id="7617" from="empty_160" to="rbegin60" fromId="7616" toId="2273">
</dataflow>
<dataflow id="7618" from="_ssdm_op_SpecRegionEnd" to="rend142" fromId="7390" toId="2274">
</dataflow>
<dataflow id="7619" from="empty_160" to="rend142" fromId="7616" toId="2274">
</dataflow>
<dataflow id="7620" from="rbegin60" to="rend142" fromId="2273" toId="2274">
</dataflow>
<dataflow id="7621" from="_ssdm_op_SpecRegionBegin" to="rbegin62" fromId="7380" toId="2275">
</dataflow>
<dataflow id="7623" from="empty_147" to="rbegin62" fromId="7622" toId="2275">
</dataflow>
<dataflow id="7624" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2276">
</dataflow>
<dataflow id="7626" from="StgValue_7625" to="specfucore_ln5" fromId="7625" toId="2276">
</dataflow>
<dataflow id="7627" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2276">
</dataflow>
<dataflow id="7628" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2276">
</dataflow>
<dataflow id="7629" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2276">
</dataflow>
<dataflow id="7630" from="_ssdm_op_SpecRegionEnd" to="rend140" fromId="7390" toId="2277">
</dataflow>
<dataflow id="7631" from="empty_147" to="rend140" fromId="7622" toId="2277">
</dataflow>
<dataflow id="7632" from="rbegin62" to="rend140" fromId="2275" toId="2277">
</dataflow>
<dataflow id="7633" from="_ssdm_op_SpecRegionBegin" to="rbegin64" fromId="7380" toId="2278">
</dataflow>
<dataflow id="7635" from="empty_109" to="rbegin64" fromId="7634" toId="2278">
</dataflow>
<dataflow id="7636" from="_ssdm_op_SpecRegionEnd" to="rend138" fromId="7390" toId="2279">
</dataflow>
<dataflow id="7637" from="empty_109" to="rend138" fromId="7634" toId="2279">
</dataflow>
<dataflow id="7638" from="rbegin64" to="rend138" fromId="2278" toId="2279">
</dataflow>
<dataflow id="7639" from="_ssdm_op_SpecRegionBegin" to="rbegin66" fromId="7380" toId="2280">
</dataflow>
<dataflow id="7641" from="empty_170" to="rbegin66" fromId="7640" toId="2280">
</dataflow>
<dataflow id="7642" from="_ssdm_op_SpecRegionEnd" to="rend134" fromId="7390" toId="2281">
</dataflow>
<dataflow id="7643" from="empty_170" to="rend134" fromId="7640" toId="2281">
</dataflow>
<dataflow id="7644" from="rbegin66" to="rend134" fromId="2280" toId="2281">
</dataflow>
<dataflow id="7645" from="_ssdm_op_SpecRegionBegin" to="rbegin68" fromId="7380" toId="2282">
</dataflow>
<dataflow id="7647" from="empty_169" to="rbegin68" fromId="7646" toId="2282">
</dataflow>
<dataflow id="7648" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2283">
</dataflow>
<dataflow id="7650" from="StgValue_7649" to="specfucore_ln5" fromId="7649" toId="2283">
</dataflow>
<dataflow id="7651" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2283">
</dataflow>
<dataflow id="7652" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2283">
</dataflow>
<dataflow id="7653" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2283">
</dataflow>
<dataflow id="7654" from="_ssdm_op_SpecRegionEnd" to="rend132" fromId="7390" toId="2284">
</dataflow>
<dataflow id="7655" from="empty_169" to="rend132" fromId="7646" toId="2284">
</dataflow>
<dataflow id="7656" from="rbegin68" to="rend132" fromId="2282" toId="2284">
</dataflow>
<dataflow id="7657" from="_ssdm_op_SpecRegionBegin" to="rbegin70" fromId="7380" toId="2285">
</dataflow>
<dataflow id="7659" from="empty_155" to="rbegin70" fromId="7658" toId="2285">
</dataflow>
<dataflow id="7660" from="_ssdm_op_SpecRegionEnd" to="rend130" fromId="7390" toId="2286">
</dataflow>
<dataflow id="7661" from="empty_155" to="rend130" fromId="7658" toId="2286">
</dataflow>
<dataflow id="7662" from="rbegin70" to="rend130" fromId="2285" toId="2286">
</dataflow>
<dataflow id="7663" from="_ssdm_op_SpecRegionBegin" to="rbegin72" fromId="7380" toId="2287">
</dataflow>
<dataflow id="7665" from="empty_154" to="rbegin72" fromId="7664" toId="2287">
</dataflow>
<dataflow id="7666" from="_ssdm_op_SpecRegionEnd" to="rend128" fromId="7390" toId="2288">
</dataflow>
<dataflow id="7667" from="empty_154" to="rend128" fromId="7664" toId="2288">
</dataflow>
<dataflow id="7668" from="rbegin72" to="rend128" fromId="2287" toId="2288">
</dataflow>
<dataflow id="7669" from="_ssdm_op_SpecRegionBegin" to="rbegin74" fromId="7380" toId="2289">
</dataflow>
<dataflow id="7671" from="empty_153" to="rbegin74" fromId="7670" toId="2289">
</dataflow>
<dataflow id="7672" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2290">
</dataflow>
<dataflow id="7674" from="StgValue_7673" to="specfucore_ln5" fromId="7673" toId="2290">
</dataflow>
<dataflow id="7675" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2290">
</dataflow>
<dataflow id="7676" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2290">
</dataflow>
<dataflow id="7677" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2290">
</dataflow>
<dataflow id="7678" from="_ssdm_op_SpecRegionEnd" to="rend126" fromId="7390" toId="2291">
</dataflow>
<dataflow id="7679" from="empty_153" to="rend126" fromId="7670" toId="2291">
</dataflow>
<dataflow id="7680" from="rbegin74" to="rend126" fromId="2289" toId="2291">
</dataflow>
<dataflow id="7681" from="_ssdm_op_SpecRegionBegin" to="rbegin76" fromId="7380" toId="2292">
</dataflow>
<dataflow id="7683" from="empty_152" to="rbegin76" fromId="7682" toId="2292">
</dataflow>
<dataflow id="7684" from="_ssdm_op_SpecRegionEnd" to="rend124" fromId="7390" toId="2293">
</dataflow>
<dataflow id="7685" from="empty_152" to="rend124" fromId="7682" toId="2293">
</dataflow>
<dataflow id="7686" from="rbegin76" to="rend124" fromId="2292" toId="2293">
</dataflow>
<dataflow id="7687" from="_ssdm_op_SpecRegionBegin" to="rbegin78" fromId="7380" toId="2294">
</dataflow>
<dataflow id="7689" from="empty_151" to="rbegin78" fromId="7688" toId="2294">
</dataflow>
<dataflow id="7690" from="_ssdm_op_SpecRegionEnd" to="rend122" fromId="7390" toId="2295">
</dataflow>
<dataflow id="7691" from="empty_151" to="rend122" fromId="7688" toId="2295">
</dataflow>
<dataflow id="7692" from="rbegin78" to="rend122" fromId="2294" toId="2295">
</dataflow>
<dataflow id="7693" from="_ssdm_op_SpecRegionBegin" to="rbegin80" fromId="7380" toId="2296">
</dataflow>
<dataflow id="7695" from="empty_150" to="rbegin80" fromId="7694" toId="2296">
</dataflow>
<dataflow id="7696" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2297">
</dataflow>
<dataflow id="7698" from="StgValue_7697" to="specfucore_ln5" fromId="7697" toId="2297">
</dataflow>
<dataflow id="7699" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2297">
</dataflow>
<dataflow id="7700" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2297">
</dataflow>
<dataflow id="7701" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2297">
</dataflow>
<dataflow id="7702" from="_ssdm_op_SpecRegionEnd" to="rend120" fromId="7390" toId="2298">
</dataflow>
<dataflow id="7703" from="empty_150" to="rend120" fromId="7694" toId="2298">
</dataflow>
<dataflow id="7704" from="rbegin80" to="rend120" fromId="2296" toId="2298">
</dataflow>
<dataflow id="7705" from="_ssdm_op_SpecRegionBegin" to="rbegin82" fromId="7380" toId="2299">
</dataflow>
<dataflow id="7707" from="empty_149" to="rbegin82" fromId="7706" toId="2299">
</dataflow>
<dataflow id="7708" from="_ssdm_op_SpecRegionEnd" to="rend118" fromId="7390" toId="2300">
</dataflow>
<dataflow id="7709" from="empty_149" to="rend118" fromId="7706" toId="2300">
</dataflow>
<dataflow id="7710" from="rbegin82" to="rend118" fromId="2299" toId="2300">
</dataflow>
<dataflow id="7711" from="_ssdm_op_SpecRegionBegin" to="rbegin84" fromId="7380" toId="2301">
</dataflow>
<dataflow id="7713" from="empty_148" to="rbegin84" fromId="7712" toId="2301">
</dataflow>
<dataflow id="7714" from="_ssdm_op_SpecRegionEnd" to="rend116" fromId="7390" toId="2302">
</dataflow>
<dataflow id="7715" from="empty_148" to="rend116" fromId="7712" toId="2302">
</dataflow>
<dataflow id="7716" from="rbegin84" to="rend116" fromId="2301" toId="2302">
</dataflow>
<dataflow id="7717" from="_ssdm_op_SpecRegionBegin" to="rbegin86" fromId="7380" toId="2303">
</dataflow>
<dataflow id="7719" from="empty_110" to="rbegin86" fromId="7718" toId="2303">
</dataflow>
<dataflow id="7720" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2304">
</dataflow>
<dataflow id="7722" from="StgValue_7721" to="specfucore_ln5" fromId="7721" toId="2304">
</dataflow>
<dataflow id="7723" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2304">
</dataflow>
<dataflow id="7724" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2304">
</dataflow>
<dataflow id="7725" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2304">
</dataflow>
<dataflow id="7726" from="_ssdm_op_SpecRegionEnd" to="rend112" fromId="7390" toId="2305">
</dataflow>
<dataflow id="7727" from="empty_110" to="rend112" fromId="7718" toId="2305">
</dataflow>
<dataflow id="7728" from="rbegin86" to="rend112" fromId="2303" toId="2305">
</dataflow>
<dataflow id="7729" from="_ssdm_op_SpecRegionBegin" to="rbegin88" fromId="7380" toId="2306">
</dataflow>
<dataflow id="7731" from="empty_127" to="rbegin88" fromId="7730" toId="2306">
</dataflow>
<dataflow id="7732" from="_ssdm_op_SpecRegionEnd" to="rend110" fromId="7390" toId="2307">
</dataflow>
<dataflow id="7733" from="empty_127" to="rend110" fromId="7730" toId="2307">
</dataflow>
<dataflow id="7734" from="rbegin88" to="rend110" fromId="2306" toId="2307">
</dataflow>
<dataflow id="7735" from="_ssdm_op_SpecRegionBegin" to="rbegin90" fromId="7380" toId="2308">
</dataflow>
<dataflow id="7737" from="empty_139" to="rbegin90" fromId="7736" toId="2308">
</dataflow>
<dataflow id="7738" from="_ssdm_op_SpecRegionEnd" to="rend108" fromId="7390" toId="2309">
</dataflow>
<dataflow id="7739" from="empty_139" to="rend108" fromId="7736" toId="2309">
</dataflow>
<dataflow id="7740" from="rbegin90" to="rend108" fromId="2308" toId="2309">
</dataflow>
<dataflow id="7741" from="_ssdm_op_SpecRegionBegin" to="rbegin92" fromId="7380" toId="2310">
</dataflow>
<dataflow id="7743" from="empty_138" to="rbegin92" fromId="7742" toId="2310">
</dataflow>
<dataflow id="7744" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2311">
</dataflow>
<dataflow id="7746" from="StgValue_7745" to="specfucore_ln5" fromId="7745" toId="2311">
</dataflow>
<dataflow id="7747" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2311">
</dataflow>
<dataflow id="7748" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2311">
</dataflow>
<dataflow id="7749" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2311">
</dataflow>
<dataflow id="7750" from="_ssdm_op_SpecRegionEnd" to="rend106" fromId="7390" toId="2312">
</dataflow>
<dataflow id="7751" from="empty_138" to="rend106" fromId="7742" toId="2312">
</dataflow>
<dataflow id="7752" from="rbegin92" to="rend106" fromId="2310" toId="2312">
</dataflow>
<dataflow id="7753" from="_ssdm_op_SpecRegionBegin" to="rbegin94" fromId="7380" toId="2313">
</dataflow>
<dataflow id="7755" from="empty_137" to="rbegin94" fromId="7754" toId="2313">
</dataflow>
<dataflow id="7756" from="_ssdm_op_SpecRegionEnd" to="rend104" fromId="7390" toId="2314">
</dataflow>
<dataflow id="7757" from="empty_137" to="rend104" fromId="7754" toId="2314">
</dataflow>
<dataflow id="7758" from="rbegin94" to="rend104" fromId="2313" toId="2314">
</dataflow>
<dataflow id="7759" from="_ssdm_op_SpecRegionBegin" to="rbegin96" fromId="7380" toId="2315">
</dataflow>
<dataflow id="7761" from="empty_136" to="rbegin96" fromId="7760" toId="2315">
</dataflow>
<dataflow id="7762" from="_ssdm_op_SpecRegionEnd" to="rend102" fromId="7390" toId="2316">
</dataflow>
<dataflow id="7763" from="empty_136" to="rend102" fromId="7760" toId="2316">
</dataflow>
<dataflow id="7764" from="rbegin96" to="rend102" fromId="2315" toId="2316">
</dataflow>
<dataflow id="7765" from="_ssdm_op_SpecRegionBegin" to="rbegin98" fromId="7380" toId="2317">
</dataflow>
<dataflow id="7767" from="empty_135" to="rbegin98" fromId="7766" toId="2317">
</dataflow>
<dataflow id="7768" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2318">
</dataflow>
<dataflow id="7770" from="StgValue_7769" to="specfucore_ln5" fromId="7769" toId="2318">
</dataflow>
<dataflow id="7771" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2318">
</dataflow>
<dataflow id="7772" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2318">
</dataflow>
<dataflow id="7773" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2318">
</dataflow>
<dataflow id="7774" from="_ssdm_op_SpecRegionEnd" to="rend100" fromId="7390" toId="2319">
</dataflow>
<dataflow id="7775" from="empty_135" to="rend100" fromId="7766" toId="2319">
</dataflow>
<dataflow id="7776" from="rbegin98" to="rend100" fromId="2317" toId="2319">
</dataflow>
<dataflow id="7777" from="_ssdm_op_SpecRegionBegin" to="rbegin97" fromId="7380" toId="2320">
</dataflow>
<dataflow id="7779" from="empty_121" to="rbegin97" fromId="7778" toId="2320">
</dataflow>
<dataflow id="7780" from="_ssdm_op_SpecRegionEnd" to="rend98" fromId="7390" toId="2321">
</dataflow>
<dataflow id="7781" from="empty_121" to="rend98" fromId="7778" toId="2321">
</dataflow>
<dataflow id="7782" from="rbegin97" to="rend98" fromId="2320" toId="2321">
</dataflow>
<dataflow id="7783" from="_ssdm_op_SpecRegionBegin" to="rbegin95" fromId="7380" toId="2322">
</dataflow>
<dataflow id="7785" from="empty_171" to="rbegin95" fromId="7784" toId="2322">
</dataflow>
<dataflow id="7786" from="_ssdm_op_SpecRegionEnd" to="rend96" fromId="7390" toId="2323">
</dataflow>
<dataflow id="7787" from="empty_171" to="rend96" fromId="7784" toId="2323">
</dataflow>
<dataflow id="7788" from="rbegin95" to="rend96" fromId="2322" toId="2323">
</dataflow>
<dataflow id="7789" from="_ssdm_op_SpecRegionBegin" to="rbegin93" fromId="7380" toId="2324">
</dataflow>
<dataflow id="7791" from="empty_185" to="rbegin93" fromId="7790" toId="2324">
</dataflow>
<dataflow id="7792" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2325">
</dataflow>
<dataflow id="7794" from="StgValue_7793" to="specfucore_ln5" fromId="7793" toId="2325">
</dataflow>
<dataflow id="7795" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2325">
</dataflow>
<dataflow id="7796" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2325">
</dataflow>
<dataflow id="7797" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2325">
</dataflow>
<dataflow id="7798" from="_ssdm_op_SpecRegionEnd" to="rend94" fromId="7390" toId="2326">
</dataflow>
<dataflow id="7799" from="empty_185" to="rend94" fromId="7790" toId="2326">
</dataflow>
<dataflow id="7800" from="rbegin93" to="rend94" fromId="2324" toId="2326">
</dataflow>
<dataflow id="7801" from="_ssdm_op_SpecRegionBegin" to="rbegin89" fromId="7380" toId="2327">
</dataflow>
<dataflow id="7803" from="empty_186" to="rbegin89" fromId="7802" toId="2327">
</dataflow>
<dataflow id="7804" from="_ssdm_op_SpecRegionEnd" to="rend90" fromId="7390" toId="2328">
</dataflow>
<dataflow id="7805" from="empty_186" to="rend90" fromId="7802" toId="2328">
</dataflow>
<dataflow id="7806" from="rbegin89" to="rend90" fromId="2327" toId="2328">
</dataflow>
<dataflow id="7807" from="_ssdm_op_SpecRegionBegin" to="rbegin87" fromId="7380" toId="2329">
</dataflow>
<dataflow id="7809" from="empty_143" to="rbegin87" fromId="7808" toId="2329">
</dataflow>
<dataflow id="7810" from="_ssdm_op_SpecRegionEnd" to="rend88" fromId="7390" toId="2330">
</dataflow>
<dataflow id="7811" from="empty_143" to="rend88" fromId="7808" toId="2330">
</dataflow>
<dataflow id="7812" from="rbegin87" to="rend88" fromId="2329" toId="2330">
</dataflow>
<dataflow id="7813" from="_ssdm_op_SpecRegionBegin" to="rbegin85" fromId="7380" toId="2331">
</dataflow>
<dataflow id="7815" from="empty_176" to="rbegin85" fromId="7814" toId="2331">
</dataflow>
<dataflow id="7816" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2332">
</dataflow>
<dataflow id="7818" from="StgValue_7817" to="specfucore_ln5" fromId="7817" toId="2332">
</dataflow>
<dataflow id="7819" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2332">
</dataflow>
<dataflow id="7820" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2332">
</dataflow>
<dataflow id="7821" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2332">
</dataflow>
<dataflow id="7822" from="_ssdm_op_SpecRegionEnd" to="rend86" fromId="7390" toId="2333">
</dataflow>
<dataflow id="7823" from="empty_176" to="rend86" fromId="7814" toId="2333">
</dataflow>
<dataflow id="7824" from="rbegin85" to="rend86" fromId="2331" toId="2333">
</dataflow>
<dataflow id="7825" from="_ssdm_op_SpecRegionBegin" to="rbegin83" fromId="7380" toId="2334">
</dataflow>
<dataflow id="7827" from="empty_128" to="rbegin83" fromId="7826" toId="2334">
</dataflow>
<dataflow id="7828" from="_ssdm_op_SpecRegionEnd" to="rend84" fromId="7390" toId="2335">
</dataflow>
<dataflow id="7829" from="empty_128" to="rend84" fromId="7826" toId="2335">
</dataflow>
<dataflow id="7830" from="rbegin83" to="rend84" fromId="2334" toId="2335">
</dataflow>
<dataflow id="7831" from="_ssdm_op_SpecRegionBegin" to="rbegin81" fromId="7380" toId="2336">
</dataflow>
<dataflow id="7833" from="empty_140" to="rbegin81" fromId="7832" toId="2336">
</dataflow>
<dataflow id="7834" from="_ssdm_op_SpecRegionEnd" to="rend82" fromId="7390" toId="2337">
</dataflow>
<dataflow id="7835" from="empty_140" to="rend82" fromId="7832" toId="2337">
</dataflow>
<dataflow id="7836" from="rbegin81" to="rend82" fromId="2336" toId="2337">
</dataflow>
<dataflow id="7837" from="_ssdm_op_SpecRegionBegin" to="rbegin79" fromId="7380" toId="2338">
</dataflow>
<dataflow id="7839" from="empty_126" to="rbegin79" fromId="7838" toId="2338">
</dataflow>
<dataflow id="7840" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2339">
</dataflow>
<dataflow id="7842" from="StgValue_7841" to="specfucore_ln5" fromId="7841" toId="2339">
</dataflow>
<dataflow id="7843" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2339">
</dataflow>
<dataflow id="7844" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2339">
</dataflow>
<dataflow id="7845" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2339">
</dataflow>
<dataflow id="7846" from="_ssdm_op_SpecRegionEnd" to="rend80" fromId="7390" toId="2340">
</dataflow>
<dataflow id="7847" from="empty_126" to="rend80" fromId="7838" toId="2340">
</dataflow>
<dataflow id="7848" from="rbegin79" to="rend80" fromId="2338" toId="2340">
</dataflow>
<dataflow id="7849" from="_ssdm_op_SpecRegionBegin" to="rbegin77" fromId="7380" toId="2341">
</dataflow>
<dataflow id="7851" from="empty_125" to="rbegin77" fromId="7850" toId="2341">
</dataflow>
<dataflow id="7852" from="_ssdm_op_SpecRegionEnd" to="rend78" fromId="7390" toId="2342">
</dataflow>
<dataflow id="7853" from="empty_125" to="rend78" fromId="7850" toId="2342">
</dataflow>
<dataflow id="7854" from="rbegin77" to="rend78" fromId="2341" toId="2342">
</dataflow>
<dataflow id="7855" from="_ssdm_op_SpecRegionBegin" to="rbegin75" fromId="7380" toId="2343">
</dataflow>
<dataflow id="7857" from="empty_124" to="rbegin75" fromId="7856" toId="2343">
</dataflow>
<dataflow id="7858" from="_ssdm_op_SpecRegionEnd" to="rend76" fromId="7390" toId="2344">
</dataflow>
<dataflow id="7859" from="empty_124" to="rend76" fromId="7856" toId="2344">
</dataflow>
<dataflow id="7860" from="rbegin75" to="rend76" fromId="2343" toId="2344">
</dataflow>
<dataflow id="7861" from="_ssdm_op_SpecRegionBegin" to="rbegin73" fromId="7380" toId="2345">
</dataflow>
<dataflow id="7863" from="empty_123" to="rbegin73" fromId="7862" toId="2345">
</dataflow>
<dataflow id="7864" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2346">
</dataflow>
<dataflow id="7866" from="StgValue_7865" to="specfucore_ln5" fromId="7865" toId="2346">
</dataflow>
<dataflow id="7867" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2346">
</dataflow>
<dataflow id="7868" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2346">
</dataflow>
<dataflow id="7869" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2346">
</dataflow>
<dataflow id="7870" from="_ssdm_op_SpecRegionEnd" to="rend74" fromId="7390" toId="2347">
</dataflow>
<dataflow id="7871" from="empty_123" to="rend74" fromId="7862" toId="2347">
</dataflow>
<dataflow id="7872" from="rbegin73" to="rend74" fromId="2345" toId="2347">
</dataflow>
<dataflow id="7873" from="_ssdm_op_SpecRegionBegin" to="rbegin71" fromId="7380" toId="2348">
</dataflow>
<dataflow id="7875" from="empty_122" to="rbegin71" fromId="7874" toId="2348">
</dataflow>
<dataflow id="7876" from="_ssdm_op_SpecRegionEnd" to="rend72" fromId="7390" toId="2349">
</dataflow>
<dataflow id="7877" from="empty_122" to="rend72" fromId="7874" toId="2349">
</dataflow>
<dataflow id="7878" from="rbegin71" to="rend72" fromId="2348" toId="2349">
</dataflow>
<dataflow id="7879" from="_ssdm_op_SpecRegionBegin" to="rbegin67" fromId="7380" toId="2350">
</dataflow>
<dataflow id="7881" from="empty_134" to="rbegin67" fromId="7880" toId="2350">
</dataflow>
<dataflow id="7882" from="_ssdm_op_SpecRegionEnd" to="rend68" fromId="7390" toId="2351">
</dataflow>
<dataflow id="7883" from="empty_134" to="rend68" fromId="7880" toId="2351">
</dataflow>
<dataflow id="7884" from="rbegin67" to="rend68" fromId="2350" toId="2351">
</dataflow>
<dataflow id="7885" from="_ssdm_op_SpecRegionBegin" to="rbegin65" fromId="7380" toId="2352">
</dataflow>
<dataflow id="7887" from="empty_133" to="rbegin65" fromId="7886" toId="2352">
</dataflow>
<dataflow id="7888" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2353">
</dataflow>
<dataflow id="7890" from="StgValue_7889" to="specfucore_ln5" fromId="7889" toId="2353">
</dataflow>
<dataflow id="7891" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2353">
</dataflow>
<dataflow id="7892" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2353">
</dataflow>
<dataflow id="7893" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2353">
</dataflow>
<dataflow id="7894" from="_ssdm_op_SpecRegionEnd" to="rend66" fromId="7390" toId="2354">
</dataflow>
<dataflow id="7895" from="empty_133" to="rend66" fromId="7886" toId="2354">
</dataflow>
<dataflow id="7896" from="rbegin65" to="rend66" fromId="2352" toId="2354">
</dataflow>
<dataflow id="7897" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="7380" toId="2355">
</dataflow>
<dataflow id="7899" from="empty_145" to="rbegin63" fromId="7898" toId="2355">
</dataflow>
<dataflow id="7900" from="_ssdm_op_SpecRegionEnd" to="rend64" fromId="7390" toId="2356">
</dataflow>
<dataflow id="7901" from="empty_145" to="rend64" fromId="7898" toId="2356">
</dataflow>
<dataflow id="7902" from="rbegin63" to="rend64" fromId="2355" toId="2356">
</dataflow>
<dataflow id="7903" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="7380" toId="2357">
</dataflow>
<dataflow id="7905" from="empty_144" to="rbegin61" fromId="7904" toId="2357">
</dataflow>
<dataflow id="7906" from="_ssdm_op_SpecRegionEnd" to="rend62" fromId="7390" toId="2358">
</dataflow>
<dataflow id="7907" from="empty_144" to="rend62" fromId="7904" toId="2358">
</dataflow>
<dataflow id="7908" from="rbegin61" to="rend62" fromId="2357" toId="2358">
</dataflow>
<dataflow id="7909" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="7380" toId="2359">
</dataflow>
<dataflow id="7911" from="empty_120" to="rbegin59" fromId="7910" toId="2359">
</dataflow>
<dataflow id="7912" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2360">
</dataflow>
<dataflow id="7914" from="StgValue_7913" to="specfucore_ln5" fromId="7913" toId="2360">
</dataflow>
<dataflow id="7915" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2360">
</dataflow>
<dataflow id="7916" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2360">
</dataflow>
<dataflow id="7917" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2360">
</dataflow>
<dataflow id="7918" from="_ssdm_op_SpecRegionEnd" to="rend60" fromId="7390" toId="2361">
</dataflow>
<dataflow id="7919" from="empty_120" to="rend60" fromId="7910" toId="2361">
</dataflow>
<dataflow id="7920" from="rbegin59" to="rend60" fromId="2359" toId="2361">
</dataflow>
<dataflow id="7921" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="7380" toId="2362">
</dataflow>
<dataflow id="7923" from="empty_142" to="rbegin57" fromId="7922" toId="2362">
</dataflow>
<dataflow id="7924" from="_ssdm_op_SpecRegionEnd" to="rend58" fromId="7390" toId="2363">
</dataflow>
<dataflow id="7925" from="empty_142" to="rend58" fromId="7922" toId="2363">
</dataflow>
<dataflow id="7926" from="rbegin57" to="rend58" fromId="2362" toId="2363">
</dataflow>
<dataflow id="7927" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="7380" toId="2364">
</dataflow>
<dataflow id="7929" from="empty_190" to="rbegin55" fromId="7928" toId="2364">
</dataflow>
<dataflow id="7930" from="_ssdm_op_SpecRegionEnd" to="rend56" fromId="7390" toId="2365">
</dataflow>
<dataflow id="7931" from="empty_190" to="rend56" fromId="7928" toId="2365">
</dataflow>
<dataflow id="7932" from="rbegin55" to="rend56" fromId="2364" toId="2365">
</dataflow>
<dataflow id="7933" from="_ssdm_op_SpecRegionBegin" to="rbegin53" fromId="7380" toId="2366">
</dataflow>
<dataflow id="7935" from="empty_188" to="rbegin53" fromId="7934" toId="2366">
</dataflow>
<dataflow id="7936" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2367">
</dataflow>
<dataflow id="7938" from="StgValue_7937" to="specfucore_ln5" fromId="7937" toId="2367">
</dataflow>
<dataflow id="7939" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2367">
</dataflow>
<dataflow id="7940" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2367">
</dataflow>
<dataflow id="7941" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2367">
</dataflow>
<dataflow id="7942" from="_ssdm_op_SpecRegionEnd" to="rend54" fromId="7390" toId="2368">
</dataflow>
<dataflow id="7943" from="empty_188" to="rend54" fromId="7934" toId="2368">
</dataflow>
<dataflow id="7944" from="rbegin53" to="rend54" fromId="2366" toId="2368">
</dataflow>
<dataflow id="7945" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="7380" toId="2369">
</dataflow>
<dataflow id="7947" from="empty_156" to="rbegin51" fromId="7946" toId="2369">
</dataflow>
<dataflow id="7948" from="_ssdm_op_SpecRegionEnd" to="rend52" fromId="7390" toId="2370">
</dataflow>
<dataflow id="7949" from="empty_156" to="rend52" fromId="7946" toId="2370">
</dataflow>
<dataflow id="7950" from="rbegin51" to="rend52" fromId="2369" toId="2370">
</dataflow>
<dataflow id="7951" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="7380" toId="2371">
</dataflow>
<dataflow id="7953" from="empty_118" to="rbegin49" fromId="7952" toId="2371">
</dataflow>
<dataflow id="7954" from="_ssdm_op_SpecRegionEnd" to="rend50" fromId="7390" toId="2372">
</dataflow>
<dataflow id="7955" from="empty_118" to="rend50" fromId="7952" toId="2372">
</dataflow>
<dataflow id="7956" from="rbegin49" to="rend50" fromId="2371" toId="2372">
</dataflow>
<dataflow id="7957" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="7380" toId="2373">
</dataflow>
<dataflow id="7959" from="empty_117" to="rbegin45" fromId="7958" toId="2373">
</dataflow>
<dataflow id="7960" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2374">
</dataflow>
<dataflow id="7962" from="StgValue_7961" to="specfucore_ln5" fromId="7961" toId="2374">
</dataflow>
<dataflow id="7963" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2374">
</dataflow>
<dataflow id="7964" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2374">
</dataflow>
<dataflow id="7965" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2374">
</dataflow>
<dataflow id="7966" from="_ssdm_op_SpecRegionEnd" to="rend46" fromId="7390" toId="2375">
</dataflow>
<dataflow id="7967" from="empty_117" to="rend46" fromId="7958" toId="2375">
</dataflow>
<dataflow id="7968" from="rbegin45" to="rend46" fromId="2373" toId="2375">
</dataflow>
<dataflow id="7969" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="7380" toId="2376">
</dataflow>
<dataflow id="7971" from="empty_116" to="rbegin43" fromId="7970" toId="2376">
</dataflow>
<dataflow id="7972" from="_ssdm_op_SpecRegionEnd" to="rend44" fromId="7390" toId="2377">
</dataflow>
<dataflow id="7973" from="empty_116" to="rend44" fromId="7970" toId="2377">
</dataflow>
<dataflow id="7974" from="rbegin43" to="rend44" fromId="2376" toId="2377">
</dataflow>
<dataflow id="7975" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="7380" toId="2378">
</dataflow>
<dataflow id="7977" from="empty_115" to="rbegin41" fromId="7976" toId="2378">
</dataflow>
<dataflow id="7978" from="_ssdm_op_SpecRegionEnd" to="rend42" fromId="7390" toId="2379">
</dataflow>
<dataflow id="7979" from="empty_115" to="rend42" fromId="7976" toId="2379">
</dataflow>
<dataflow id="7980" from="rbegin41" to="rend42" fromId="2378" toId="2379">
</dataflow>
<dataflow id="7981" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="7380" toId="2380">
</dataflow>
<dataflow id="7983" from="empty_114" to="rbegin39" fromId="7982" toId="2380">
</dataflow>
<dataflow id="7984" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2381">
</dataflow>
<dataflow id="7986" from="StgValue_7985" to="specfucore_ln5" fromId="7985" toId="2381">
</dataflow>
<dataflow id="7987" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2381">
</dataflow>
<dataflow id="7988" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2381">
</dataflow>
<dataflow id="7989" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2381">
</dataflow>
<dataflow id="7990" from="_ssdm_op_SpecRegionEnd" to="rend40" fromId="7390" toId="2382">
</dataflow>
<dataflow id="7991" from="empty_114" to="rend40" fromId="7982" toId="2382">
</dataflow>
<dataflow id="7992" from="rbegin39" to="rend40" fromId="2380" toId="2382">
</dataflow>
<dataflow id="7993" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="7380" toId="2383">
</dataflow>
<dataflow id="7995" from="empty_113" to="rbegin37" fromId="7994" toId="2383">
</dataflow>
<dataflow id="7996" from="_ssdm_op_SpecRegionEnd" to="rend38" fromId="7390" toId="2384">
</dataflow>
<dataflow id="7997" from="empty_113" to="rend38" fromId="7994" toId="2384">
</dataflow>
<dataflow id="7998" from="rbegin37" to="rend38" fromId="2383" toId="2384">
</dataflow>
<dataflow id="7999" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="7380" toId="2385">
</dataflow>
<dataflow id="8001" from="empty_112" to="rbegin35" fromId="8000" toId="2385">
</dataflow>
<dataflow id="8002" from="_ssdm_op_SpecRegionEnd" to="rend36" fromId="7390" toId="2386">
</dataflow>
<dataflow id="8003" from="empty_112" to="rend36" fromId="8000" toId="2386">
</dataflow>
<dataflow id="8004" from="rbegin35" to="rend36" fromId="2385" toId="2386">
</dataflow>
<dataflow id="8005" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="7380" toId="2387">
</dataflow>
<dataflow id="8007" from="empty_111" to="rbegin33" fromId="8006" toId="2387">
</dataflow>
<dataflow id="8008" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2388">
</dataflow>
<dataflow id="8010" from="StgValue_8009" to="specfucore_ln5" fromId="8009" toId="2388">
</dataflow>
<dataflow id="8011" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2388">
</dataflow>
<dataflow id="8012" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2388">
</dataflow>
<dataflow id="8013" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2388">
</dataflow>
<dataflow id="8014" from="_ssdm_op_SpecRegionEnd" to="rend34" fromId="7390" toId="2389">
</dataflow>
<dataflow id="8015" from="empty_111" to="rend34" fromId="8006" toId="2389">
</dataflow>
<dataflow id="8016" from="rbegin33" to="rend34" fromId="2387" toId="2389">
</dataflow>
<dataflow id="8017" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="7380" toId="2390">
</dataflow>
<dataflow id="8019" from="empty_97" to="rbegin31" fromId="8018" toId="2390">
</dataflow>
<dataflow id="8020" from="_ssdm_op_SpecRegionEnd" to="rend32" fromId="7390" toId="2391">
</dataflow>
<dataflow id="8021" from="empty_97" to="rend32" fromId="8018" toId="2391">
</dataflow>
<dataflow id="8022" from="rbegin31" to="rend32" fromId="2390" toId="2391">
</dataflow>
<dataflow id="8023" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="7380" toId="2392">
</dataflow>
<dataflow id="8025" from="empty_94" to="rbegin29" fromId="8024" toId="2392">
</dataflow>
<dataflow id="8026" from="_ssdm_op_SpecRegionEnd" to="rend30" fromId="7390" toId="2393">
</dataflow>
<dataflow id="8027" from="empty_94" to="rend30" fromId="8024" toId="2393">
</dataflow>
<dataflow id="8028" from="rbegin29" to="rend30" fromId="2392" toId="2393">
</dataflow>
<dataflow id="8029" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="7380" toId="2394">
</dataflow>
<dataflow id="8031" from="empty_157" to="rbegin27" fromId="8030" toId="2394">
</dataflow>
<dataflow id="8032" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2395">
</dataflow>
<dataflow id="8034" from="StgValue_8033" to="specfucore_ln5" fromId="8033" toId="2395">
</dataflow>
<dataflow id="8035" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2395">
</dataflow>
<dataflow id="8036" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2395">
</dataflow>
<dataflow id="8037" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2395">
</dataflow>
<dataflow id="8038" from="_ssdm_op_SpecRegionEnd" to="rend28" fromId="7390" toId="2396">
</dataflow>
<dataflow id="8039" from="empty_157" to="rend28" fromId="8030" toId="2396">
</dataflow>
<dataflow id="8040" from="rbegin27" to="rend28" fromId="2394" toId="2396">
</dataflow>
<dataflow id="8041" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="7380" toId="2397">
</dataflow>
<dataflow id="8043" from="empty_119" to="rbegin23" fromId="8042" toId="2397">
</dataflow>
<dataflow id="8044" from="_ssdm_op_SpecRegionEnd" to="rend24" fromId="7390" toId="2398">
</dataflow>
<dataflow id="8045" from="empty_119" to="rend24" fromId="8042" toId="2398">
</dataflow>
<dataflow id="8046" from="rbegin23" to="rend24" fromId="2397" toId="2398">
</dataflow>
<dataflow id="8047" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="7380" toId="2399">
</dataflow>
<dataflow id="8049" from="empty_106" to="rbegin21" fromId="8048" toId="2399">
</dataflow>
<dataflow id="8050" from="_ssdm_op_SpecRegionEnd" to="rend22" fromId="7390" toId="2400">
</dataflow>
<dataflow id="8051" from="empty_106" to="rend22" fromId="8048" toId="2400">
</dataflow>
<dataflow id="8052" from="rbegin21" to="rend22" fromId="2399" toId="2400">
</dataflow>
<dataflow id="8053" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="7380" toId="2401">
</dataflow>
<dataflow id="8055" from="empty_105" to="rbegin19" fromId="8054" toId="2401">
</dataflow>
<dataflow id="8056" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2402">
</dataflow>
<dataflow id="8058" from="StgValue_8057" to="specfucore_ln5" fromId="8057" toId="2402">
</dataflow>
<dataflow id="8059" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2402">
</dataflow>
<dataflow id="8060" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2402">
</dataflow>
<dataflow id="8061" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2402">
</dataflow>
<dataflow id="8062" from="_ssdm_op_SpecRegionEnd" to="rend20" fromId="7390" toId="2403">
</dataflow>
<dataflow id="8063" from="empty_105" to="rend20" fromId="8054" toId="2403">
</dataflow>
<dataflow id="8064" from="rbegin19" to="rend20" fromId="2401" toId="2403">
</dataflow>
<dataflow id="8065" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="7380" toId="2404">
</dataflow>
<dataflow id="8067" from="empty_104" to="rbegin17" fromId="8066" toId="2404">
</dataflow>
<dataflow id="8068" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="7390" toId="2405">
</dataflow>
<dataflow id="8069" from="empty_104" to="rend18" fromId="8066" toId="2405">
</dataflow>
<dataflow id="8070" from="rbegin17" to="rend18" fromId="2404" toId="2405">
</dataflow>
<dataflow id="8071" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="7380" toId="2406">
</dataflow>
<dataflow id="8073" from="empty_103" to="rbegin15" fromId="8072" toId="2406">
</dataflow>
<dataflow id="8074" from="_ssdm_op_SpecRegionEnd" to="rend16" fromId="7390" toId="2407">
</dataflow>
<dataflow id="8075" from="empty_103" to="rend16" fromId="8072" toId="2407">
</dataflow>
<dataflow id="8076" from="rbegin15" to="rend16" fromId="2406" toId="2407">
</dataflow>
<dataflow id="8077" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="7380" toId="2408">
</dataflow>
<dataflow id="8079" from="empty_102" to="rbegin13" fromId="8078" toId="2408">
</dataflow>
<dataflow id="8080" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2409">
</dataflow>
<dataflow id="8082" from="StgValue_8081" to="specfucore_ln5" fromId="8081" toId="2409">
</dataflow>
<dataflow id="8083" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2409">
</dataflow>
<dataflow id="8084" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2409">
</dataflow>
<dataflow id="8085" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2409">
</dataflow>
<dataflow id="8086" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="7390" toId="2410">
</dataflow>
<dataflow id="8087" from="empty_102" to="rend14" fromId="8078" toId="2410">
</dataflow>
<dataflow id="8088" from="rbegin13" to="rend14" fromId="2408" toId="2410">
</dataflow>
<dataflow id="8089" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="7380" toId="2411">
</dataflow>
<dataflow id="8091" from="empty_101" to="rbegin11" fromId="8090" toId="2411">
</dataflow>
<dataflow id="8092" from="_ssdm_op_SpecRegionEnd" to="rend12" fromId="7390" toId="2412">
</dataflow>
<dataflow id="8093" from="empty_101" to="rend12" fromId="8090" toId="2412">
</dataflow>
<dataflow id="8094" from="rbegin11" to="rend12" fromId="2411" toId="2412">
</dataflow>
<dataflow id="8095" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="7380" toId="2413">
</dataflow>
<dataflow id="8097" from="empty_100" to="rbegin9" fromId="8096" toId="2413">
</dataflow>
<dataflow id="8098" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="7390" toId="2414">
</dataflow>
<dataflow id="8099" from="empty_100" to="rend10" fromId="8096" toId="2414">
</dataflow>
<dataflow id="8100" from="rbegin9" to="rend10" fromId="2413" toId="2414">
</dataflow>
<dataflow id="8101" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="7380" toId="2415">
</dataflow>
<dataflow id="8103" from="empty_99" to="rbegin7" fromId="8102" toId="2415">
</dataflow>
<dataflow id="8104" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2416">
</dataflow>
<dataflow id="8106" from="StgValue_8105" to="specfucore_ln5" fromId="8105" toId="2416">
</dataflow>
<dataflow id="8107" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2416">
</dataflow>
<dataflow id="8108" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2416">
</dataflow>
<dataflow id="8109" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2416">
</dataflow>
<dataflow id="8110" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="7390" toId="2417">
</dataflow>
<dataflow id="8111" from="empty_99" to="rend8" fromId="8102" toId="2417">
</dataflow>
<dataflow id="8112" from="rbegin7" to="rend8" fromId="2415" toId="2417">
</dataflow>
<dataflow id="8113" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="7380" toId="2418">
</dataflow>
<dataflow id="8115" from="empty_98" to="rbegin5" fromId="8114" toId="2418">
</dataflow>
<dataflow id="8116" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="7390" toId="2419">
</dataflow>
<dataflow id="8117" from="empty_98" to="rend6" fromId="8114" toId="2419">
</dataflow>
<dataflow id="8118" from="rbegin5" to="rend6" fromId="2418" toId="2419">
</dataflow>
<dataflow id="8119" from="_ssdm_op_SpecRegionBegin" to="rbegin99" fromId="7380" toId="2420">
</dataflow>
<dataflow id="8121" from="empty_159" to="rbegin99" fromId="8120" toId="2420">
</dataflow>
<dataflow id="8122" from="_ssdm_op_SpecRegionEnd" to="rend384" fromId="7390" toId="2421">
</dataflow>
<dataflow id="8123" from="empty_159" to="rend384" fromId="8120" toId="2421">
</dataflow>
<dataflow id="8124" from="rbegin99" to="rend384" fromId="2420" toId="2421">
</dataflow>
<dataflow id="8125" from="_ssdm_op_SpecRegionBegin" to="rbegin100" fromId="7380" toId="2422">
</dataflow>
<dataflow id="8127" from="empty_45" to="rbegin100" fromId="8126" toId="2422">
</dataflow>
<dataflow id="8128" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2423">
</dataflow>
<dataflow id="8130" from="StgValue_8129" to="specfucore_ln5" fromId="8129" toId="2423">
</dataflow>
<dataflow id="8131" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2423">
</dataflow>
<dataflow id="8132" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2423">
</dataflow>
<dataflow id="8133" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2423">
</dataflow>
<dataflow id="8134" from="_ssdm_op_SpecRegionEnd" to="rend382" fromId="7390" toId="2424">
</dataflow>
<dataflow id="8135" from="empty_45" to="rend382" fromId="8126" toId="2424">
</dataflow>
<dataflow id="8136" from="rbegin100" to="rend382" fromId="2422" toId="2424">
</dataflow>
<dataflow id="8137" from="_ssdm_op_SpecRegionBegin" to="rbegin101" fromId="7380" toId="2425">
</dataflow>
<dataflow id="8139" from="empty_69" to="rbegin101" fromId="8138" toId="2425">
</dataflow>
<dataflow id="8140" from="_ssdm_op_SpecRegionEnd" to="rend380" fromId="7390" toId="2426">
</dataflow>
<dataflow id="8141" from="empty_69" to="rend380" fromId="8138" toId="2426">
</dataflow>
<dataflow id="8142" from="rbegin101" to="rend380" fromId="2425" toId="2426">
</dataflow>
<dataflow id="8143" from="_ssdm_op_SpecRegionBegin" to="rbegin102" fromId="7380" toId="2427">
</dataflow>
<dataflow id="8145" from="empty_95" to="rbegin102" fromId="8144" toId="2427">
</dataflow>
<dataflow id="8146" from="_ssdm_op_SpecRegionEnd" to="rend378" fromId="7390" toId="2428">
</dataflow>
<dataflow id="8147" from="empty_95" to="rend378" fromId="8144" toId="2428">
</dataflow>
<dataflow id="8148" from="rbegin102" to="rend378" fromId="2427" toId="2428">
</dataflow>
<dataflow id="8149" from="_ssdm_op_SpecRegionBegin" to="rbegin103" fromId="7380" toId="2429">
</dataflow>
<dataflow id="8151" from="empty_81" to="rbegin103" fromId="8150" toId="2429">
</dataflow>
<dataflow id="8152" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2430">
</dataflow>
<dataflow id="8154" from="StgValue_8153" to="specfucore_ln5" fromId="8153" toId="2430">
</dataflow>
<dataflow id="8155" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2430">
</dataflow>
<dataflow id="8156" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2430">
</dataflow>
<dataflow id="8157" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2430">
</dataflow>
<dataflow id="8158" from="_ssdm_op_SpecRegionEnd" to="rend376" fromId="7390" toId="2431">
</dataflow>
<dataflow id="8159" from="empty_81" to="rend376" fromId="8150" toId="2431">
</dataflow>
<dataflow id="8160" from="rbegin103" to="rend376" fromId="2429" toId="2431">
</dataflow>
<dataflow id="8161" from="_ssdm_op_SpecRegionBegin" to="rbegin104" fromId="7380" toId="2432">
</dataflow>
<dataflow id="8163" from="empty_93" to="rbegin104" fromId="8162" toId="2432">
</dataflow>
<dataflow id="8164" from="_ssdm_op_SpecRegionEnd" to="rend374" fromId="7390" toId="2433">
</dataflow>
<dataflow id="8165" from="empty_93" to="rend374" fromId="8162" toId="2433">
</dataflow>
<dataflow id="8166" from="rbegin104" to="rend374" fromId="2432" toId="2433">
</dataflow>
<dataflow id="8167" from="_ssdm_op_SpecRegionBegin" to="rbegin105" fromId="7380" toId="2434">
</dataflow>
<dataflow id="8169" from="empty_92" to="rbegin105" fromId="8168" toId="2434">
</dataflow>
<dataflow id="8170" from="_ssdm_op_SpecRegionEnd" to="rend372" fromId="7390" toId="2435">
</dataflow>
<dataflow id="8171" from="empty_92" to="rend372" fromId="8168" toId="2435">
</dataflow>
<dataflow id="8172" from="rbegin105" to="rend372" fromId="2434" toId="2435">
</dataflow>
<dataflow id="8173" from="_ssdm_op_SpecRegionBegin" to="rbegin106" fromId="7380" toId="2436">
</dataflow>
<dataflow id="8175" from="empty_91" to="rbegin106" fromId="8174" toId="2436">
</dataflow>
<dataflow id="8176" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2437">
</dataflow>
<dataflow id="8178" from="StgValue_8177" to="specfucore_ln5" fromId="8177" toId="2437">
</dataflow>
<dataflow id="8179" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2437">
</dataflow>
<dataflow id="8180" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2437">
</dataflow>
<dataflow id="8181" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2437">
</dataflow>
<dataflow id="8182" from="_ssdm_op_SpecRegionEnd" to="rend370" fromId="7390" toId="2438">
</dataflow>
<dataflow id="8183" from="empty_91" to="rend370" fromId="8174" toId="2438">
</dataflow>
<dataflow id="8184" from="rbegin106" to="rend370" fromId="2436" toId="2438">
</dataflow>
<dataflow id="8185" from="_ssdm_op_SpecRegionBegin" to="rbegin107" fromId="7380" toId="2439">
</dataflow>
<dataflow id="8187" from="empty_90" to="rbegin107" fromId="8186" toId="2439">
</dataflow>
<dataflow id="8188" from="_ssdm_op_SpecRegionEnd" to="rend368" fromId="7390" toId="2440">
</dataflow>
<dataflow id="8189" from="empty_90" to="rend368" fromId="8186" toId="2440">
</dataflow>
<dataflow id="8190" from="rbegin107" to="rend368" fromId="2439" toId="2440">
</dataflow>
<dataflow id="8191" from="_ssdm_op_SpecRegionBegin" to="rbegin108" fromId="7380" toId="2441">
</dataflow>
<dataflow id="8193" from="empty_89" to="rbegin108" fromId="8192" toId="2441">
</dataflow>
<dataflow id="8194" from="_ssdm_op_SpecRegionEnd" to="rend366" fromId="7390" toId="2442">
</dataflow>
<dataflow id="8195" from="empty_89" to="rend366" fromId="8192" toId="2442">
</dataflow>
<dataflow id="8196" from="rbegin108" to="rend366" fromId="2441" toId="2442">
</dataflow>
<dataflow id="8197" from="_ssdm_op_SpecRegionBegin" to="rbegin109" fromId="7380" toId="2443">
</dataflow>
<dataflow id="8199" from="empty_88" to="rbegin109" fromId="8198" toId="2443">
</dataflow>
<dataflow id="8200" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2444">
</dataflow>
<dataflow id="8202" from="StgValue_8201" to="specfucore_ln5" fromId="8201" toId="2444">
</dataflow>
<dataflow id="8203" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2444">
</dataflow>
<dataflow id="8204" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2444">
</dataflow>
<dataflow id="8205" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2444">
</dataflow>
<dataflow id="8206" from="_ssdm_op_SpecRegionEnd" to="rend362" fromId="7390" toId="2445">
</dataflow>
<dataflow id="8207" from="empty_88" to="rend362" fromId="8198" toId="2445">
</dataflow>
<dataflow id="8208" from="rbegin109" to="rend362" fromId="2443" toId="2445">
</dataflow>
<dataflow id="8209" from="_ssdm_op_SpecRegionBegin" to="rbegin110" fromId="7380" toId="2446">
</dataflow>
<dataflow id="8211" from="empty_87" to="rbegin110" fromId="8210" toId="2446">
</dataflow>
<dataflow id="8212" from="_ssdm_op_SpecRegionEnd" to="rend360" fromId="7390" toId="2447">
</dataflow>
<dataflow id="8213" from="empty_87" to="rend360" fromId="8210" toId="2447">
</dataflow>
<dataflow id="8214" from="rbegin110" to="rend360" fromId="2446" toId="2447">
</dataflow>
<dataflow id="8215" from="_ssdm_op_SpecRegionBegin" to="rbegin111" fromId="7380" toId="2448">
</dataflow>
<dataflow id="8217" from="empty_73" to="rbegin111" fromId="8216" toId="2448">
</dataflow>
<dataflow id="8218" from="_ssdm_op_SpecRegionEnd" to="rend358" fromId="7390" toId="2449">
</dataflow>
<dataflow id="8219" from="empty_73" to="rend358" fromId="8216" toId="2449">
</dataflow>
<dataflow id="8220" from="rbegin111" to="rend358" fromId="2448" toId="2449">
</dataflow>
<dataflow id="8221" from="_ssdm_op_SpecRegionBegin" to="rbegin112" fromId="7380" toId="2450">
</dataflow>
<dataflow id="8223" from="empty_85" to="rbegin112" fromId="8222" toId="2450">
</dataflow>
<dataflow id="8224" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2451">
</dataflow>
<dataflow id="8226" from="StgValue_8225" to="specfucore_ln5" fromId="8225" toId="2451">
</dataflow>
<dataflow id="8227" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2451">
</dataflow>
<dataflow id="8228" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2451">
</dataflow>
<dataflow id="8229" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2451">
</dataflow>
<dataflow id="8230" from="_ssdm_op_SpecRegionEnd" to="rend356" fromId="7390" toId="2452">
</dataflow>
<dataflow id="8231" from="empty_85" to="rend356" fromId="8222" toId="2452">
</dataflow>
<dataflow id="8232" from="rbegin112" to="rend356" fromId="2450" toId="2452">
</dataflow>
<dataflow id="8233" from="_ssdm_op_SpecRegionBegin" to="rbegin114" fromId="7380" toId="2453">
</dataflow>
<dataflow id="8235" from="empty_84" to="rbegin114" fromId="8234" toId="2453">
</dataflow>
<dataflow id="8236" from="_ssdm_op_SpecRegionEnd" to="rend354" fromId="7390" toId="2454">
</dataflow>
<dataflow id="8237" from="empty_84" to="rend354" fromId="8234" toId="2454">
</dataflow>
<dataflow id="8238" from="rbegin114" to="rend354" fromId="2453" toId="2454">
</dataflow>
<dataflow id="8239" from="_ssdm_op_SpecRegionBegin" to="rbegin115" fromId="7380" toId="2455">
</dataflow>
<dataflow id="8241" from="empty_11" to="rbegin115" fromId="8240" toId="2455">
</dataflow>
<dataflow id="8242" from="_ssdm_op_SpecRegionEnd" to="rend352" fromId="7390" toId="2456">
</dataflow>
<dataflow id="8243" from="empty_11" to="rend352" fromId="8240" toId="2456">
</dataflow>
<dataflow id="8244" from="rbegin115" to="rend352" fromId="2455" toId="2456">
</dataflow>
<dataflow id="8245" from="_ssdm_op_SpecRegionBegin" to="rbegin116" fromId="7380" toId="2457">
</dataflow>
<dataflow id="8247" from="empty_130" to="rbegin116" fromId="8246" toId="2457">
</dataflow>
<dataflow id="8248" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2458">
</dataflow>
<dataflow id="8250" from="StgValue_8249" to="specfucore_ln5" fromId="8249" toId="2458">
</dataflow>
<dataflow id="8251" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2458">
</dataflow>
<dataflow id="8252" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2458">
</dataflow>
<dataflow id="8253" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2458">
</dataflow>
<dataflow id="8254" from="_ssdm_op_SpecRegionEnd" to="rend350" fromId="7390" toId="2459">
</dataflow>
<dataflow id="8255" from="empty_130" to="rend350" fromId="8246" toId="2459">
</dataflow>
<dataflow id="8256" from="rbegin116" to="rend350" fromId="2457" toId="2459">
</dataflow>
<dataflow id="8257" from="_ssdm_op_SpecRegionBegin" to="rbegin117" fromId="7380" toId="2460">
</dataflow>
<dataflow id="8259" from="empty_71" to="rbegin117" fromId="8258" toId="2460">
</dataflow>
<dataflow id="8260" from="_ssdm_op_SpecRegionEnd" to="rend348" fromId="7390" toId="2461">
</dataflow>
<dataflow id="8261" from="empty_71" to="rend348" fromId="8258" toId="2461">
</dataflow>
<dataflow id="8262" from="rbegin117" to="rend348" fromId="2460" toId="2461">
</dataflow>
<dataflow id="8263" from="_ssdm_op_SpecRegionBegin" to="rbegin118" fromId="7380" toId="2462">
</dataflow>
<dataflow id="8265" from="empty_80" to="rbegin118" fromId="8264" toId="2462">
</dataflow>
<dataflow id="8266" from="_ssdm_op_SpecRegionEnd" to="rend346" fromId="7390" toId="2463">
</dataflow>
<dataflow id="8267" from="empty_80" to="rend346" fromId="8264" toId="2463">
</dataflow>
<dataflow id="8268" from="rbegin118" to="rend346" fromId="2462" toId="2463">
</dataflow>
<dataflow id="8269" from="_ssdm_op_SpecRegionBegin" to="rbegin119" fromId="7380" toId="2464">
</dataflow>
<dataflow id="8271" from="empty_79" to="rbegin119" fromId="8270" toId="2464">
</dataflow>
<dataflow id="8272" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2465">
</dataflow>
<dataflow id="8274" from="StgValue_8273" to="specfucore_ln5" fromId="8273" toId="2465">
</dataflow>
<dataflow id="8275" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2465">
</dataflow>
<dataflow id="8276" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2465">
</dataflow>
<dataflow id="8277" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2465">
</dataflow>
<dataflow id="8278" from="_ssdm_op_SpecRegionEnd" to="rend344" fromId="7390" toId="2466">
</dataflow>
<dataflow id="8279" from="empty_79" to="rend344" fromId="8270" toId="2466">
</dataflow>
<dataflow id="8280" from="rbegin119" to="rend344" fromId="2464" toId="2466">
</dataflow>
<dataflow id="8281" from="_ssdm_op_SpecRegionBegin" to="rbegin120" fromId="7380" toId="2467">
</dataflow>
<dataflow id="8283" from="empty_78" to="rbegin120" fromId="8282" toId="2467">
</dataflow>
<dataflow id="8284" from="_ssdm_op_SpecRegionEnd" to="rend340" fromId="7390" toId="2468">
</dataflow>
<dataflow id="8285" from="empty_78" to="rend340" fromId="8282" toId="2468">
</dataflow>
<dataflow id="8286" from="rbegin120" to="rend340" fromId="2467" toId="2468">
</dataflow>
<dataflow id="8287" from="_ssdm_op_SpecRegionBegin" to="rbegin121" fromId="7380" toId="2469">
</dataflow>
<dataflow id="8289" from="empty_77" to="rbegin121" fromId="8288" toId="2469">
</dataflow>
<dataflow id="8290" from="_ssdm_op_SpecRegionEnd" to="rend338" fromId="7390" toId="2470">
</dataflow>
<dataflow id="8291" from="empty_77" to="rend338" fromId="8288" toId="2470">
</dataflow>
<dataflow id="8292" from="rbegin121" to="rend338" fromId="2469" toId="2470">
</dataflow>
<dataflow id="8293" from="_ssdm_op_SpecRegionBegin" to="rbegin122" fromId="7380" toId="2471">
</dataflow>
<dataflow id="8295" from="empty_76" to="rbegin122" fromId="8294" toId="2471">
</dataflow>
<dataflow id="8296" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2472">
</dataflow>
<dataflow id="8298" from="StgValue_8297" to="specfucore_ln5" fromId="8297" toId="2472">
</dataflow>
<dataflow id="8299" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2472">
</dataflow>
<dataflow id="8300" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2472">
</dataflow>
<dataflow id="8301" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2472">
</dataflow>
<dataflow id="8302" from="_ssdm_op_SpecRegionEnd" to="rend336" fromId="7390" toId="2473">
</dataflow>
<dataflow id="8303" from="empty_76" to="rend336" fromId="8294" toId="2473">
</dataflow>
<dataflow id="8304" from="rbegin122" to="rend336" fromId="2471" toId="2473">
</dataflow>
<dataflow id="8305" from="_ssdm_op_SpecRegionBegin" to="rbegin123" fromId="7380" toId="2474">
</dataflow>
<dataflow id="8307" from="empty_75" to="rbegin123" fromId="8306" toId="2474">
</dataflow>
<dataflow id="8308" from="_ssdm_op_SpecRegionEnd" to="rend334" fromId="7390" toId="2475">
</dataflow>
<dataflow id="8309" from="empty_75" to="rend334" fromId="8306" toId="2475">
</dataflow>
<dataflow id="8310" from="rbegin123" to="rend334" fromId="2474" toId="2475">
</dataflow>
<dataflow id="8311" from="_ssdm_op_SpecRegionBegin" to="rbegin124" fromId="7380" toId="2476">
</dataflow>
<dataflow id="8313" from="empty_74" to="rbegin124" fromId="8312" toId="2476">
</dataflow>
<dataflow id="8314" from="_ssdm_op_SpecRegionEnd" to="rend332" fromId="7390" toId="2477">
</dataflow>
<dataflow id="8315" from="empty_74" to="rend332" fromId="8312" toId="2477">
</dataflow>
<dataflow id="8316" from="rbegin124" to="rend332" fromId="2476" toId="2477">
</dataflow>
<dataflow id="8317" from="_ssdm_op_SpecRegionBegin" to="rbegin125" fromId="7380" toId="2478">
</dataflow>
<dataflow id="8319" from="empty_86" to="rbegin125" fromId="8318" toId="2478">
</dataflow>
<dataflow id="8320" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2479">
</dataflow>
<dataflow id="8322" from="StgValue_8321" to="specfucore_ln5" fromId="8321" toId="2479">
</dataflow>
<dataflow id="8323" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2479">
</dataflow>
<dataflow id="8324" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2479">
</dataflow>
<dataflow id="8325" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2479">
</dataflow>
<dataflow id="8326" from="_ssdm_op_SpecRegionEnd" to="rend330" fromId="7390" toId="2480">
</dataflow>
<dataflow id="8327" from="empty_86" to="rend330" fromId="8318" toId="2480">
</dataflow>
<dataflow id="8328" from="rbegin125" to="rend330" fromId="2478" toId="2480">
</dataflow>
<dataflow id="8329" from="_ssdm_op_SpecRegionBegin" to="rbegin126" fromId="7380" toId="2481">
</dataflow>
<dataflow id="8331" from="empty_57" to="rbegin126" fromId="8330" toId="2481">
</dataflow>
<dataflow id="8332" from="_ssdm_op_SpecRegionEnd" to="rend328" fromId="7390" toId="2482">
</dataflow>
<dataflow id="8333" from="empty_57" to="rend328" fromId="8330" toId="2482">
</dataflow>
<dataflow id="8334" from="rbegin126" to="rend328" fromId="2481" toId="2482">
</dataflow>
<dataflow id="8335" from="_ssdm_op_SpecRegionBegin" to="rbegin127" fromId="7380" toId="2483">
</dataflow>
<dataflow id="8337" from="empty_9" to="rbegin127" fromId="8336" toId="2483">
</dataflow>
<dataflow id="8338" from="_ssdm_op_SpecRegionEnd" to="rend326" fromId="7390" toId="2484">
</dataflow>
<dataflow id="8339" from="empty_9" to="rend326" fromId="8336" toId="2484">
</dataflow>
<dataflow id="8340" from="rbegin127" to="rend326" fromId="2483" toId="2484">
</dataflow>
<dataflow id="8341" from="_ssdm_op_SpecRegionBegin" to="rbegin128" fromId="7380" toId="2485">
</dataflow>
<dataflow id="8343" from="empty_68" to="rbegin128" fromId="8342" toId="2485">
</dataflow>
<dataflow id="8344" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2486">
</dataflow>
<dataflow id="8346" from="StgValue_8345" to="specfucore_ln5" fromId="8345" toId="2486">
</dataflow>
<dataflow id="8347" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2486">
</dataflow>
<dataflow id="8348" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2486">
</dataflow>
<dataflow id="8349" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2486">
</dataflow>
<dataflow id="8350" from="_ssdm_op_SpecRegionEnd" to="rend324" fromId="7390" toId="2487">
</dataflow>
<dataflow id="8351" from="empty_68" to="rend324" fromId="8342" toId="2487">
</dataflow>
<dataflow id="8352" from="rbegin128" to="rend324" fromId="2485" toId="2487">
</dataflow>
<dataflow id="8353" from="_ssdm_op_SpecRegionBegin" to="rbegin129" fromId="7380" toId="2488">
</dataflow>
<dataflow id="8355" from="empty_67" to="rbegin129" fromId="8354" toId="2488">
</dataflow>
<dataflow id="8356" from="_ssdm_op_SpecRegionEnd" to="rend322" fromId="7390" toId="2489">
</dataflow>
<dataflow id="8357" from="empty_67" to="rend322" fromId="8354" toId="2489">
</dataflow>
<dataflow id="8358" from="rbegin129" to="rend322" fromId="2488" toId="2489">
</dataflow>
<dataflow id="8359" from="_ssdm_op_SpecRegionBegin" to="rbegin130" fromId="7380" toId="2490">
</dataflow>
<dataflow id="8361" from="empty_66" to="rbegin130" fromId="8360" toId="2490">
</dataflow>
<dataflow id="8362" from="_ssdm_op_SpecRegionEnd" to="rend318" fromId="7390" toId="2491">
</dataflow>
<dataflow id="8363" from="empty_66" to="rend318" fromId="8360" toId="2491">
</dataflow>
<dataflow id="8364" from="rbegin130" to="rend318" fromId="2490" toId="2491">
</dataflow>
<dataflow id="8365" from="_ssdm_op_SpecRegionBegin" to="rbegin131" fromId="7380" toId="2492">
</dataflow>
<dataflow id="8367" from="empty_65" to="rbegin131" fromId="8366" toId="2492">
</dataflow>
<dataflow id="8368" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2493">
</dataflow>
<dataflow id="8370" from="StgValue_8369" to="specfucore_ln5" fromId="8369" toId="2493">
</dataflow>
<dataflow id="8371" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2493">
</dataflow>
<dataflow id="8372" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2493">
</dataflow>
<dataflow id="8373" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2493">
</dataflow>
<dataflow id="8374" from="_ssdm_op_SpecRegionEnd" to="rend316" fromId="7390" toId="2494">
</dataflow>
<dataflow id="8375" from="empty_65" to="rend316" fromId="8366" toId="2494">
</dataflow>
<dataflow id="8376" from="rbegin131" to="rend316" fromId="2492" toId="2494">
</dataflow>
<dataflow id="8377" from="_ssdm_op_SpecRegionBegin" to="rbegin132" fromId="7380" toId="2495">
</dataflow>
<dataflow id="8379" from="empty_64" to="rbegin132" fromId="8378" toId="2495">
</dataflow>
<dataflow id="8380" from="_ssdm_op_SpecRegionEnd" to="rend314" fromId="7390" toId="2496">
</dataflow>
<dataflow id="8381" from="empty_64" to="rend314" fromId="8378" toId="2496">
</dataflow>
<dataflow id="8382" from="rbegin132" to="rend314" fromId="2495" toId="2496">
</dataflow>
<dataflow id="8383" from="_ssdm_op_SpecRegionBegin" to="rbegin133" fromId="7380" toId="2497">
</dataflow>
<dataflow id="8385" from="empty_63" to="rbegin133" fromId="8384" toId="2497">
</dataflow>
<dataflow id="8386" from="_ssdm_op_SpecRegionEnd" to="rend312" fromId="7390" toId="2498">
</dataflow>
<dataflow id="8387" from="empty_63" to="rend312" fromId="8384" toId="2498">
</dataflow>
<dataflow id="8388" from="rbegin133" to="rend312" fromId="2497" toId="2498">
</dataflow>
<dataflow id="8389" from="_ssdm_op_SpecRegionBegin" to="rbegin134" fromId="7380" toId="2499">
</dataflow>
<dataflow id="8391" from="empty_62" to="rbegin134" fromId="8390" toId="2499">
</dataflow>
<dataflow id="8392" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2500">
</dataflow>
<dataflow id="8394" from="StgValue_8393" to="specfucore_ln5" fromId="8393" toId="2500">
</dataflow>
<dataflow id="8395" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2500">
</dataflow>
<dataflow id="8396" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2500">
</dataflow>
<dataflow id="8397" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2500">
</dataflow>
<dataflow id="8398" from="_ssdm_op_SpecRegionEnd" to="rend310" fromId="7390" toId="2501">
</dataflow>
<dataflow id="8399" from="empty_62" to="rend310" fromId="8390" toId="2501">
</dataflow>
<dataflow id="8400" from="rbegin134" to="rend310" fromId="2499" toId="2501">
</dataflow>
<dataflow id="8401" from="_ssdm_op_SpecRegionBegin" to="rbegin136" fromId="7380" toId="2502">
</dataflow>
<dataflow id="8403" from="empty_61" to="rbegin136" fromId="8402" toId="2502">
</dataflow>
<dataflow id="8404" from="_ssdm_op_SpecRegionEnd" to="rend308" fromId="7390" toId="2503">
</dataflow>
<dataflow id="8405" from="empty_61" to="rend308" fromId="8402" toId="2503">
</dataflow>
<dataflow id="8406" from="rbegin136" to="rend308" fromId="2502" toId="2503">
</dataflow>
<dataflow id="8407" from="_ssdm_op_SpecRegionBegin" to="rbegin137" fromId="7380" toId="2504">
</dataflow>
<dataflow id="8409" from="empty" to="rbegin137" fromId="8408" toId="2504">
</dataflow>
<dataflow id="8410" from="_ssdm_op_SpecRegionEnd" to="rend306" fromId="7390" toId="2505">
</dataflow>
<dataflow id="8411" from="empty" to="rend306" fromId="8408" toId="2505">
</dataflow>
<dataflow id="8412" from="rbegin137" to="rend306" fromId="2504" toId="2505">
</dataflow>
<dataflow id="8413" from="_ssdm_op_SpecRegionBegin" to="rbegin138" fromId="7380" toId="2506">
</dataflow>
<dataflow id="8415" from="empty_48" to="rbegin138" fromId="8414" toId="2506">
</dataflow>
<dataflow id="8416" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2507">
</dataflow>
<dataflow id="8418" from="StgValue_8417" to="specfucore_ln5" fromId="8417" toId="2507">
</dataflow>
<dataflow id="8419" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2507">
</dataflow>
<dataflow id="8420" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2507">
</dataflow>
<dataflow id="8421" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2507">
</dataflow>
<dataflow id="8422" from="_ssdm_op_SpecRegionEnd" to="rend304" fromId="7390" toId="2508">
</dataflow>
<dataflow id="8423" from="empty_48" to="rend304" fromId="8414" toId="2508">
</dataflow>
<dataflow id="8424" from="rbegin138" to="rend304" fromId="2506" toId="2508">
</dataflow>
<dataflow id="8425" from="_ssdm_op_SpecRegionBegin" to="rbegin139" fromId="7380" toId="2509">
</dataflow>
<dataflow id="8427" from="empty_34" to="rbegin139" fromId="8426" toId="2509">
</dataflow>
<dataflow id="8428" from="_ssdm_op_SpecRegionEnd" to="rend302" fromId="7390" toId="2510">
</dataflow>
<dataflow id="8429" from="empty_34" to="rend302" fromId="8426" toId="2510">
</dataflow>
<dataflow id="8430" from="rbegin139" to="rend302" fromId="2509" toId="2510">
</dataflow>
<dataflow id="8431" from="_ssdm_op_SpecRegionBegin" to="rbegin140" fromId="7380" toId="2511">
</dataflow>
<dataflow id="8433" from="empty_47" to="rbegin140" fromId="8432" toId="2511">
</dataflow>
<dataflow id="8434" from="_ssdm_op_SpecRegionEnd" to="rend300" fromId="7390" toId="2512">
</dataflow>
<dataflow id="8435" from="empty_47" to="rend300" fromId="8432" toId="2512">
</dataflow>
<dataflow id="8436" from="rbegin140" to="rend300" fromId="2511" toId="2512">
</dataflow>
<dataflow id="8437" from="_ssdm_op_SpecRegionBegin" to="rbegin141" fromId="7380" toId="2513">
</dataflow>
<dataflow id="8439" from="empty_56" to="rbegin141" fromId="8438" toId="2513">
</dataflow>
<dataflow id="8440" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2514">
</dataflow>
<dataflow id="8442" from="StgValue_8441" to="specfucore_ln5" fromId="8441" toId="2514">
</dataflow>
<dataflow id="8443" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2514">
</dataflow>
<dataflow id="8444" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2514">
</dataflow>
<dataflow id="8445" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2514">
</dataflow>
<dataflow id="8446" from="_ssdm_op_SpecRegionEnd" to="rend296" fromId="7390" toId="2515">
</dataflow>
<dataflow id="8447" from="empty_56" to="rend296" fromId="8438" toId="2515">
</dataflow>
<dataflow id="8448" from="rbegin141" to="rend296" fromId="2513" toId="2515">
</dataflow>
<dataflow id="8449" from="_ssdm_op_SpecRegionBegin" to="rbegin142" fromId="7380" toId="2516">
</dataflow>
<dataflow id="8451" from="empty_55" to="rbegin142" fromId="8450" toId="2516">
</dataflow>
<dataflow id="8452" from="_ssdm_op_SpecRegionEnd" to="rend294" fromId="7390" toId="2517">
</dataflow>
<dataflow id="8453" from="empty_55" to="rend294" fromId="8450" toId="2517">
</dataflow>
<dataflow id="8454" from="rbegin142" to="rend294" fromId="2516" toId="2517">
</dataflow>
<dataflow id="8455" from="_ssdm_op_SpecRegionBegin" to="rbegin143" fromId="7380" toId="2518">
</dataflow>
<dataflow id="8457" from="empty_54" to="rbegin143" fromId="8456" toId="2518">
</dataflow>
<dataflow id="8458" from="_ssdm_op_SpecRegionEnd" to="rend292" fromId="7390" toId="2519">
</dataflow>
<dataflow id="8459" from="empty_54" to="rend292" fromId="8456" toId="2519">
</dataflow>
<dataflow id="8460" from="rbegin143" to="rend292" fromId="2518" toId="2519">
</dataflow>
<dataflow id="8461" from="_ssdm_op_SpecRegionBegin" to="rbegin144" fromId="7380" toId="2520">
</dataflow>
<dataflow id="8463" from="empty_53" to="rbegin144" fromId="8462" toId="2520">
</dataflow>
<dataflow id="8464" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2521">
</dataflow>
<dataflow id="8466" from="StgValue_8465" to="specfucore_ln5" fromId="8465" toId="2521">
</dataflow>
<dataflow id="8467" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2521">
</dataflow>
<dataflow id="8468" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2521">
</dataflow>
<dataflow id="8469" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2521">
</dataflow>
<dataflow id="8470" from="_ssdm_op_SpecRegionEnd" to="rend290" fromId="7390" toId="2522">
</dataflow>
<dataflow id="8471" from="empty_53" to="rend290" fromId="8462" toId="2522">
</dataflow>
<dataflow id="8472" from="rbegin144" to="rend290" fromId="2520" toId="2522">
</dataflow>
<dataflow id="8473" from="_ssdm_op_SpecRegionBegin" to="rbegin145" fromId="7380" toId="2523">
</dataflow>
<dataflow id="8475" from="empty_52" to="rbegin145" fromId="8474" toId="2523">
</dataflow>
<dataflow id="8476" from="_ssdm_op_SpecRegionEnd" to="rend288" fromId="7390" toId="2524">
</dataflow>
<dataflow id="8477" from="empty_52" to="rend288" fromId="8474" toId="2524">
</dataflow>
<dataflow id="8478" from="rbegin145" to="rend288" fromId="2523" toId="2524">
</dataflow>
<dataflow id="8479" from="_ssdm_op_SpecRegionBegin" to="rbegin146" fromId="7380" toId="2525">
</dataflow>
<dataflow id="8481" from="empty_51" to="rbegin146" fromId="8480" toId="2525">
</dataflow>
<dataflow id="8482" from="_ssdm_op_SpecRegionEnd" to="rend286" fromId="7390" toId="2526">
</dataflow>
<dataflow id="8483" from="empty_51" to="rend286" fromId="8480" toId="2526">
</dataflow>
<dataflow id="8484" from="rbegin146" to="rend286" fromId="2525" toId="2526">
</dataflow>
<dataflow id="8485" from="_ssdm_op_SpecRegionBegin" to="rbegin147" fromId="7380" toId="2527">
</dataflow>
<dataflow id="8487" from="empty_50" to="rbegin147" fromId="8486" toId="2527">
</dataflow>
<dataflow id="8488" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2528">
</dataflow>
<dataflow id="8490" from="StgValue_8489" to="specfucore_ln5" fromId="8489" toId="2528">
</dataflow>
<dataflow id="8491" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2528">
</dataflow>
<dataflow id="8492" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2528">
</dataflow>
<dataflow id="8493" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2528">
</dataflow>
<dataflow id="8494" from="_ssdm_op_SpecRegionEnd" to="rend284" fromId="7390" toId="2529">
</dataflow>
<dataflow id="8495" from="empty_50" to="rend284" fromId="8486" toId="2529">
</dataflow>
<dataflow id="8496" from="rbegin147" to="rend284" fromId="2527" toId="2529">
</dataflow>
<dataflow id="8497" from="_ssdm_op_SpecRegionBegin" to="rbegin148" fromId="7380" toId="2530">
</dataflow>
<dataflow id="8499" from="empty_49" to="rbegin148" fromId="8498" toId="2530">
</dataflow>
<dataflow id="8500" from="_ssdm_op_SpecRegionEnd" to="rend282" fromId="7390" toId="2531">
</dataflow>
<dataflow id="8501" from="empty_49" to="rend282" fromId="8498" toId="2531">
</dataflow>
<dataflow id="8502" from="rbegin148" to="rend282" fromId="2530" toId="2531">
</dataflow>
<dataflow id="8503" from="_ssdm_op_SpecRegionBegin" to="rbegin149" fromId="7380" toId="2532">
</dataflow>
<dataflow id="8505" from="empty_60" to="rbegin149" fromId="8504" toId="2532">
</dataflow>
<dataflow id="8506" from="_ssdm_op_SpecRegionEnd" to="rend280" fromId="7390" toId="2533">
</dataflow>
<dataflow id="8507" from="empty_60" to="rend280" fromId="8504" toId="2533">
</dataflow>
<dataflow id="8508" from="rbegin149" to="rend280" fromId="2532" toId="2533">
</dataflow>
<dataflow id="8509" from="_ssdm_op_SpecRegionBegin" to="rbegin150" fromId="7380" toId="2534">
</dataflow>
<dataflow id="8511" from="empty_70" to="rbegin150" fromId="8510" toId="2534">
</dataflow>
<dataflow id="8512" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2535">
</dataflow>
<dataflow id="8514" from="StgValue_8513" to="specfucore_ln5" fromId="8513" toId="2535">
</dataflow>
<dataflow id="8515" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2535">
</dataflow>
<dataflow id="8516" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2535">
</dataflow>
<dataflow id="8517" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2535">
</dataflow>
<dataflow id="8518" from="_ssdm_op_SpecRegionEnd" to="rend278" fromId="7390" toId="2536">
</dataflow>
<dataflow id="8519" from="empty_70" to="rend278" fromId="8510" toId="2536">
</dataflow>
<dataflow id="8520" from="rbegin150" to="rend278" fromId="2534" toId="2536">
</dataflow>
<dataflow id="8521" from="_ssdm_op_SpecRegionBegin" to="rbegin151" fromId="7380" toId="2537">
</dataflow>
<dataflow id="8523" from="empty_31" to="rbegin151" fromId="8522" toId="2537">
</dataflow>
<dataflow id="8524" from="_ssdm_op_SpecRegionEnd" to="rend274" fromId="7390" toId="2538">
</dataflow>
<dataflow id="8525" from="empty_31" to="rend274" fromId="8522" toId="2538">
</dataflow>
<dataflow id="8526" from="rbegin151" to="rend274" fromId="2537" toId="2538">
</dataflow>
<dataflow id="8527" from="_ssdm_op_SpecRegionBegin" to="rbegin152" fromId="7380" toId="2539">
</dataflow>
<dataflow id="8529" from="empty_43" to="rbegin152" fromId="8528" toId="2539">
</dataflow>
<dataflow id="8530" from="_ssdm_op_SpecRegionEnd" to="rend272" fromId="7390" toId="2540">
</dataflow>
<dataflow id="8531" from="empty_43" to="rend272" fromId="8528" toId="2540">
</dataflow>
<dataflow id="8532" from="rbegin152" to="rend272" fromId="2539" toId="2540">
</dataflow>
<dataflow id="8533" from="_ssdm_op_SpecRegionBegin" to="rbegin153" fromId="7380" toId="2541">
</dataflow>
<dataflow id="8535" from="empty_42" to="rbegin153" fromId="8534" toId="2541">
</dataflow>
<dataflow id="8536" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2542">
</dataflow>
<dataflow id="8538" from="StgValue_8537" to="specfucore_ln5" fromId="8537" toId="2542">
</dataflow>
<dataflow id="8539" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2542">
</dataflow>
<dataflow id="8540" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2542">
</dataflow>
<dataflow id="8541" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2542">
</dataflow>
<dataflow id="8542" from="_ssdm_op_SpecRegionEnd" to="rend270" fromId="7390" toId="2543">
</dataflow>
<dataflow id="8543" from="empty_42" to="rend270" fromId="8534" toId="2543">
</dataflow>
<dataflow id="8544" from="rbegin153" to="rend270" fromId="2541" toId="2543">
</dataflow>
<dataflow id="8545" from="_ssdm_op_SpecRegionBegin" to="rbegin154" fromId="7380" toId="2544">
</dataflow>
<dataflow id="8547" from="empty_41" to="rbegin154" fromId="8546" toId="2544">
</dataflow>
<dataflow id="8548" from="_ssdm_op_SpecRegionEnd" to="rend268" fromId="7390" toId="2545">
</dataflow>
<dataflow id="8549" from="empty_41" to="rend268" fromId="8546" toId="2545">
</dataflow>
<dataflow id="8550" from="rbegin154" to="rend268" fromId="2544" toId="2545">
</dataflow>
<dataflow id="8551" from="_ssdm_op_SpecRegionBegin" to="rbegin155" fromId="7380" toId="2546">
</dataflow>
<dataflow id="8553" from="empty_40" to="rbegin155" fromId="8552" toId="2546">
</dataflow>
<dataflow id="8554" from="_ssdm_op_SpecRegionEnd" to="rend266" fromId="7390" toId="2547">
</dataflow>
<dataflow id="8555" from="empty_40" to="rend266" fromId="8552" toId="2547">
</dataflow>
<dataflow id="8556" from="rbegin155" to="rend266" fromId="2546" toId="2547">
</dataflow>
<dataflow id="8557" from="_ssdm_op_SpecRegionBegin" to="rbegin156" fromId="7380" toId="2548">
</dataflow>
<dataflow id="8559" from="empty_39" to="rbegin156" fromId="8558" toId="2548">
</dataflow>
<dataflow id="8560" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2549">
</dataflow>
<dataflow id="8562" from="StgValue_8561" to="specfucore_ln5" fromId="8561" toId="2549">
</dataflow>
<dataflow id="8563" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2549">
</dataflow>
<dataflow id="8564" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2549">
</dataflow>
<dataflow id="8565" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2549">
</dataflow>
<dataflow id="8566" from="_ssdm_op_SpecRegionEnd" to="rend264" fromId="7390" toId="2550">
</dataflow>
<dataflow id="8567" from="empty_39" to="rend264" fromId="8558" toId="2550">
</dataflow>
<dataflow id="8568" from="rbegin156" to="rend264" fromId="2548" toId="2550">
</dataflow>
<dataflow id="8569" from="_ssdm_op_SpecRegionBegin" to="rbegin158" fromId="7380" toId="2551">
</dataflow>
<dataflow id="8571" from="empty_38" to="rbegin158" fromId="8570" toId="2551">
</dataflow>
<dataflow id="8572" from="_ssdm_op_SpecRegionEnd" to="rend262" fromId="7390" toId="2552">
</dataflow>
<dataflow id="8573" from="empty_38" to="rend262" fromId="8570" toId="2552">
</dataflow>
<dataflow id="8574" from="rbegin158" to="rend262" fromId="2551" toId="2552">
</dataflow>
<dataflow id="8575" from="_ssdm_op_SpecRegionBegin" to="rbegin159" fromId="7380" toId="2553">
</dataflow>
<dataflow id="8577" from="empty_37" to="rbegin159" fromId="8576" toId="2553">
</dataflow>
<dataflow id="8578" from="_ssdm_op_SpecRegionEnd" to="rend260" fromId="7390" toId="2554">
</dataflow>
<dataflow id="8579" from="empty_37" to="rend260" fromId="8576" toId="2554">
</dataflow>
<dataflow id="8580" from="rbegin159" to="rend260" fromId="2553" toId="2554">
</dataflow>
<dataflow id="8581" from="_ssdm_op_SpecRegionBegin" to="rbegin160" fromId="7380" toId="2555">
</dataflow>
<dataflow id="8583" from="empty_23" to="rbegin160" fromId="8582" toId="2555">
</dataflow>
<dataflow id="8584" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2556">
</dataflow>
<dataflow id="8586" from="StgValue_8585" to="specfucore_ln5" fromId="8585" toId="2556">
</dataflow>
<dataflow id="8587" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2556">
</dataflow>
<dataflow id="8588" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2556">
</dataflow>
<dataflow id="8589" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2556">
</dataflow>
<dataflow id="8590" from="_ssdm_op_SpecRegionEnd" to="rend258" fromId="7390" toId="2557">
</dataflow>
<dataflow id="8591" from="empty_23" to="rend258" fromId="8582" toId="2557">
</dataflow>
<dataflow id="8592" from="rbegin160" to="rend258" fromId="2555" toId="2557">
</dataflow>
<dataflow id="8593" from="_ssdm_op_SpecRegionBegin" to="rbegin161" fromId="7380" toId="2558">
</dataflow>
<dataflow id="8595" from="empty_35" to="rbegin161" fromId="8594" toId="2558">
</dataflow>
<dataflow id="8596" from="_ssdm_op_SpecRegionEnd" to="rend256" fromId="7390" toId="2559">
</dataflow>
<dataflow id="8597" from="empty_35" to="rend256" fromId="8594" toId="2559">
</dataflow>
<dataflow id="8598" from="rbegin161" to="rend256" fromId="2558" toId="2559">
</dataflow>
<dataflow id="8599" from="_ssdm_op_SpecRegionBegin" to="rbegin162" fromId="7380" toId="2560">
</dataflow>
<dataflow id="8601" from="empty_107" to="rbegin162" fromId="8600" toId="2560">
</dataflow>
<dataflow id="8602" from="_ssdm_op_SpecRegionEnd" to="rend252" fromId="7390" toId="2561">
</dataflow>
<dataflow id="8603" from="empty_107" to="rend252" fromId="8600" toId="2561">
</dataflow>
<dataflow id="8604" from="rbegin162" to="rend252" fromId="2560" toId="2561">
</dataflow>
<dataflow id="8605" from="_ssdm_op_SpecRegionBegin" to="rbegin163" fromId="7380" toId="2562">
</dataflow>
<dataflow id="8607" from="empty_59" to="rbegin163" fromId="8606" toId="2562">
</dataflow>
<dataflow id="8608" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2563">
</dataflow>
<dataflow id="8610" from="StgValue_8609" to="specfucore_ln5" fromId="8609" toId="2563">
</dataflow>
<dataflow id="8611" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2563">
</dataflow>
<dataflow id="8612" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2563">
</dataflow>
<dataflow id="8613" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2563">
</dataflow>
<dataflow id="8614" from="_ssdm_op_SpecRegionEnd" to="rend250" fromId="7390" toId="2564">
</dataflow>
<dataflow id="8615" from="empty_59" to="rend250" fromId="8606" toId="2564">
</dataflow>
<dataflow id="8616" from="rbegin163" to="rend250" fromId="2562" toId="2564">
</dataflow>
<dataflow id="8617" from="_ssdm_op_SpecRegionBegin" to="rbegin164" fromId="7380" toId="2565">
</dataflow>
<dataflow id="8619" from="empty_32" to="rbegin164" fromId="8618" toId="2565">
</dataflow>
<dataflow id="8620" from="_ssdm_op_SpecRegionEnd" to="rend248" fromId="7390" toId="2566">
</dataflow>
<dataflow id="8621" from="empty_32" to="rend248" fromId="8618" toId="2566">
</dataflow>
<dataflow id="8622" from="rbegin164" to="rend248" fromId="2565" toId="2566">
</dataflow>
<dataflow id="8623" from="_ssdm_op_SpecRegionBegin" to="rbegin165" fromId="7380" toId="2567">
</dataflow>
<dataflow id="8625" from="empty_44" to="rbegin165" fromId="8624" toId="2567">
</dataflow>
<dataflow id="8626" from="_ssdm_op_SpecRegionEnd" to="rend246" fromId="7390" toId="2568">
</dataflow>
<dataflow id="8627" from="empty_44" to="rend246" fromId="8624" toId="2568">
</dataflow>
<dataflow id="8628" from="rbegin165" to="rend246" fromId="2567" toId="2568">
</dataflow>
<dataflow id="8629" from="_ssdm_op_SpecRegionBegin" to="rbegin166" fromId="7380" toId="2569">
</dataflow>
<dataflow id="8631" from="empty_30" to="rbegin166" fromId="8630" toId="2569">
</dataflow>
<dataflow id="8632" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2570">
</dataflow>
<dataflow id="8634" from="StgValue_8633" to="specfucore_ln5" fromId="8633" toId="2570">
</dataflow>
<dataflow id="8635" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2570">
</dataflow>
<dataflow id="8636" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2570">
</dataflow>
<dataflow id="8637" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2570">
</dataflow>
<dataflow id="8638" from="_ssdm_op_SpecRegionEnd" to="rend244" fromId="7390" toId="2571">
</dataflow>
<dataflow id="8639" from="empty_30" to="rend244" fromId="8630" toId="2571">
</dataflow>
<dataflow id="8640" from="rbegin166" to="rend244" fromId="2569" toId="2571">
</dataflow>
<dataflow id="8641" from="_ssdm_op_SpecRegionBegin" to="rbegin167" fromId="7380" toId="2572">
</dataflow>
<dataflow id="8643" from="empty_29" to="rbegin167" fromId="8642" toId="2572">
</dataflow>
<dataflow id="8644" from="_ssdm_op_SpecRegionEnd" to="rend242" fromId="7390" toId="2573">
</dataflow>
<dataflow id="8645" from="empty_29" to="rend242" fromId="8642" toId="2573">
</dataflow>
<dataflow id="8646" from="rbegin167" to="rend242" fromId="2572" toId="2573">
</dataflow>
<dataflow id="8647" from="_ssdm_op_SpecRegionBegin" to="rbegin168" fromId="7380" toId="2574">
</dataflow>
<dataflow id="8649" from="empty_28" to="rbegin168" fromId="8648" toId="2574">
</dataflow>
<dataflow id="8650" from="_ssdm_op_SpecRegionEnd" to="rend240" fromId="7390" toId="2575">
</dataflow>
<dataflow id="8651" from="empty_28" to="rend240" fromId="8648" toId="2575">
</dataflow>
<dataflow id="8652" from="rbegin168" to="rend240" fromId="2574" toId="2575">
</dataflow>
<dataflow id="8653" from="_ssdm_op_SpecRegionBegin" to="rbegin169" fromId="7380" toId="2576">
</dataflow>
<dataflow id="8655" from="empty_27" to="rbegin169" fromId="8654" toId="2576">
</dataflow>
<dataflow id="8656" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2577">
</dataflow>
<dataflow id="8658" from="StgValue_8657" to="specfucore_ln5" fromId="8657" toId="2577">
</dataflow>
<dataflow id="8659" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2577">
</dataflow>
<dataflow id="8660" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2577">
</dataflow>
<dataflow id="8661" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2577">
</dataflow>
<dataflow id="8662" from="_ssdm_op_SpecRegionEnd" to="rend238" fromId="7390" toId="2578">
</dataflow>
<dataflow id="8663" from="empty_27" to="rend238" fromId="8654" toId="2578">
</dataflow>
<dataflow id="8664" from="rbegin169" to="rend238" fromId="2576" toId="2578">
</dataflow>
<dataflow id="8665" from="_ssdm_op_SpecRegionBegin" to="rbegin170" fromId="7380" toId="2579">
</dataflow>
<dataflow id="8667" from="empty_26" to="rbegin170" fromId="8666" toId="2579">
</dataflow>
<dataflow id="8668" from="_ssdm_op_SpecRegionEnd" to="rend236" fromId="7390" toId="2580">
</dataflow>
<dataflow id="8669" from="empty_26" to="rend236" fromId="8666" toId="2580">
</dataflow>
<dataflow id="8670" from="rbegin170" to="rend236" fromId="2579" toId="2580">
</dataflow>
<dataflow id="8671" from="_ssdm_op_SpecRegionBegin" to="rbegin171" fromId="7380" toId="2581">
</dataflow>
<dataflow id="8673" from="empty_25" to="rbegin171" fromId="8672" toId="2581">
</dataflow>
<dataflow id="8674" from="_ssdm_op_SpecRegionEnd" to="rend234" fromId="7390" toId="2582">
</dataflow>
<dataflow id="8675" from="empty_25" to="rend234" fromId="8672" toId="2582">
</dataflow>
<dataflow id="8676" from="rbegin171" to="rend234" fromId="2581" toId="2582">
</dataflow>
<dataflow id="8677" from="_ssdm_op_SpecRegionBegin" to="rbegin172" fromId="7380" toId="2583">
</dataflow>
<dataflow id="8679" from="empty_24" to="rbegin172" fromId="8678" toId="2583">
</dataflow>
<dataflow id="8680" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2584">
</dataflow>
<dataflow id="8682" from="StgValue_8681" to="specfucore_ln5" fromId="8681" toId="2584">
</dataflow>
<dataflow id="8683" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2584">
</dataflow>
<dataflow id="8684" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2584">
</dataflow>
<dataflow id="8685" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2584">
</dataflow>
<dataflow id="8686" from="_ssdm_op_SpecRegionEnd" to="rend230" fromId="7390" toId="2585">
</dataflow>
<dataflow id="8687" from="empty_24" to="rend230" fromId="8678" toId="2585">
</dataflow>
<dataflow id="8688" from="rbegin172" to="rend230" fromId="2583" toId="2585">
</dataflow>
<dataflow id="8689" from="_ssdm_op_SpecRegionBegin" to="rbegin173" fromId="7380" toId="2586">
</dataflow>
<dataflow id="8691" from="empty_36" to="rbegin173" fromId="8690" toId="2586">
</dataflow>
<dataflow id="8692" from="_ssdm_op_SpecRegionEnd" to="rend228" fromId="7390" toId="2587">
</dataflow>
<dataflow id="8693" from="empty_36" to="rend228" fromId="8690" toId="2587">
</dataflow>
<dataflow id="8694" from="rbegin173" to="rend228" fromId="2586" toId="2587">
</dataflow>
<dataflow id="8695" from="_ssdm_op_SpecRegionBegin" to="rbegin174" fromId="7380" toId="2588">
</dataflow>
<dataflow id="8697" from="empty_58" to="rbegin174" fromId="8696" toId="2588">
</dataflow>
<dataflow id="8698" from="_ssdm_op_SpecRegionEnd" to="rend226" fromId="7390" toId="2589">
</dataflow>
<dataflow id="8699" from="empty_58" to="rend226" fromId="8696" toId="2589">
</dataflow>
<dataflow id="8700" from="rbegin174" to="rend226" fromId="2588" toId="2589">
</dataflow>
<dataflow id="8701" from="_ssdm_op_SpecRegionBegin" to="rbegin175" fromId="7380" toId="2590">
</dataflow>
<dataflow id="8703" from="empty_46" to="rbegin175" fromId="8702" toId="2590">
</dataflow>
<dataflow id="8704" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2591">
</dataflow>
<dataflow id="8706" from="StgValue_8705" to="specfucore_ln5" fromId="8705" toId="2591">
</dataflow>
<dataflow id="8707" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2591">
</dataflow>
<dataflow id="8708" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2591">
</dataflow>
<dataflow id="8709" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2591">
</dataflow>
<dataflow id="8710" from="_ssdm_op_SpecRegionEnd" to="rend224" fromId="7390" toId="2592">
</dataflow>
<dataflow id="8711" from="empty_46" to="rend224" fromId="8702" toId="2592">
</dataflow>
<dataflow id="8712" from="rbegin175" to="rend224" fromId="2590" toId="2592">
</dataflow>
<dataflow id="8713" from="_ssdm_op_SpecRegionBegin" to="rbegin176" fromId="7380" toId="2593">
</dataflow>
<dataflow id="8715" from="empty_33" to="rbegin176" fromId="8714" toId="2593">
</dataflow>
<dataflow id="8716" from="_ssdm_op_SpecRegionEnd" to="rend222" fromId="7390" toId="2594">
</dataflow>
<dataflow id="8717" from="empty_33" to="rend222" fromId="8714" toId="2594">
</dataflow>
<dataflow id="8718" from="rbegin176" to="rend222" fromId="2593" toId="2594">
</dataflow>
<dataflow id="8719" from="_ssdm_op_SpecRegionBegin" to="rbegin177" fromId="7380" toId="2595">
</dataflow>
<dataflow id="8721" from="empty_72" to="rbegin177" fromId="8720" toId="2595">
</dataflow>
<dataflow id="8722" from="_ssdm_op_SpecRegionEnd" to="rend220" fromId="7390" toId="2596">
</dataflow>
<dataflow id="8723" from="empty_72" to="rend220" fromId="8720" toId="2596">
</dataflow>
<dataflow id="8724" from="rbegin177" to="rend220" fromId="2595" toId="2596">
</dataflow>
<dataflow id="8725" from="_ssdm_op_SpecRegionBegin" to="rbegin178" fromId="7380" toId="2597">
</dataflow>
<dataflow id="8727" from="empty_21" to="rbegin178" fromId="8726" toId="2597">
</dataflow>
<dataflow id="8728" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2598">
</dataflow>
<dataflow id="8730" from="StgValue_8729" to="specfucore_ln5" fromId="8729" toId="2598">
</dataflow>
<dataflow id="8731" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2598">
</dataflow>
<dataflow id="8732" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2598">
</dataflow>
<dataflow id="8733" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2598">
</dataflow>
<dataflow id="8734" from="_ssdm_op_SpecRegionEnd" to="rend218" fromId="7390" toId="2599">
</dataflow>
<dataflow id="8735" from="empty_21" to="rend218" fromId="8726" toId="2599">
</dataflow>
<dataflow id="8736" from="rbegin178" to="rend218" fromId="2597" toId="2599">
</dataflow>
<dataflow id="8737" from="_ssdm_op_SpecRegionBegin" to="rbegin180" fromId="7380" toId="2600">
</dataflow>
<dataflow id="8739" from="empty_20" to="rbegin180" fromId="8738" toId="2600">
</dataflow>
<dataflow id="8740" from="_ssdm_op_SpecRegionEnd" to="rend216" fromId="7390" toId="2601">
</dataflow>
<dataflow id="8741" from="empty_20" to="rend216" fromId="8738" toId="2601">
</dataflow>
<dataflow id="8742" from="rbegin180" to="rend216" fromId="2600" toId="2601">
</dataflow>
<dataflow id="8743" from="_ssdm_op_SpecRegionBegin" to="rbegin181" fromId="7380" toId="2602">
</dataflow>
<dataflow id="8745" from="empty_19" to="rbegin181" fromId="8744" toId="2602">
</dataflow>
<dataflow id="8746" from="_ssdm_op_SpecRegionEnd" to="rend214" fromId="7390" toId="2603">
</dataflow>
<dataflow id="8747" from="empty_19" to="rend214" fromId="8744" toId="2603">
</dataflow>
<dataflow id="8748" from="rbegin181" to="rend214" fromId="2602" toId="2603">
</dataflow>
<dataflow id="8749" from="_ssdm_op_SpecRegionBegin" to="rbegin182" fromId="7380" toId="2604">
</dataflow>
<dataflow id="8751" from="empty_18" to="rbegin182" fromId="8750" toId="2604">
</dataflow>
<dataflow id="8752" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2605">
</dataflow>
<dataflow id="8754" from="StgValue_8753" to="specfucore_ln5" fromId="8753" toId="2605">
</dataflow>
<dataflow id="8755" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2605">
</dataflow>
<dataflow id="8756" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2605">
</dataflow>
<dataflow id="8757" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2605">
</dataflow>
<dataflow id="8758" from="_ssdm_op_SpecRegionEnd" to="rend212" fromId="7390" toId="2606">
</dataflow>
<dataflow id="8759" from="empty_18" to="rend212" fromId="8750" toId="2606">
</dataflow>
<dataflow id="8760" from="rbegin182" to="rend212" fromId="2604" toId="2606">
</dataflow>
<dataflow id="8761" from="_ssdm_op_SpecRegionBegin" to="rbegin183" fromId="7380" toId="2607">
</dataflow>
<dataflow id="8763" from="empty_17" to="rbegin183" fromId="8762" toId="2607">
</dataflow>
<dataflow id="8764" from="_ssdm_op_SpecRegionEnd" to="rend202" fromId="7390" toId="2608">
</dataflow>
<dataflow id="8765" from="empty_17" to="rend202" fromId="8762" toId="2608">
</dataflow>
<dataflow id="8766" from="rbegin183" to="rend202" fromId="2607" toId="2608">
</dataflow>
<dataflow id="8767" from="_ssdm_op_SpecRegionBegin" to="rbegin179" fromId="7380" toId="2609">
</dataflow>
<dataflow id="8769" from="empty_16" to="rbegin179" fromId="8768" toId="2609">
</dataflow>
<dataflow id="8770" from="_ssdm_op_SpecRegionEnd" to="rend180" fromId="7390" toId="2610">
</dataflow>
<dataflow id="8771" from="empty_16" to="rend180" fromId="8768" toId="2610">
</dataflow>
<dataflow id="8772" from="rbegin179" to="rend180" fromId="2609" toId="2610">
</dataflow>
<dataflow id="8773" from="_ssdm_op_SpecRegionBegin" to="rbegin157" fromId="7380" toId="2611">
</dataflow>
<dataflow id="8775" from="empty_15" to="rbegin157" fromId="8774" toId="2611">
</dataflow>
<dataflow id="8776" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2612">
</dataflow>
<dataflow id="8778" from="StgValue_8777" to="specfucore_ln5" fromId="8777" toId="2612">
</dataflow>
<dataflow id="8779" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2612">
</dataflow>
<dataflow id="8780" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2612">
</dataflow>
<dataflow id="8781" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2612">
</dataflow>
<dataflow id="8782" from="_ssdm_op_SpecRegionEnd" to="rend158" fromId="7390" toId="2613">
</dataflow>
<dataflow id="8783" from="empty_15" to="rend158" fromId="8774" toId="2613">
</dataflow>
<dataflow id="8784" from="rbegin157" to="rend158" fromId="2611" toId="2613">
</dataflow>
<dataflow id="8785" from="_ssdm_op_SpecRegionBegin" to="rbegin135" fromId="7380" toId="2614">
</dataflow>
<dataflow id="8787" from="empty_14" to="rbegin135" fromId="8786" toId="2614">
</dataflow>
<dataflow id="8788" from="_ssdm_op_SpecRegionEnd" to="rend136" fromId="7390" toId="2615">
</dataflow>
<dataflow id="8789" from="empty_14" to="rend136" fromId="8786" toId="2615">
</dataflow>
<dataflow id="8790" from="rbegin135" to="rend136" fromId="2614" toId="2615">
</dataflow>
<dataflow id="8791" from="_ssdm_op_SpecRegionBegin" to="rbegin113" fromId="7380" toId="2616">
</dataflow>
<dataflow id="8793" from="empty_13" to="rbegin113" fromId="8792" toId="2616">
</dataflow>
<dataflow id="8794" from="_ssdm_op_SpecRegionEnd" to="rend114" fromId="7390" toId="2617">
</dataflow>
<dataflow id="8795" from="empty_13" to="rend114" fromId="8792" toId="2617">
</dataflow>
<dataflow id="8796" from="rbegin113" to="rend114" fromId="2616" toId="2617">
</dataflow>
<dataflow id="8797" from="_ssdm_op_SpecRegionBegin" to="rbegin91" fromId="7380" toId="2618">
</dataflow>
<dataflow id="8799" from="empty_12" to="rbegin91" fromId="8798" toId="2618">
</dataflow>
<dataflow id="8800" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2619">
</dataflow>
<dataflow id="8802" from="StgValue_8801" to="specfucore_ln5" fromId="8801" toId="2619">
</dataflow>
<dataflow id="8803" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2619">
</dataflow>
<dataflow id="8804" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2619">
</dataflow>
<dataflow id="8805" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2619">
</dataflow>
<dataflow id="8806" from="_ssdm_op_SpecRegionEnd" to="rend92" fromId="7390" toId="2620">
</dataflow>
<dataflow id="8807" from="empty_12" to="rend92" fromId="8798" toId="2620">
</dataflow>
<dataflow id="8808" from="rbegin91" to="rend92" fromId="2618" toId="2620">
</dataflow>
<dataflow id="8809" from="_ssdm_op_SpecRegionBegin" to="rbegin69" fromId="7380" toId="2621">
</dataflow>
<dataflow id="8811" from="empty_22" to="rbegin69" fromId="8810" toId="2621">
</dataflow>
<dataflow id="8812" from="_ssdm_op_SpecRegionEnd" to="rend70" fromId="7390" toId="2622">
</dataflow>
<dataflow id="8813" from="empty_22" to="rend70" fromId="8810" toId="2622">
</dataflow>
<dataflow id="8814" from="rbegin69" to="rend70" fromId="2621" toId="2622">
</dataflow>
<dataflow id="8815" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="7380" toId="2623">
</dataflow>
<dataflow id="8817" from="empty_10" to="rbegin47" fromId="8816" toId="2623">
</dataflow>
<dataflow id="8818" from="_ssdm_op_SpecRegionEnd" to="rend48" fromId="7390" toId="2624">
</dataflow>
<dataflow id="8819" from="empty_10" to="rend48" fromId="8816" toId="2624">
</dataflow>
<dataflow id="8820" from="rbegin47" to="rend48" fromId="2623" toId="2624">
</dataflow>
<dataflow id="8821" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="7380" toId="2625">
</dataflow>
<dataflow id="8823" from="empty_82" to="rbegin25" fromId="8822" toId="2625">
</dataflow>
<dataflow id="8824" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2626">
</dataflow>
<dataflow id="8826" from="StgValue_8825" to="specfucore_ln5" fromId="8825" toId="2626">
</dataflow>
<dataflow id="8827" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2626">
</dataflow>
<dataflow id="8828" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2626">
</dataflow>
<dataflow id="8829" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2626">
</dataflow>
<dataflow id="8830" from="_ssdm_op_SpecRegionEnd" to="rend26" fromId="7390" toId="2627">
</dataflow>
<dataflow id="8831" from="empty_82" to="rend26" fromId="8822" toId="2627">
</dataflow>
<dataflow id="8832" from="rbegin25" to="rend26" fromId="2625" toId="2627">
</dataflow>
<dataflow id="8833" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="7380" toId="2628">
</dataflow>
<dataflow id="8835" from="empty_8" to="rbegin3" fromId="8834" toId="2628">
</dataflow>
<dataflow id="8836" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="7390" toId="2629">
</dataflow>
<dataflow id="8837" from="empty_8" to="rend4" fromId="8834" toId="2629">
</dataflow>
<dataflow id="8838" from="rbegin3" to="rend4" fromId="2628" toId="2629">
</dataflow>
<dataflow id="8839" from="_ssdm_op_SpecRegionBegin" to="rbegin184" fromId="7380" toId="2630">
</dataflow>
<dataflow id="8841" from="empty_7" to="rbegin184" fromId="8840" toId="2630">
</dataflow>
<dataflow id="8842" from="_ssdm_op_SpecRegionEnd" to="rend364" fromId="7390" toId="2631">
</dataflow>
<dataflow id="8843" from="empty_7" to="rend364" fromId="8840" toId="2631">
</dataflow>
<dataflow id="8844" from="rbegin184" to="rend364" fromId="2630" toId="2631">
</dataflow>
<dataflow id="8845" from="_ssdm_op_SpecRegionBegin" to="rbegin185" fromId="7380" toId="2632">
</dataflow>
<dataflow id="8847" from="empty_6" to="rbegin185" fromId="8846" toId="2632">
</dataflow>
<dataflow id="8848" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2633">
</dataflow>
<dataflow id="8850" from="StgValue_8849" to="specfucore_ln5" fromId="8849" toId="2633">
</dataflow>
<dataflow id="8851" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2633">
</dataflow>
<dataflow id="8852" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2633">
</dataflow>
<dataflow id="8853" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2633">
</dataflow>
<dataflow id="8854" from="_ssdm_op_SpecRegionEnd" to="rend342" fromId="7390" toId="2634">
</dataflow>
<dataflow id="8855" from="empty_6" to="rend342" fromId="8846" toId="2634">
</dataflow>
<dataflow id="8856" from="rbegin185" to="rend342" fromId="2632" toId="2634">
</dataflow>
<dataflow id="8857" from="_ssdm_op_SpecRegionBegin" to="rbegin186" fromId="7380" toId="2635">
</dataflow>
<dataflow id="8859" from="empty_5" to="rbegin186" fromId="8858" toId="2635">
</dataflow>
<dataflow id="8860" from="_ssdm_op_SpecRegionEnd" to="rend320" fromId="7390" toId="2636">
</dataflow>
<dataflow id="8861" from="empty_5" to="rend320" fromId="8858" toId="2636">
</dataflow>
<dataflow id="8862" from="rbegin186" to="rend320" fromId="2635" toId="2636">
</dataflow>
<dataflow id="8863" from="_ssdm_op_SpecRegionBegin" to="rbegin187" fromId="7380" toId="2637">
</dataflow>
<dataflow id="8865" from="empty_4" to="rbegin187" fromId="8864" toId="2637">
</dataflow>
<dataflow id="8866" from="_ssdm_op_SpecRegionEnd" to="rend298" fromId="7390" toId="2638">
</dataflow>
<dataflow id="8867" from="empty_4" to="rend298" fromId="8864" toId="2638">
</dataflow>
<dataflow id="8868" from="rbegin187" to="rend298" fromId="2637" toId="2638">
</dataflow>
<dataflow id="8869" from="_ssdm_op_SpecRegionBegin" to="rbegin188" fromId="7380" toId="2639">
</dataflow>
<dataflow id="8871" from="empty_3" to="rbegin188" fromId="8870" toId="2639">
</dataflow>
<dataflow id="8872" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2640">
</dataflow>
<dataflow id="8874" from="StgValue_8873" to="specfucore_ln5" fromId="8873" toId="2640">
</dataflow>
<dataflow id="8875" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2640">
</dataflow>
<dataflow id="8876" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2640">
</dataflow>
<dataflow id="8877" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2640">
</dataflow>
<dataflow id="8878" from="_ssdm_op_SpecRegionEnd" to="rend276" fromId="7390" toId="2641">
</dataflow>
<dataflow id="8879" from="empty_3" to="rend276" fromId="8870" toId="2641">
</dataflow>
<dataflow id="8880" from="rbegin188" to="rend276" fromId="2639" toId="2641">
</dataflow>
<dataflow id="8881" from="_ssdm_op_SpecRegionBegin" to="rbegin189" fromId="7380" toId="2642">
</dataflow>
<dataflow id="8883" from="empty_2" to="rbegin189" fromId="8882" toId="2642">
</dataflow>
<dataflow id="8884" from="_ssdm_op_SpecRegionEnd" to="rend254" fromId="7390" toId="2643">
</dataflow>
<dataflow id="8885" from="empty_2" to="rend254" fromId="8882" toId="2643">
</dataflow>
<dataflow id="8886" from="rbegin189" to="rend254" fromId="2642" toId="2643">
</dataflow>
<dataflow id="8887" from="_ssdm_op_SpecRegionBegin" to="rbegin190" fromId="7380" toId="2644">
</dataflow>
<dataflow id="8889" from="empty_1" to="rbegin190" fromId="8888" toId="2644">
</dataflow>
<dataflow id="8890" from="_ssdm_op_SpecRegionEnd" to="rend232" fromId="7390" toId="2645">
</dataflow>
<dataflow id="8891" from="empty_1" to="rend232" fromId="8888" toId="2645">
</dataflow>
<dataflow id="8892" from="rbegin190" to="rend232" fromId="2644" toId="2645">
</dataflow>
<dataflow id="8893" from="_ssdm_op_SpecRegionBegin" to="rbegin191" fromId="7380" toId="2646">
</dataflow>
<dataflow id="8895" from="empty_0" to="rbegin191" fromId="8894" toId="2646">
</dataflow>
<dataflow id="8896" from="_ssdm_op_SpecFUCore" to="specfucore_ln5" fromId="4607" toId="2647">
</dataflow>
<dataflow id="8898" from="StgValue_8897" to="specfucore_ln5" fromId="8897" toId="2647">
</dataflow>
<dataflow id="8899" from="StgValue_4612" to="specfucore_ln5" fromId="4612" toId="2647">
</dataflow>
<dataflow id="8900" from="StgValue_7387" to="specfucore_ln5" fromId="7387" toId="2647">
</dataflow>
<dataflow id="8901" from="StgValue_4614" to="specfucore_ln5" fromId="4614" toId="2647">
</dataflow>
<dataflow id="8902" from="_ssdm_op_SpecRegionEnd" to="rend210" fromId="7390" toId="2648">
</dataflow>
<dataflow id="8903" from="empty_0" to="rend210" fromId="8894" toId="2648">
</dataflow>
<dataflow id="8904" from="rbegin191" to="rend210" fromId="2646" toId="2648">
</dataflow>
<dataflow id="8905" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="7380" toId="2649">
</dataflow>
<dataflow id="8907" from="empty_158" to="rbegin1" fromId="8906" toId="2649">
</dataflow>
<dataflow id="8908" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="7390" toId="2650">
</dataflow>
<dataflow id="8909" from="empty_158" to="rend2" fromId="8906" toId="2650">
</dataflow>
<dataflow id="8910" from="rbegin1" to="rend2" fromId="2649" toId="2650">
</dataflow>
<dataflow id="8911" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="7380" toId="2651">
</dataflow>
<dataflow id="8913" from="empty_96" to="rbegin" fromId="8912" toId="2651">
</dataflow>
<dataflow id="8914" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="7390" toId="2652">
</dataflow>
<dataflow id="8915" from="empty_96" to="rend" fromId="8912" toId="2652">
</dataflow>
<dataflow id="8916" from="rbegin" to="rend" fromId="2651" toId="2652">
</dataflow>
<dataflow id="8917" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="and_ln1" fromId="3928" toId="2653">
</dataflow>
<dataflow id="8918" from="tmp_94" to="and_ln1" fromId="1600" toId="2653">
</dataflow>
<dataflow id="8919" from="StgValue_5735" to="and_ln1" fromId="5735" toId="2653">
</dataflow>
<dataflow id="8920" from="and_ln1" to="zext_ln17_4" fromId="2653" toId="2654">
</dataflow>
<dataflow id="8922" from="StgValue_8921" to="shl_ln17_2" fromId="8921" toId="2655">
</dataflow>
<dataflow id="8923" from="zext_ln17_4" to="shl_ln17_2" fromId="2654" toId="2655">
</dataflow>
<dataflow id="8924" from="shl_ln17_2" to="xor_ln17_1" fromId="2655" toId="2656">
</dataflow>
<dataflow id="8926" from="StgValue_8925" to="xor_ln17_1" fromId="8925" toId="2656">
</dataflow>
<dataflow id="8927" from="prod_0_load" to="and_ln17_1" fromId="2194" toId="2657">
</dataflow>
<dataflow id="8928" from="xor_ln17_1" to="and_ln17_1" fromId="2656" toId="2657">
</dataflow>
<dataflow id="8929" from="bitcast_ln17" to="zext_ln17_5" fromId="2202" toId="2658">
</dataflow>
<dataflow id="8930" from="zext_ln17_5" to="shl_ln17_3" fromId="2658" toId="2659">
</dataflow>
<dataflow id="8931" from="zext_ln17_4" to="shl_ln17_3" fromId="2654" toId="2659">
</dataflow>
<dataflow id="8932" from="and_ln17_1" to="or_ln17_1" fromId="2657" toId="2660">
</dataflow>
<dataflow id="8933" from="shl_ln17_3" to="or_ln17_1" fromId="2659" toId="2660">
</dataflow>
<dataflow id="8934" from="or_ln17_1" to="store_ln17" fromId="2660" toId="2661">
</dataflow>
<dataflow id="8935" from="prod_0_addr" to="store_ln17" fromId="2188" toId="2661">
</dataflow>
<dataflow id="8936" from="and_ln1" to="zext_ln17_2" fromId="2653" toId="2663">
</dataflow>
<dataflow id="8937" from="StgValue_8921" to="shl_ln17" fromId="8921" toId="2664">
</dataflow>
<dataflow id="8938" from="zext_ln17_2" to="shl_ln17" fromId="2663" toId="2664">
</dataflow>
<dataflow id="8939" from="shl_ln17" to="xor_ln17" fromId="2664" toId="2665">
</dataflow>
<dataflow id="8940" from="StgValue_8925" to="xor_ln17" fromId="8925" toId="2665">
</dataflow>
<dataflow id="8941" from="prod_1_load" to="and_ln17" fromId="2195" toId="2666">
</dataflow>
<dataflow id="8942" from="xor_ln17" to="and_ln17" fromId="2665" toId="2666">
</dataflow>
<dataflow id="8943" from="bitcast_ln17" to="zext_ln17_3" fromId="2202" toId="2667">
</dataflow>
<dataflow id="8944" from="zext_ln17_3" to="shl_ln17_1" fromId="2667" toId="2668">
</dataflow>
<dataflow id="8945" from="zext_ln17_2" to="shl_ln17_1" fromId="2663" toId="2668">
</dataflow>
<dataflow id="8946" from="and_ln17" to="or_ln17" fromId="2666" toId="2669">
</dataflow>
<dataflow id="8947" from="shl_ln17_1" to="or_ln17" fromId="2668" toId="2669">
</dataflow>
<dataflow id="8948" from="or_ln17" to="store_ln17" fromId="2669" toId="2670">
</dataflow>
<dataflow id="8949" from="prod_1_addr" to="store_ln17" fromId="2190" toId="2670">
</dataflow>
<dataflow id="8950" from="icmp_ln9" to="StgValue_2" fromId="479" toId="2">
</dataflow>
<dataflow id="8951" from="icmp_ln9" to="StgValue_3" fromId="479" toId="3">
</dataflow>
<dataflow id="8952" from="icmp_ln9" to="StgValue_4" fromId="479" toId="4">
</dataflow>
<dataflow id="8953" from="icmp_ln9" to="StgValue_5" fromId="479" toId="5">
</dataflow>
<dataflow id="8954" from="icmp_ln9" to="StgValue_6" fromId="479" toId="6">
</dataflow>
<dataflow id="8955" from="icmp_ln9" to="StgValue_7" fromId="479" toId="7">
</dataflow>
<dataflow id="8956" from="icmp_ln9" to="StgValue_8" fromId="479" toId="8">
</dataflow>
<dataflow id="8957" from="icmp_ln9" to="StgValue_9" fromId="479" toId="9">
</dataflow>
<dataflow id="8958" from="icmp_ln9" to="StgValue_10" fromId="479" toId="10">
</dataflow>
<dataflow id="8959" from="icmp_ln9" to="StgValue_11" fromId="479" toId="11">
</dataflow>
<dataflow id="8960" from="icmp_ln9" to="StgValue_12" fromId="479" toId="12">
</dataflow>
<dataflow id="8961" from="icmp_ln9" to="StgValue_13" fromId="479" toId="13">
</dataflow>
<dataflow id="8962" from="icmp_ln9" to="StgValue_14" fromId="479" toId="14">
</dataflow>
<dataflow id="8963" from="icmp_ln9" to="StgValue_15" fromId="479" toId="15">
</dataflow>
<dataflow id="8964" from="icmp_ln9" to="StgValue_16" fromId="479" toId="16">
</dataflow>
<dataflow id="8965" from="icmp_ln9" to="StgValue_17" fromId="479" toId="17">
</dataflow>
<dataflow id="8966" from="tmp_95" to="StgValue_322" fromId="538" toId="322">
</dataflow>
<dataflow id="8967" from="tmp_95" to="StgValue_323" fromId="538" toId="323">
</dataflow>
<dataflow id="8968" from="tmp_95" to="StgValue_336" fromId="538" toId="336">
</dataflow>
<dataflow id="8969" from="icmp_ln9" to="StgValue_320" fromId="479" toId="320">
</dataflow>
</dataflows>


</stg>
