#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 14 13:00:52 2025
# Process ID: 14816
# Current directory: C:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.runs/FIR_Filter_nco_dual_ip_0_0_synth_1
# Command line: vivado.exe -log FIR_Filter_nco_dual_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_Filter_nco_dual_ip_0_0.tcl
# Log file: C:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.runs/FIR_Filter_nco_dual_ip_0_0_synth_1/FIR_Filter_nco_dual_ip_0_0.vds
# Journal file: C:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.runs/FIR_Filter_nco_dual_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source FIR_Filter_nco_dual_ip_0_0.tcl -notrace
Command: synth_design -top FIR_Filter_nco_dual_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 376.258 ; gain = 101.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_Filter_nco_dual_ip_0_0' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ip/FIR_Filter_nco_dual_ip_0_0/synth/FIR_Filter_nco_dual_ip_0_0.vhd:83]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 6 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nco_dual_ip_v1_0' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0.vhd:5' bound to instance 'U0' of component 'nco_dual_ip_v1_0' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ip/FIR_Filter_nco_dual_ip_0_0/synth/FIR_Filter_nco_dual_ip_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'nco_dual_ip_v1_0' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0.vhd:52]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 6 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'nco_dual_ip_v1_0_S00_AXI' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:5' bound to instance 'nco_dual_ip_v1_0_S00_AXI_inst' of component 'nco_dual_ip_v1_0_S00_AXI' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'nco_dual_ip_v1_0_S00_AXI' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:89]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:372]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'nco_dual_sum' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:6' bound to instance 'nco_dual_sum_inst' of component 'nco_dual_sum' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:406]
INFO: [Synth 8-638] synthesizing module 'nco_dual_sum' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:22]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter modulo bound to: 32767 - type: integer 
	Parameter PASO_W bound to: 6 - type: integer 
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 11 - type: integer 
	Parameter INCREMENTO_W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Acum_Fase' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/acum_fase.vhd:11' bound to instance 'af_low' of component 'acum_fase' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Acum_Fase' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/acum_fase.vhd:24]
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 11 - type: integer 
	Parameter INCREMENTO_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Acum_Fase' (1#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/acum_fase.vhd:24]
	Parameter Q bound to: 32767 - type: integer 
	Parameter N bound to: 11 - type: integer 
	Parameter INCREMENTO_W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Acum_Fase' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/acum_fase.vhd:11' bound to instance 'af_high' of component 'acum_fase' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:68]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Cos' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_cos.vhd:5' bound to instance 'sincos_low' of component 'sin_cos' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Sin_Cos' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_cos.vhd:18]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter ADD_W bound to: 9 - type: integer 
	Parameter DATA_W bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Rom' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_rom.vhd:11' bound to instance 'Sin_Cos_Table' of component 'Sin_Rom' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_cos.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Sin_Rom' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_rom.vhd:25]
	Parameter ADD_W bound to: 9 - type: integer 
	Parameter DATA_W bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sin_Rom' (2#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_rom.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Sin_Cos' (3#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_cos.vhd:18]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter ADDR_W bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Sin_Cos' declared at 'c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/sin_cos.vhd:5' bound to instance 'sincos_high' of component 'sin_cos' [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'nco_dual_sum' (4#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/nco_dual_sum.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'nco_dual_ip_v1_0_S00_AXI' (5#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'nco_dual_ip_v1_0' (6#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/hdl/nco_dual_ip_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter_nco_dual_ip_0_0' (7#1) [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ip/FIR_Filter_nco_dual_ip_0_0/synth/FIR_Filter_nco_dual_ip_0_0.vhd:83]
WARNING: [Synth 8-3331] design nco_dual_sum has unconnected port rst
WARNING: [Synth 8-3331] design nco_dual_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nco_dual_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nco_dual_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nco_dual_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nco_dual_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nco_dual_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 441.918 ; gain = 167.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 441.918 ; gain = 167.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 441.918 ; gain = 167.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 751.578 ; gain = 0.145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 751.578 ; gain = 476.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 751.578 ; gain = 476.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 751.578 ; gain = 476.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ipshared/77a6/src/acum_fase.vhd:32]
WARNING: [Synth 8-6040] Register addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 751.578 ; gain = 476.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Acum_Fase 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module Sin_Rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module Sin_Cos 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module nco_dual_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
Module nco_dual_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr1_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design FIR_Filter_nco_dual_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design FIR_Filter_nco_dual_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design FIR_Filter_nco_dual_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design FIR_Filter_nco_dual_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design FIR_Filter_nco_dual_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design FIR_Filter_nco_dual_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/nco_dual_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[8]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[7]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[6]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[5]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[4]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[3]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[2]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[1]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/addr2_r_reg[0]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[8]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[7]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[6]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[5]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[4]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[3]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[2]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[1]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/addr2_r_reg[0]) is unused and will be removed from module FIR_Filter_nco_dual_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 751.578 ; gain = 476.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+-----------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                                                              | Depth x Width | Implemented As | 
+---------------------------+-----------------------------------------------------------------------------------------+---------------+----------------+
|Sin_Rom                    | SIN_ROM[0]                                                                              | 512x10        | LUT            | 
|Sin_Rom                    | SIN_ROM[0]                                                                              | 512x10        | LUT            | 
|FIR_Filter_nco_dual_ip_0_0 | U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/SIN_ROM[0]  | 512x10        | LUT            | 
|FIR_Filter_nco_dual_ip_0_0 | U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_low/Sin_Cos_Table/SIN_ROM[0]  | 512x10        | LUT            | 
|FIR_Filter_nco_dual_ip_0_0 | U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/SIN_ROM[0] | 512x10        | LUT            | 
|FIR_Filter_nco_dual_ip_0_0 | U0/nco_dual_ip_v1_0_S00_AXI_inst/nco_dual_sum_inst/sincos_high/Sin_Cos_Table/SIN_ROM[0] | 512x10        | LUT            | 
+---------------------------+-----------------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 761.219 ; gain = 486.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 761.590 ; gain = 486.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     2|
|3     |LUT2   |    37|
|4     |LUT3   |     5|
|5     |LUT4   |    37|
|6     |LUT5   |    10|
|7     |LUT6   |   176|
|8     |MUXF7  |    50|
|9     |MUXF8  |    12|
|10    |FDRE   |   231|
|11    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   575|
|2     |  U0                              |nco_dual_ip_v1_0         |   575|
|3     |    nco_dual_ip_v1_0_S00_AXI_inst |nco_dual_ip_v1_0_S00_AXI |   575|
|4     |      nco_dual_sum_inst           |nco_dual_sum             |   346|
|5     |        af_high                   |Acum_Fase                |    30|
|6     |        af_low                    |Acum_Fase_0              |    33|
|7     |        sincos_high               |Sin_Cos                  |   117|
|8     |          Sin_Cos_Table           |Sin_Rom_2                |   108|
|9     |        sincos_low                |Sin_Cos_1                |   132|
|10    |          Sin_Cos_Table           |Sin_Rom                  |   123|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 772.789 ; gain = 188.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 772.789 ; gain = 498.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 778.832 ; gain = 515.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.runs/FIR_Filter_nco_dual_ip_0_0_synth_1/FIR_Filter_nco_dual_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.srcs/sources_1/bd/FIR_Filter/ip/FIR_Filter_nco_dual_ip_0_0/FIR_Filter_nco_dual_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Juanma/Documents/FIR_Filter/Sintesis/FIR_Filter_IP.runs/FIR_Filter_nco_dual_ip_0_0_synth_1/FIR_Filter_nco_dual_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_Filter_nco_dual_ip_0_0_utilization_synth.rpt -pb FIR_Filter_nco_dual_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 778.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 13:01:54 2025...
