

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Dec 31 13:49:12 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12574|  12574|  12574|  12574|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     16|     16|         1|          1|          1|     16|    yes   |
        |- Loop 2  |  12554|  12554|        12|          1|          0|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 16 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10 = alloca i32"   --->   Operation 27 'alloca' 'kernel_buffer_15_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11 = alloca i32"   --->   Operation 28 'alloca' 'kernel_buffer_15_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12 = alloca i32"   --->   Operation 29 'alloca' 'kernel_buffer_15_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13 = alloca i32"   --->   Operation 30 'alloca' 'kernel_buffer_15_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14 = alloca i32"   --->   Operation 31 'alloca' 'kernel_buffer_15_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15 = alloca i32"   --->   Operation 32 'alloca' 'kernel_buffer_15_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %branch043" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %hls_label_0_end ], [ 0, %branch043.preheader.critedge ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 36 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 37 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 41 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.06ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln28)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'mux' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_s to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln28, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.42>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 46 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 47 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 48 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 78 'specregionend' 'empty_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %branch043" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 79 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 81 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 82 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 83 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.20ns)   --->   "%icmp_ln31 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 84 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln31 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 85 'add' 'add_ln31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 86 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 87 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 88 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 89 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.68ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 90 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 91 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.63>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %select_ln36_2, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 92 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ -10739, %.preheader.preheader ]"   --->   Operation 93 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 94 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 95 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 96 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 97 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln39_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 98 'bitconcatenate' 'shl_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %shl_ln39_4 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 99 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39, %zext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 100 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 101 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 102 'add' 'add_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 104 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 105 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 106 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln39_4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 107 'bitconcatenate' 'shl_ln39_4_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i7 %shl_ln39_4_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 108 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.73ns)   --->   "%sub_ln39_1 = sub i11 %zext_ln39_2, %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 109 'sub' 'sub_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 110 'select' 'select_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 111 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 112 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 113 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 114 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 115 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.21ns)   --->   "%select_ln36_1 = select i1 %or_ln36, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 116 'select' 'select_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.21ns)   --->   "%select_ln36_2 = select i1 %and_ln32, i5 %out_w, i5 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 118 'select' 'select_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %zext_ln36_1, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 119 'add' 'add_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36_1 to i4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 120 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i11 %sub_ln39_1, i11 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 121 'select' 'select_ln32_2' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %select_ln36_2 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 122 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln32, i11 %add_ln39_2, i11 %select_ln32_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 123 'select' 'select_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %select_ln36_3 to i15" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 124 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %select_ln36_1 to i15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 125 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_1 = mul i15 784, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 126 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i15 %mul_ln39_1, %sext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 127 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln36_1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 128 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.36ns)   --->   "%icmp_ln36_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 129 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 130 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln47 = add i11 %zext_ln36_2, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 131 'add' 'add_ln47' <Predicate = (icmp_ln36_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i15 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 132 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 133 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 134 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 135 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 136 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1_s = load i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 137 'load' 'kernel_buffer_15_1_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2_s = load i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 138 'load' 'kernel_buffer_15_2_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3_s = load i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 139 'load' 'kernel_buffer_15_3_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4_s = load i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'load' 'kernel_buffer_15_4_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5_s = load i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'load' 'kernel_buffer_15_5_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6_s = load i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'load' 'kernel_buffer_15_6_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7_s = load i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'load' 'kernel_buffer_15_7_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8_s = load i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'kernel_buffer_15_8_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9_s = load i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 145 'load' 'kernel_buffer_15_9_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10_1 = load i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 146 'load' 'kernel_buffer_15_10_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11_1 = load i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 147 'load' 'kernel_buffer_15_11_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12_1 = load i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_12_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13_1 = load i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'kernel_buffer_15_13_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14_1 = load i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'load' 'kernel_buffer_15_14_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15_1 = load i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'load' 'kernel_buffer_15_15_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 152 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 153 [1/1] (2.06ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_1_s, i32 %kernel_buffer_15_2_s, i32 %kernel_buffer_15_3_s, i32 %kernel_buffer_15_4_s, i32 %kernel_buffer_15_5_s, i32 %kernel_buffer_15_6_s, i32 %kernel_buffer_15_7_s, i32 %kernel_buffer_15_8_s, i32 %kernel_buffer_15_9_s, i32 %kernel_buffer_15_10_1, i32 %kernel_buffer_15_11_1, i32 %kernel_buffer_15_12_1, i32 %kernel_buffer_15_13_1, i32 %kernel_buffer_15_14_1, i32 %kernel_buffer_15_15_1, i4 %trunc_ln39)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 153 'mux' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 154 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [5/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 156 [4/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 157 [3/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 158 [2/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 158 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 159 [1/5] (3.95ns)   --->   "%mul_ln39 = mul nsw i32 %sext_ln39_1, %tmp_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.28>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %or_ln36, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 160 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln39_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'partselect' 'trunc_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_2 = sext i18 %trunc_ln39_2 to i23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 162 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %select_ln36, %sext_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 163 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.24>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 164 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 165 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 166 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 167 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 168 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 169 'specregionend' 'empty_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 170 'bitselect' 'tmp_3' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 171 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_3, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 172 'xor' 'xor_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 173 'select' 'select_ln46' <Predicate = (icmp_ln36_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 174 'and' 'and_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln47 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 175 'sext' 'sext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 176 'zext' 'zext_ln47' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 177 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_1)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 178 'store' <Predicate = (icmp_ln36_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 179 'br' <Predicate = (icmp_ln36_1)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 180 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 00111111111111110]
kernel_buffer_15_1    (alloca           ) [ 00111111111111110]
kernel_buffer_15_2    (alloca           ) [ 00111111111111110]
kernel_buffer_15_3    (alloca           ) [ 00111111111111110]
kernel_buffer_15_4    (alloca           ) [ 00111111111111110]
kernel_buffer_15_5    (alloca           ) [ 00111111111111110]
kernel_buffer_15_6    (alloca           ) [ 00111111111111110]
kernel_buffer_15_7    (alloca           ) [ 00111111111111110]
kernel_buffer_15_8    (alloca           ) [ 00111111111111110]
kernel_buffer_15_9    (alloca           ) [ 00111111111111110]
kernel_buffer_15_10   (alloca           ) [ 00111111111111110]
kernel_buffer_15_11   (alloca           ) [ 00111111111111110]
kernel_buffer_15_12   (alloca           ) [ 00111111111111110]
kernel_buffer_15_13   (alloca           ) [ 00111111111111110]
kernel_buffer_15_14   (alloca           ) [ 00111111111111110]
kernel_buffer_15_15   (alloca           ) [ 00111111111111110]
empty                 (speclooptripcount) [ 00000000000000000]
br_ln26               (br               ) [ 01100000000000000]
i_0                   (phi              ) [ 00100000000000000]
icmp_ln26             (icmp             ) [ 00100000000000000]
empty_15              (speclooptripcount) [ 00000000000000000]
i                     (add              ) [ 01100000000000000]
br_ln26               (br               ) [ 00000000000000000]
tmp                   (specregionbegin  ) [ 00000000000000000]
specpipeline_ln27     (specpipeline     ) [ 00000000000000000]
trunc_ln28            (trunc            ) [ 00100000000000000]
tmp_s                 (mux              ) [ 00000000000000000]
kernel_buffer_0       (sext             ) [ 00000000000000000]
switch_ln28           (switch           ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln28               (br               ) [ 00000000000000000]
empty_16              (specregionend    ) [ 00000000000000000]
br_ln26               (br               ) [ 01100000000000000]
br_ln32               (br               ) [ 00011111111111110]
indvar_flatten18      (phi              ) [ 00001111111111110]
out_h_0               (phi              ) [ 00001111111111110]
indvar_flatten        (phi              ) [ 00001111111111110]
icmp_ln31             (icmp             ) [ 00001111111111110]
add_ln31              (add              ) [ 00011111111111110]
out_h                 (add              ) [ 00001100000000000]
icmp_ln33             (icmp             ) [ 00001110000000000]
select_ln31           (select           ) [ 00011111111111110]
add_ln33              (add              ) [ 00000000000000000]
select_ln33           (select           ) [ 00011111111111110]
br_ln0                (br               ) [ 00011111111111110]
out_w_0               (phi              ) [ 00001100000000000]
buffer_0              (phi              ) [ 00001111111111100]
in_d_0                (phi              ) [ 00001100000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000]
zext_ln39             (zext             ) [ 00000000000000000]
shl_ln39_4            (bitconcatenate   ) [ 00000000000000000]
zext_ln39_1           (zext             ) [ 00000000000000000]
sub_ln39              (sub              ) [ 00000000000000000]
zext_ln36             (zext             ) [ 00000000000000000]
add_ln39              (add              ) [ 00001010000000000]
br_ln31               (br               ) [ 00000000000000000]
select_ln32           (select           ) [ 00000000000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 00000000000000000]
zext_ln39_2           (zext             ) [ 00000000000000000]
shl_ln39_4_mid1       (bitconcatenate   ) [ 00000000000000000]
zext_ln39_3           (zext             ) [ 00000000000000000]
sub_ln39_1            (sub              ) [ 00001010000000000]
select_ln32_1         (select           ) [ 00001010000000000]
xor_ln32              (xor              ) [ 00000000000000000]
icmp_ln36             (icmp             ) [ 00000000000000000]
and_ln32              (and              ) [ 00001010000000000]
out_w                 (add              ) [ 00000000000000000]
or_ln36               (or               ) [ 00001011111111100]
select_ln36_1         (select           ) [ 00001010000000000]
zext_ln36_1           (zext             ) [ 00000000000000000]
select_ln36_2         (select           ) [ 00011111111111110]
add_ln39_2            (add              ) [ 00001010000000000]
trunc_ln39            (trunc            ) [ 00001011100000000]
select_ln32_2         (select           ) [ 00000000000000000]
zext_ln36_2           (zext             ) [ 00000000000000000]
select_ln36_3         (select           ) [ 00000000000000000]
sext_ln36             (sext             ) [ 00000000000000000]
zext_ln39_4           (zext             ) [ 00000000000000000]
mul_ln39_1            (mul              ) [ 00000000000000000]
add_ln39_1            (add              ) [ 00001001000000000]
in_d                  (add              ) [ 00011101111111110]
icmp_ln36_1           (icmp             ) [ 00001111111111110]
br_ln36               (br               ) [ 00000000000000000]
add_ln47              (add              ) [ 00001001111111110]
sext_ln39             (sext             ) [ 00000000000000000]
zext_ln39_5           (zext             ) [ 00000000000000000]
input_addr            (getelementptr    ) [ 00001000100000000]
kernel_buffer_15_lo   (load             ) [ 00000000000000000]
kernel_buffer_15_1_s  (load             ) [ 00000000000000000]
kernel_buffer_15_2_s  (load             ) [ 00000000000000000]
kernel_buffer_15_3_s  (load             ) [ 00000000000000000]
kernel_buffer_15_4_s  (load             ) [ 00000000000000000]
kernel_buffer_15_5_s  (load             ) [ 00000000000000000]
kernel_buffer_15_6_s  (load             ) [ 00000000000000000]
kernel_buffer_15_7_s  (load             ) [ 00000000000000000]
kernel_buffer_15_8_s  (load             ) [ 00000000000000000]
kernel_buffer_15_9_s  (load             ) [ 00000000000000000]
kernel_buffer_15_10_1 (load             ) [ 00000000000000000]
kernel_buffer_15_11_1 (load             ) [ 00000000000000000]
kernel_buffer_15_12_1 (load             ) [ 00000000000000000]
kernel_buffer_15_13_1 (load             ) [ 00000000000000000]
kernel_buffer_15_14_1 (load             ) [ 00000000000000000]
kernel_buffer_15_15_1 (load             ) [ 00000000000000000]
input_load            (load             ) [ 00001000010000000]
tmp_2                 (mux              ) [ 00001000011111000]
sext_ln39_1           (sext             ) [ 00001000001111000]
mul_ln39              (mul              ) [ 00001000000000100]
select_ln36           (select           ) [ 00000000000000000]
trunc_ln39_2          (partselect       ) [ 00000000000000000]
sext_ln39_2           (sext             ) [ 00000000000000000]
buffer                (add              ) [ 00011100000000010]
specpipeline_ln32     (specpipeline     ) [ 00000000000000000]
empty_17              (speclooptripcount) [ 00000000000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000000000]
tmp_1                 (specregionbegin  ) [ 00000000000000000]
specpipeline_ln38     (specpipeline     ) [ 00000000000000000]
empty_18              (specregionend    ) [ 00000000000000000]
tmp_3                 (bitselect        ) [ 00000000000000000]
trunc_ln46            (trunc            ) [ 00000000000000000]
xor_ln46              (xor              ) [ 00000000000000000]
select_ln46           (select           ) [ 00000000000000000]
and_ln47              (and              ) [ 00000000000000000]
sext_ln47             (sext             ) [ 00000000000000000]
zext_ln47             (zext             ) [ 00000000000000000]
output_addr           (getelementptr    ) [ 00000000000000000]
store_ln47            (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
empty_14              (speclooptripcount) [ 00000000000000000]
ret_ln0               (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_buffer_15_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_buffer_15_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="kernel_buffer_15_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_buffer_15_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_buffer_15_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_buffer_15_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_buffer_15_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_buffer_15_7_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="kernel_buffer_15_8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="kernel_buffer_15_9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="kernel_buffer_15_10_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_10/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="kernel_buffer_15_11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kernel_buffer_15_12_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_12/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_buffer_15_13_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_13/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_buffer_15_14_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_14/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_buffer_15_15_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_15/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln47_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/15 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten18_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten18_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="out_h_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="out_h_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="1"/>
<pin id="268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="out_w_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="2"/>
<pin id="279" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="out_w_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="2"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="buffer_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="23" slack="2"/>
<pin id="290" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="buffer_0_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="15" slack="2"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="23" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="in_d_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="2"/>
<pin id="302" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="in_d_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="2"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln28_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="14" slack="0"/>
<pin id="330" dir="0" index="2" bw="15" slack="0"/>
<pin id="331" dir="0" index="3" bw="14" slack="0"/>
<pin id="332" dir="0" index="4" bw="12" slack="0"/>
<pin id="333" dir="0" index="5" bw="13" slack="0"/>
<pin id="334" dir="0" index="6" bw="13" slack="0"/>
<pin id="335" dir="0" index="7" bw="7" slack="0"/>
<pin id="336" dir="0" index="8" bw="10" slack="0"/>
<pin id="337" dir="0" index="9" bw="11" slack="0"/>
<pin id="338" dir="0" index="10" bw="14" slack="0"/>
<pin id="339" dir="0" index="11" bw="14" slack="0"/>
<pin id="340" dir="0" index="12" bw="13" slack="0"/>
<pin id="341" dir="0" index="13" bw="15" slack="0"/>
<pin id="342" dir="0" index="14" bw="14" slack="0"/>
<pin id="343" dir="0" index="15" bw="14" slack="0"/>
<pin id="344" dir="0" index="16" bw="15" slack="0"/>
<pin id="345" dir="0" index="17" bw="4" slack="0"/>
<pin id="346" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="kernel_buffer_0_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln28_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln28_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln28_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln28_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln28_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln28_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln28_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln28_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln28_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln28_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln28_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln28_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln28_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln28_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln28_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln28_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln31_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="13" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln31_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="out_h_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln33_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln31_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln33_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln33_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="10" slack="0"/>
<pin id="491" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln39_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln39_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="1"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_4/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln39_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sub_ln39_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln36_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln39_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln32_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="shl_ln39_mid1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln39_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln39_4_mid1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="1"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_4_mid1/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln39_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sub_ln39_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_1/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln32_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="11" slack="0"/>
<pin id="573" dir="0" index="2" bw="11" slack="0"/>
<pin id="574" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln32_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln36_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="and_ln32_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="out_w_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="1"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln36_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln36_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln36_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="5" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln39_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="0" index="1" bw="11" slack="0"/>
<pin id="628" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln39_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln32_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="2"/>
<pin id="637" dir="0" index="1" bw="11" slack="1"/>
<pin id="638" dir="0" index="2" bw="11" slack="1"/>
<pin id="639" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln36_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="1"/>
<pin id="642" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln36_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="11" slack="1"/>
<pin id="646" dir="0" index="2" bw="11" slack="0"/>
<pin id="647" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln36_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="0"/>
<pin id="651" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln39_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="1"/>
<pin id="655" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="in_d_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="1"/>
<pin id="659" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln36_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="0"/>
<pin id="663" dir="0" index="1" bw="5" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln47_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="0" index="1" bw="11" slack="1"/>
<pin id="670" dir="1" index="2" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sext_ln39_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln39_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="kernel_buffer_15_lo_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="7"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="kernel_buffer_15_1_s_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="7"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_1_s/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="kernel_buffer_15_2_s_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="7"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_2_s/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="kernel_buffer_15_3_s_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="7"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_3_s/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="kernel_buffer_15_4_s_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="7"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_4_s/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="kernel_buffer_15_5_s_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="7"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_5_s/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="kernel_buffer_15_6_s_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="7"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_6_s/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="kernel_buffer_15_7_s_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="7"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_7_s/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="kernel_buffer_15_8_s_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="7"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_8_s/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="kernel_buffer_15_9_s_load_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="7"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_9_s/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="kernel_buffer_15_10_1_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="7"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_10_1/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="kernel_buffer_15_11_1_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="7"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_11_1/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="kernel_buffer_15_12_1_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="7"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_12_1/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="kernel_buffer_15_13_1_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="7"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_13_1/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="kernel_buffer_15_14_1_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="7"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_14_1/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="kernel_buffer_15_15_1_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="7"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_15_1/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="0" index="3" bw="32" slack="0"/>
<pin id="733" dir="0" index="4" bw="32" slack="0"/>
<pin id="734" dir="0" index="5" bw="32" slack="0"/>
<pin id="735" dir="0" index="6" bw="32" slack="0"/>
<pin id="736" dir="0" index="7" bw="32" slack="0"/>
<pin id="737" dir="0" index="8" bw="32" slack="0"/>
<pin id="738" dir="0" index="9" bw="32" slack="0"/>
<pin id="739" dir="0" index="10" bw="32" slack="0"/>
<pin id="740" dir="0" index="11" bw="32" slack="0"/>
<pin id="741" dir="0" index="12" bw="32" slack="0"/>
<pin id="742" dir="0" index="13" bw="32" slack="0"/>
<pin id="743" dir="0" index="14" bw="32" slack="0"/>
<pin id="744" dir="0" index="15" bw="32" slack="0"/>
<pin id="745" dir="0" index="16" bw="32" slack="0"/>
<pin id="746" dir="0" index="17" bw="4" slack="3"/>
<pin id="747" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln39_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln36_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="9"/>
<pin id="775" dir="0" index="1" bw="15" slack="0"/>
<pin id="776" dir="0" index="2" bw="23" slack="9"/>
<pin id="777" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln39_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="18" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="0" index="3" bw="6" slack="0"/>
<pin id="785" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_2/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln39_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="18" slack="0"/>
<pin id="791" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/14 "/>
</bind>
</comp>

<comp id="793" class="1004" name="buffer_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="23" slack="0"/>
<pin id="795" dir="0" index="1" bw="18" slack="0"/>
<pin id="796" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="23" slack="1"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln46_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="23" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="xor_ln46_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/15 "/>
</bind>
</comp>

<comp id="815" class="1004" name="select_ln46_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/15 "/>
</bind>
</comp>

<comp id="823" class="1004" name="and_ln47_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/15 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sext_ln47_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="11" slack="9"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/15 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln47_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/15 "/>
</bind>
</comp>

<comp id="838" class="1007" name="grp_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="15" slack="0"/>
<pin id="840" dir="0" index="1" bw="5" slack="0"/>
<pin id="841" dir="0" index="2" bw="11" slack="0"/>
<pin id="842" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/6 add_ln39_1/6 "/>
</bind>
</comp>

<comp id="846" class="1005" name="kernel_buffer_15_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="852" class="1005" name="kernel_buffer_15_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="kernel_buffer_15_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="kernel_buffer_15_3_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_3 "/>
</bind>
</comp>

<comp id="870" class="1005" name="kernel_buffer_15_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_4 "/>
</bind>
</comp>

<comp id="876" class="1005" name="kernel_buffer_15_5_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="kernel_buffer_15_6_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_6 "/>
</bind>
</comp>

<comp id="888" class="1005" name="kernel_buffer_15_7_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_7 "/>
</bind>
</comp>

<comp id="894" class="1005" name="kernel_buffer_15_8_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_8 "/>
</bind>
</comp>

<comp id="900" class="1005" name="kernel_buffer_15_9_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_9 "/>
</bind>
</comp>

<comp id="906" class="1005" name="kernel_buffer_15_10_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_10 "/>
</bind>
</comp>

<comp id="912" class="1005" name="kernel_buffer_15_11_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_11 "/>
</bind>
</comp>

<comp id="918" class="1005" name="kernel_buffer_15_12_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_12 "/>
</bind>
</comp>

<comp id="924" class="1005" name="kernel_buffer_15_13_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_13 "/>
</bind>
</comp>

<comp id="930" class="1005" name="kernel_buffer_15_14_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_14 "/>
</bind>
</comp>

<comp id="936" class="1005" name="kernel_buffer_15_15_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_15 "/>
</bind>
</comp>

<comp id="945" class="1005" name="i_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="0"/>
<pin id="947" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="953" class="1005" name="icmp_ln31_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln31_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="0"/>
<pin id="959" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="962" class="1005" name="out_h_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="1"/>
<pin id="964" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="968" class="1005" name="icmp_ln33_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="977" class="1005" name="select_ln31_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="982" class="1005" name="select_ln33_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="0"/>
<pin id="984" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln39_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="1"/>
<pin id="989" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="992" class="1005" name="sub_ln39_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="11" slack="1"/>
<pin id="994" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln39_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="select_ln32_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="11" slack="1"/>
<pin id="999" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="and_ln32_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="or_ln36_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="9"/>
<pin id="1009" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln36_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="1"/>
<pin id="1014" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="select_ln36_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="5" slack="0"/>
<pin id="1020" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_2 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln39_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="11" slack="1"/>
<pin id="1026" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="trunc_ln39_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="3"/>
<pin id="1031" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln39_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="15" slack="1"/>
<pin id="1036" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="in_d_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="1"/>
<pin id="1041" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1044" class="1005" name="icmp_ln36_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="9"/>
<pin id="1046" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="add_ln47_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="11" slack="9"/>
<pin id="1050" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="input_addr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="14" slack="1"/>
<pin id="1055" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="input_load_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="sext_ln39_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="mul_ln39_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="buffer_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="23" slack="1"/>
<pin id="1080" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="120" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="120" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="108" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="236" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="236" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="236" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="327" pin=4"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="327" pin=5"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="327" pin=6"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="327" pin=7"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="327" pin=8"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="327" pin=9"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="327" pin=10"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="327" pin=11"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="327" pin=12"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="327" pin=13"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="327" pin=14"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="327" pin=15"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="327" pin=16"/></net>

<net id="364"><net_src comp="323" pin="1"/><net_sink comp="327" pin=17"/></net>

<net id="368"><net_src comp="327" pin="18"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="365" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="365" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="365" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="365" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="365" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="365" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="365" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="365" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="365" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="365" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="365" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="365" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="365" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="365" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="247" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="100" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="247" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="102" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="16" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="258" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="270" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="104" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="461" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="258" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="270" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="106" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="467" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="106" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="110" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="254" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="10" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="112" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="254" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="114" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="503" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="281" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="519" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="10" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="281" pin="4"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="110" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="10" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="552"><net_src comp="542" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="112" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="114" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="563"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="549" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="519" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="116" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="304" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="12" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="577" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="16" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="535" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="588" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="10" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="304" pin="4"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="594" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="588" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="594" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="535" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="613" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="570" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="605" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="648"><net_src comp="635" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="643" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="16" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="12" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="640" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="748"><net_src comp="122" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="749"><net_src comp="680" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="750"><net_src comp="683" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="751"><net_src comp="686" pin="1"/><net_sink comp="728" pin=3"/></net>

<net id="752"><net_src comp="689" pin="1"/><net_sink comp="728" pin=4"/></net>

<net id="753"><net_src comp="692" pin="1"/><net_sink comp="728" pin=5"/></net>

<net id="754"><net_src comp="695" pin="1"/><net_sink comp="728" pin=6"/></net>

<net id="755"><net_src comp="698" pin="1"/><net_sink comp="728" pin=7"/></net>

<net id="756"><net_src comp="701" pin="1"/><net_sink comp="728" pin=8"/></net>

<net id="757"><net_src comp="704" pin="1"/><net_sink comp="728" pin=9"/></net>

<net id="758"><net_src comp="707" pin="1"/><net_sink comp="728" pin=10"/></net>

<net id="759"><net_src comp="710" pin="1"/><net_sink comp="728" pin=11"/></net>

<net id="760"><net_src comp="713" pin="1"/><net_sink comp="728" pin=12"/></net>

<net id="761"><net_src comp="716" pin="1"/><net_sink comp="728" pin=13"/></net>

<net id="762"><net_src comp="719" pin="1"/><net_sink comp="728" pin=14"/></net>

<net id="763"><net_src comp="722" pin="1"/><net_sink comp="728" pin=15"/></net>

<net id="764"><net_src comp="725" pin="1"/><net_sink comp="728" pin=16"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="778"><net_src comp="108" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="779"><net_src comp="288" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="786"><net_src comp="124" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="126" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="788"><net_src comp="128" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="792"><net_src comp="780" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="773" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="134" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="136" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="813"><net_src comp="799" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="116" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="138" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="140" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="827"><net_src comp="815" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="806" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="823" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="843"><net_src comp="118" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="653" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="649" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="142" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="855"><net_src comp="146" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="861"><net_src comp="150" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="867"><net_src comp="154" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="873"><net_src comp="158" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="879"><net_src comp="162" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="885"><net_src comp="166" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="891"><net_src comp="170" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="897"><net_src comp="174" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="903"><net_src comp="178" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="909"><net_src comp="182" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="915"><net_src comp="186" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="921"><net_src comp="190" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="927"><net_src comp="194" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="933"><net_src comp="198" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="939"><net_src comp="202" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="948"><net_src comp="317" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="956"><net_src comp="449" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="455" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="965"><net_src comp="461" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="971"><net_src comp="467" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="980"><net_src comp="473" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="985"><net_src comp="487" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="990"><net_src comp="529" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="995"><net_src comp="564" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1000"><net_src comp="570" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1005"><net_src comp="588" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1010"><net_src comp="600" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1015"><net_src comp="605" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1021"><net_src comp="617" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1027"><net_src comp="625" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1032"><net_src comp="631" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="728" pin=17"/></net>

<net id="1037"><net_src comp="838" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1042"><net_src comp="656" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1047"><net_src comp="661" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="667" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1056"><net_src comp="206" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1061"><net_src comp="213" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1066"><net_src comp="728" pin="18"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1071"><net_src comp="765" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1076"><net_src comp="768" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1081"><net_src comp="793" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="806" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {15 }
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		trunc_ln28 : 1
		tmp_s : 2
		kernel_buffer_0 : 3
		switch_ln28 : 2
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		store_ln28 : 4
		empty_16 : 1
	State 3
	State 4
		icmp_ln31 : 1
		add_ln31 : 1
		out_h : 1
		icmp_ln33 : 1
		select_ln31 : 2
		add_ln33 : 1
		select_ln33 : 2
	State 5
		zext_ln39 : 1
		zext_ln39_1 : 1
		sub_ln39 : 2
		zext_ln36 : 1
		add_ln39 : 3
		select_ln32 : 1
		zext_ln39_2 : 1
		zext_ln39_3 : 1
		sub_ln39_1 : 2
		select_ln32_1 : 3
		icmp_ln36 : 1
		and_ln32 : 2
		out_w : 2
		or_ln36 : 2
		select_ln36_1 : 2
		zext_ln36_1 : 3
		select_ln36_2 : 2
		add_ln39_2 : 4
		trunc_ln39 : 3
	State 6
		select_ln36_3 : 1
		sext_ln36 : 2
		mul_ln39_1 : 1
		add_ln39_1 : 3
		icmp_ln36_1 : 1
		br_ln36 : 2
		add_ln47 : 1
	State 7
		zext_ln39_5 : 1
		input_addr : 2
		input_load : 3
	State 8
		tmp_2 : 1
	State 9
		mul_ln39 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
		sext_ln39_2 : 1
		buffer : 2
	State 15
		empty_18 : 1
		xor_ln46 : 1
		select_ln46 : 1
		and_ln47 : 2
		zext_ln47 : 1
		output_addr : 2
		store_ln47 : 2
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_768       |    2    |   215   |    1    |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_317        |    0    |    0    |    15   |
|          |     add_ln31_fu_455    |    0    |    0    |    19   |
|          |      out_h_fu_461      |    0    |    0    |    15   |
|          |     add_ln33_fu_481    |    0    |    0    |    14   |
|    add   |     add_ln39_fu_529    |    0    |    0    |    13   |
|          |      out_w_fu_594      |    0    |    0    |    15   |
|          |    add_ln39_2_fu_625   |    0    |    0    |    13   |
|          |       in_d_fu_656      |    0    |    0    |    15   |
|          |     add_ln47_fu_667    |    0    |    0    |    13   |
|          |      buffer_fu_793     |    0    |    0    |    30   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_s_fu_327      |    0    |    0    |    65   |
|          |      tmp_2_fu_728      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln31_fu_473   |    0    |    0    |    5    |
|          |   select_ln33_fu_487   |    0    |    0    |    10   |
|          |   select_ln32_fu_535   |    0    |    0    |    5    |
|          |  select_ln32_1_fu_570  |    0    |    0    |    11   |
|  select  |  select_ln36_1_fu_605  |    0    |    0    |    5    |
|          |  select_ln36_2_fu_617  |    0    |    0    |    5    |
|          |  select_ln32_2_fu_635  |    0    |    0    |    11   |
|          |  select_ln36_3_fu_643  |    0    |    0    |    11   |
|          |   select_ln36_fu_773   |    0    |    0    |    23   |
|          |   select_ln46_fu_815   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln26_fu_311    |    0    |    0    |    11   |
|          |    icmp_ln31_fu_449    |    0    |    0    |    13   |
|   icmp   |    icmp_ln33_fu_467    |    0    |    0    |    13   |
|          |    icmp_ln36_fu_582    |    0    |    0    |    11   |
|          |   icmp_ln36_1_fu_661   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_519    |    0    |    0    |    14   |
|          |    sub_ln39_1_fu_564   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_588    |    0    |    0    |    2    |
|          |     and_ln47_fu_823    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_577    |    0    |    0    |    2    |
|          |     xor_ln46_fu_809    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_600     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_838       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln28_fu_323   |    0    |    0    |    0    |
|   trunc  |    trunc_ln39_fu_631   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_806   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | kernel_buffer_0_fu_365 |    0    |    0    |    0    |
|          |    sext_ln36_fu_649    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_672    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_765   |    0    |    0    |    0    |
|          |   sext_ln39_2_fu_789   |    0    |    0    |    0    |
|          |    sext_ln47_fu_830    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_495     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_4_fu_507   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_542  |    0    |    0    |    0    |
|          | shl_ln39_4_mid1_fu_553 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln39_fu_503    |    0    |    0    |    0    |
|          |   zext_ln39_1_fu_515   |    0    |    0    |    0    |
|          |    zext_ln36_fu_525    |    0    |    0    |    0    |
|          |   zext_ln39_2_fu_549   |    0    |    0    |    0    |
|   zext   |   zext_ln39_3_fu_560   |    0    |    0    |    0    |
|          |   zext_ln36_1_fu_613   |    0    |    0    |    0    |
|          |   zext_ln36_2_fu_640   |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_653   |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_675   |    0    |    0    |    0    |
|          |    zext_ln47_fu_833    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln39_2_fu_780  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_3_fu_799      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   215   |   492   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln31_reg_957     |   14   |
|    add_ln39_1_reg_1034    |   15   |
|    add_ln39_2_reg_1024    |   11   |
|      add_ln39_reg_987     |   11   |
|     add_ln47_reg_1048     |   11   |
|     and_ln32_reg_1002     |    1   |
|      buffer_0_reg_288     |   23   |
|      buffer_reg_1078      |   23   |
|        i_0_reg_232        |    5   |
|         i_reg_945         |    5   |
|     icmp_ln31_reg_953     |    1   |
|     icmp_ln33_reg_968     |    1   |
|    icmp_ln36_1_reg_1044   |    1   |
|       in_d_0_reg_300      |    5   |
|       in_d_reg_1039       |    5   |
|  indvar_flatten18_reg_243 |   14   |
|   indvar_flatten_reg_266  |   10   |
|    input_addr_reg_1053    |   14   |
|    input_load_reg_1058    |   16   |
|kernel_buffer_15_10_reg_906|   32   |
|kernel_buffer_15_11_reg_912|   32   |
|kernel_buffer_15_12_reg_918|   32   |
|kernel_buffer_15_13_reg_924|   32   |
|kernel_buffer_15_14_reg_930|   32   |
|kernel_buffer_15_15_reg_936|   32   |
| kernel_buffer_15_1_reg_852|   32   |
| kernel_buffer_15_2_reg_858|   32   |
| kernel_buffer_15_3_reg_864|   32   |
| kernel_buffer_15_4_reg_870|   32   |
| kernel_buffer_15_5_reg_876|   32   |
| kernel_buffer_15_6_reg_882|   32   |
| kernel_buffer_15_7_reg_888|   32   |
| kernel_buffer_15_8_reg_894|   32   |
| kernel_buffer_15_9_reg_900|   32   |
|  kernel_buffer_15_reg_846 |   32   |
|     mul_ln39_reg_1073     |   32   |
|      or_ln36_reg_1007     |    1   |
|      out_h_0_reg_254      |    5   |
|       out_h_reg_962       |    5   |
|      out_w_0_reg_277      |    5   |
|    select_ln31_reg_977    |    5   |
|   select_ln32_1_reg_997   |   11   |
|    select_ln33_reg_982    |   10   |
|   select_ln36_1_reg_1012  |    5   |
|   select_ln36_2_reg_1018  |    5   |
|    sext_ln39_1_reg_1068   |   32   |
|     sub_ln39_1_reg_992    |   11   |
|       tmp_2_reg_1063      |   32   |
|    trunc_ln39_reg_1029    |    4   |
+---------------------------+--------+
|           Total           |   861  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |  14  |   28   ||    9    |
|  out_h_0_reg_254  |  p0  |   2  |   5  |   10   ||    9    |
|  buffer_0_reg_288 |  p0  |   2  |  23  |   46   ||    9    |
|     grp_fu_768    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   215  |   492  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   861  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |  1076  |   528  |
+-----------+--------+--------+--------+--------+
