// Seed: 4118038113
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_6;
  tri1 id_7;
  assign id_2 = id_3;
  assign id_7 = 1;
endmodule
module module_1 (
    input  supply1 id_0,
    output uwire   id_1,
    input  logic   id_2,
    input  logic   id_3,
    output supply0 id_4,
    output logic   id_5
);
  logic id_7;
  assign id_1 = id_0;
  initial begin
    id_5 <= 1;
    id_7 = 1;
    if (id_3 < 1) id_7 = id_3;
    else begin
      case (id_7)
        id_2: begin
          #1;
          assign id_1 = id_2;
          assign id_7.id_0 = 1;
        end
        default: id_5 = id_0 - id_0;
      endcase
    end
  end
  module_0(
      id_4, id_0, id_4, id_0, id_0
  );
endmodule
