{
  "instructions": [
    {
      "mnemonic": "VSADDU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Saturating Integer Add Unsigned",
      "summary": "Adds unsigned integers with saturation (clips to max instead of wrapping).",
      "syntax": "VSADDU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100000 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = saturate_u(vs1[i] + vs2[i]);"
    },
    {
      "mnemonic": "VSSUBU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Saturating Integer Subtract Unsigned",
      "summary": "Subtracts unsigned integers with saturation (clips to 0 instead of wrapping).",
      "syntax": "VSSUBU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100010 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = saturate_u(vs1[i] - vs2[i]);"
    },
    {
      "mnemonic": "VAADDU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Averaging Add Unsigned",
      "summary": "Computes (a + b + 1) >> 1 for unsigned integers.",
      "syntax": "VAADDU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100100 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = (vs1[i] + vs2[i] + 1) >> 1;"
    },
    {
      "mnemonic": "VASUB.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Averaging Subtract Signed",
      "summary": "Computes (a - b) >> 1 for signed integers.",
      "syntax": "VASUB.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100110 | vm | vs2 | vs1 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = (vs1[i] - vs2[i]) >> 1;"
    },
    {
      "mnemonic": "VASUBU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Averaging Subtract Unsigned",
      "summary": "Computes (a - b) >> 1 for unsigned integers.",
      "syntax": "VASUBU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100110 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = (vs1[i] - vs2[i]) >> 1;"
    },
    {
      "mnemonic": "VSSRA.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Saturating Shift Right Arithmetic",
      "summary": "Shifts right with sign extension and rounding/saturation logic.",
      "syntax": "VSSRA.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "101001 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Source" }, { "name": "vs1", "desc": "Shift" }],
      "pseudocode": "foreach(i < vl): vd[i] = saturate(vs2[i] >>s vs1[i]);"
    },
    {
      "mnemonic": "VSSRL.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Saturating Shift Right Logical",
      "summary": "Shifts right with zero extension and rounding/saturation logic.",
      "syntax": "VSSRL.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "101000 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Source" }, { "name": "vs1", "desc": "Shift" }],
      "pseudocode": "foreach(i < vl): vd[i] = saturate(vs2[i] >>u vs1[i]);"
    },
    {
      "mnemonic": "VWREDSUM.VS",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Reduction Sum Signed",
      "summary": "Sums N-bit elements into a 2*N-bit scalar accumulator (Signed).",
      "syntax": "VWREDSUM.VS vd, vs2, vs1, vm",
      "encoding": { "format": "OPMVV", "binary_pattern": "110001 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Scalar Wide)" }, { "name": "vs2", "desc": "Vector (Narrow)" }, { "name": "vs1", "desc": "Start (Wide)" }],
      "pseudocode": "vd[0] = vs1[0] + sum(extend(vs2[*]));"
    },
    {
      "mnemonic": "VWREDSUMU.VS",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Reduction Sum Unsigned",
      "summary": "Sums N-bit elements into a 2*N-bit scalar accumulator (Unsigned).",
      "syntax": "VWREDSUMU.VS vd, vs2, vs1, vm",
      "encoding": { "format": "OPMVV", "binary_pattern": "110000 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Scalar Wide)" }, { "name": "vs2", "desc": "Vector (Narrow)" }, { "name": "vs1", "desc": "Start (Wide)" }],
      "pseudocode": "vd[0] = vs1[0] + sum(zext(vs2[*]));"
    },
    {
      "mnemonic": "VMANDN.MM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask AND NOT",
      "summary": "Computes vd = vs1 & ~vs2 (mask operation).",
      "syntax": "VMANDN.MM vd, vs2, vs1",
      "encoding": { "format": "OPMVV", "binary_pattern": "011000 | 1 | vs2 | vs1 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = vs1 & ~vs2;"
    },
    {
      "mnemonic": "VMORN.MM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask OR NOT",
      "summary": "Computes vd = vs1 | ~vs2 (mask operation).",
      "syntax": "VMORN.MM vd, vs2, vs1",
      "encoding": { "format": "OPMVV", "binary_pattern": "011010 | 1 | vs2 | vs1 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = vs1 | ~vs2;"
    },
    {
      "mnemonic": "VMXNOR.MM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask XNOR",
      "summary": "Computes vd = ~(vs1 ^ vs2) (mask operation).",
      "syntax": "VMXNOR.MM vd, vs2, vs1",
      "encoding": { "format": "OPMVV", "binary_pattern": "011011 | 1 | vs2 | vs1 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = ~(vs1 ^ vs2);"
    },
    {
      "mnemonic": "MAXU",
      "architecture": "RISC-V",
      "extension": "Zbb",
      "full_name": "Maximum Unsigned",
      "summary": "Computes the maximum of two unsigned integers.",
      "syntax": "MAXU rd, rs1, rs2",
      "encoding": { "format": "R-Type", "binary_pattern": "0000101 | rs2 | rs1 | 111 | rd | 0110011", "hex_opcode": "0x33" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src 1" }, { "name": "rs2", "desc": "Src 2" }],
      "pseudocode": "R[rd] = (R[rs1] >u R[rs2]) ? R[rs1] : R[rs2];"
    },
    {
      "mnemonic": "MINU",
      "architecture": "RISC-V",
      "extension": "Zbb",
      "full_name": "Minimum Unsigned",
      "summary": "Computes the minimum of two unsigned integers.",
      "syntax": "MINU rd, rs1, rs2",
      "encoding": { "format": "R-Type", "binary_pattern": "0000101 | rs2 | rs1 | 101 | rd | 0110011", "hex_opcode": "0x33" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src 1" }, { "name": "rs2", "desc": "Src 2" }],
      "pseudocode": "R[rd] = (R[rs1] <u R[rs2]) ? R[rs1] : R[rs2];"
    },
    {
      "mnemonic": "PACK",
      "architecture": "RISC-V",
      "extension": "Zbkb",
      "full_name": "Pack two words into a register",
      "summary": "Packs the lower halves of rs1 and rs2 into rd.",
      "syntax": "PACK rd, rs1, rs2",
      "encoding": { "format": "R-Type", "binary_pattern": "0000100 | rs2 | rs1 | 100 | rd | 0110011", "hex_opcode": "0x33" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Lower Half" }, { "name": "rs2", "desc": "Upper Half" }],
      "pseudocode": "R[rd] = (R[rs2] << XLEN/2) | (R[rs1] & ((1 << XLEN/2)-1));"
    },
    {
      "mnemonic": "PACKH",
      "architecture": "RISC-V",
      "extension": "Zbkb",
      "full_name": "Pack Byte",
      "summary": "Packs the lower bytes of rs1 and rs2 into a 16-bit value.",
      "syntax": "PACKH rd, rs1, rs2",
      "encoding": { "format": "R-Type", "binary_pattern": "0000100 | rs2 | rs1 | 111 | rd | 0110011", "hex_opcode": "0x33" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src 1" }, { "name": "rs2", "desc": "Src 2" }],
      "pseudocode": "R[rd] = (R[rs2] << 8) | (R[rs1] & 0xFF);"
    },
    {
      "mnemonic": "HLV.WU",
      "architecture": "RISC-V",
      "extension": "H",
      "full_name": "Hypervisor Load Word Unsigned",
      "summary": "Loads a word from guest physical memory (unsigned).",
      "syntax": "HLV.WU rd, (rs1)",
      "encoding": { "format": "R-Type (System)", "binary_pattern": "0110100 | 00000 | rs1 | 100 | rd | 1110011", "hex_opcode": "0x73" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Guest Addr" }],
      "pseudocode": "R[rd] = zext(GuestMem[rs1][31:0]);"
    },
    {
      "mnemonic": "HLV.D",
      "architecture": "RISC-V",
      "extension": "H",
      "full_name": "Hypervisor Load Double",
      "summary": "Loads a doubleword from guest physical memory.",
      "syntax": "HLV.D rd, (rs1)",
      "encoding": { "format": "R-Type (System)", "binary_pattern": "0110110 | 00000 | rs1 | 100 | rd | 1110011", "hex_opcode": "0x73" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Guest Addr" }],
      "pseudocode": "R[rd] = GuestMem[rs1][63:0];"
    },
    {
      "mnemonic": "HSV.D",
      "architecture": "RISC-V",
      "extension": "H",
      "full_name": "Hypervisor Store Double",
      "summary": "Stores a doubleword to guest physical memory.",
      "syntax": "HSV.D rs2, (rs1)",
      "encoding": { "format": "R-Type (System)", "binary_pattern": "0110111 | rs2 | rs1 | 100 | 00000 | 1110011", "hex_opcode": "0x73" },
      "operands": [{ "name": "rs2", "desc": "Source" }, { "name": "rs1", "desc": "Guest Addr" }],
      "pseudocode": "GuestMem[rs1][63:0] = R[rs2];"
    },
    {
      "mnemonic": "VLOXEI32.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Ordered Indexed (32-bit indices)",
      "summary": "Loads elements using indices, ensuring order (useful for I/O buffers).",
      "syntax": "VLOXEI32.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000110 | mop | vm | rs1 | 110 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Indices" }],
      "pseudocode": "Ordered_Load(vd, rs1, vs2);"
    },
    {
      "mnemonic": "VSOXEI32.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Ordered Indexed (32-bit indices)",
      "summary": "Stores elements using indices, ensuring order.",
      "syntax": "VSOXEI32.V vs3, (rs1), vs2, vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000110 | mop | vm | rs1 | 110 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Source" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Indices" }],
      "pseudocode": "Ordered_Store(vs3, rs1, vs2);"
    },
    {
      "mnemonic": "VMULH.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Multiply High Signed",
      "summary": "Multiplies signed integers and keeps the high N bits.",
      "syntax": "VMULH.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100111 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = (sext(vs1[i]) * sext(vs2[i])) >> SEW;"
    },
    {
      "mnemonic": "VMULHU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Multiply High Unsigned",
      "summary": "Multiplies unsigned integers and keeps the high N bits.",
      "syntax": "VMULHU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100100 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "foreach(i < vl): vd[i] = (zext(vs1[i]) * zext(vs2[i])) >> SEW;"
    },
    {
      "mnemonic": "VDIV.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Integer Divide Signed",
      "summary": "Divides signed vector elements.",
      "syntax": "VDIV.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100000 | vm | vs2 | vs1 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Divisor" }, { "name": "vs1", "desc": "Dividend" }],
      "pseudocode": "foreach(i < vl): vd[i] = vs1[i] / vs2[i];"
    },
    {
      "mnemonic": "VDIVU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Integer Divide Unsigned",
      "summary": "Divides unsigned vector elements.",
      "syntax": "VDIVU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100000 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Divisor" }, { "name": "vs1", "desc": "Dividend" }],
      "pseudocode": "foreach(i < vl): vd[i] = vs1[i] /u vs2[i];"
    },
    {
      "mnemonic": "VREM.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Remainder Signed",
      "summary": "Computes signed remainder.",
      "syntax": "VREM.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100010 | vm | vs2 | vs1 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Divisor" }, { "name": "vs1", "desc": "Dividend" }],
      "pseudocode": "foreach(i < vl): vd[i] = vs1[i] % vs2[i];"
    },
    {
      "mnemonic": "VREMU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Remainder Unsigned",
      "summary": "Computes unsigned remainder.",
      "syntax": "VREMU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "100010 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Divisor" }, { "name": "vs1", "desc": "Dividend" }],
      "pseudocode": "foreach(i < vl): vd[i] = vs1[i] %u vs2[i];"
    },
    {
      "mnemonic": "VWMACC.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Multiply-Accumulate",
      "summary": "Computes vd = vd + (vs1 * vs2) with widening (N*N -> 2N + 2N).",
      "syntax": "VWMACC.VV vd, vs1, vs2, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "111101 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest/Acc (2*SEW)" }, { "name": "vs1", "desc": "Src 1 (SEW)" }, { "name": "vs2", "desc": "Src 2 (SEW)" }],
      "pseudocode": "foreach(i < vl): vd[i] = vd[i] + (sext(vs1[i]) * sext(vs2[i]));"
    },
    {
      "mnemonic": "VWMACCU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Multiply-Accumulate Unsigned",
      "summary": "Computes vd = vd + (vs1 * vs2) widening unsigned.",
      "syntax": "VWMACCU.VV vd, vs1, vs2, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "111100 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest/Acc (2*SEW)" }, { "name": "vs1", "desc": "Src 1 (SEW)" }, { "name": "vs2", "desc": "Src 2 (SEW)" }],
      "pseudocode": "foreach(i < vl): vd[i] = vd[i] + (zext(vs1[i]) * zext(vs2[i]));"
    },
    {
      "mnemonic": "VIOTA.M",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Iota",
      "summary": "Writes the index of the active element to the destination. Useful for parallel prefix sums.",
      "syntax": "VIOTA.M vd, vs2, vm",
      "encoding": { "format": "OPMVV", "binary_pattern": "010100 | vm | vs2 | 10000 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Mask Src" }],
      "pseudocode": "count = 0; foreach(i < vl): if vm[i]: vd[i] = count++;"
    },
    {
      "mnemonic": "VID.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Element Index",
      "summary": "Writes the element index (0, 1, 2...) to the destination.",
      "syntax": "VID.V vd, vm",
      "encoding": { "format": "OPMVV", "binary_pattern": "010100 | vm | 00000 | 10001 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }],
      "pseudocode": "foreach(i < vl): vd[i] = i;"
    },
    {
      "mnemonic": "VFWCVT.F.F.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Float to Float Convert",
      "summary": "Converts N-bit floats to 2*N-bit floats (e.g., FP16 -> FP32).",
      "syntax": "VFWCVT.F.F.V vd, vs2, vm",
      "encoding": { "format": "OPFVV", "binary_pattern": "010010 | vm | vs2 | 01110 | 001 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Wide)" }, { "name": "vs2", "desc": "Src (Narrow)" }],
      "pseudocode": "foreach(i < vl): vd[i] = convert_w(vs2[i]);"
    },
    {
      "mnemonic": "VFWCVT.X.F.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Float to Signed Int",
      "summary": "Converts N-bit float to 2*N-bit signed integer.",
      "syntax": "VFWCVT.X.F.V vd, vs2, vm",
      "encoding": { "format": "OPFVV", "binary_pattern": "010010 | vm | vs2 | 01000 | 001 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Wide Int)" }, { "name": "vs2", "desc": "Src (Float)" }],
      "pseudocode": "foreach(i < vl): vd[i] = f_to_x_w(vs2[i]);"
    },
    {
      "mnemonic": "VFNCVT.X.F.W",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Narrowing Float to Signed Int",
      "summary": "Converts 2*N-bit float to N-bit signed integer.",
      "syntax": "VFNCVT.X.F.W vd, vs2, vm",
      "encoding": { "format": "OPFVV", "binary_pattern": "010010 | vm | vs2 | 10001 | 001 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Int)" }, { "name": "vs2", "desc": "Src (Wide Float)" }],
      "pseudocode": "foreach(i < vl): vd[i] = f_to_x_n(vs2[i]);"
    },
    {
      "mnemonic": "VNSRL.WI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Narrowing Shift Right Logical Immediate",
      "summary": "Shifts wide elements right by immediate and narrows.",
      "syntax": "VNSRL.WI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "101100 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Narrow)" }, { "name": "vs2", "desc": "Src (Wide)" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "foreach(i < vl): vd[i] = (vs2[i] >>u imm) & Mask;"
    },
    {
      "mnemonic": "VNSRA.WI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Narrowing Shift Right Arithmetic Immediate",
      "summary": "Shifts wide elements right (arithmetic) by immediate and narrows.",
      "syntax": "VNSRA.WI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "101101 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest (Narrow)" }, { "name": "vs2", "desc": "Src (Wide)" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "foreach(i < vl): vd[i] = (vs2[i] >>s imm) & Mask;"
    },
    {
      "mnemonic": "VMSGT.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Greater Than (Signed)",
      "summary": "Sets mask if vs2 > vs1.",
      "syntax": "VMSGT.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "011111 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = (vs2 > vs1);"
    },
    {
      "mnemonic": "VMSGTU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Greater Than (Unsigned)",
      "summary": "Sets mask if vs2 > vs1 (Unsigned).",
      "syntax": "VMSGTU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "011111 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = (vs2 >u vs1);"
    },
    {
      "mnemonic": "VMSLE.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Less or Equal (Signed)",
      "summary": "Sets mask if vs2 <= vs1.",
      "syntax": "VMSLE.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "011101 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = (vs2 <= vs1);"
    },
    {
      "mnemonic": "VMSLEU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Less or Equal (Unsigned)",
      "summary": "Sets mask if vs2 <= vs1 (Unsigned).",
      "syntax": "VMSLEU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "011101 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = (vs2 <=u vs1);"
    },
    {
      "mnemonic": "VMSGE.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Greater or Equal (Signed)",
      "summary": "Sets mask if vs2 >= vs1.",
      "syntax": "VMSGE.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "011111 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = (vs2 >= vs1);"
    },
    {
      "mnemonic": "VMSGEU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Greater or Equal (Unsigned)",
      "summary": "Sets mask if vs2 >= vs1 (Unsigned).",
      "syntax": "VMSGEU.VV vd, vs2, vs1, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "011111 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = (vs2 >=u vs1);"
    },
    {
      "mnemonic": "VMADC.VIM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Add with Carry Immediate",
      "summary": "Add Immediate with Carry.",
      "syntax": "VMADC.VIM vd, vs2, imm, v0",
      "encoding": { "format": "OPIVI", "binary_pattern": "010001 | 0 | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Carry Out" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Imm" }],
      "pseudocode": "vd = carry(vs2 + imm + v0);"
    },
    {
      "mnemonic": "VWMACCSU.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening MAC (Signed * Unsigned)",
      "summary": "vd = vd + (signed(vs1) * unsigned(vs2)).",
      "syntax": "VWMACCSU.VV vd, vs1, vs2, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "111111 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Acc" }, { "name": "vs1", "desc": "Signed" }, { "name": "vs2", "desc": "Unsigned" }],
      "pseudocode": "vd += sext(vs1) * zext(vs2);"
    },
    {
      "mnemonic": "VWMACCUS.VV",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening MAC (Unsigned * Signed)",
      "summary": "vd = vd + (unsigned(vs1) * signed(vs2)).",
      "syntax": "VWMACCUS.VV vd, vs1, vs2, vm",
      "encoding": { "format": "OPIVV", "binary_pattern": "111110 | vm | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Acc" }, { "name": "vs1", "desc": "Unsigned" }, { "name": "vs2", "desc": "Signed" }],
      "pseudocode": "vd += zext(vs1) * sext(vs2);"
    },
    {
      "mnemonic": "VADC.VVM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Add with Carry",
      "summary": "Computes vd = vs1 + vs2 + carry (v0).",
      "syntax": "VADC.VVM vd, vs2, vs1, v0",
      "encoding": { "format": "OPIVV", "binary_pattern": "010000 | 0 | vs2 | vs1 | 000 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src 2" }, { "name": "vs1", "desc": "Src 1" }],
      "pseudocode": "vd = vs1 + vs2 + v0;"
    },
    {
      "mnemonic": "VADD.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Add Immediate",
      "summary": "Adds immediate to vector.",
      "syntax": "VADD.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "000000 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Imm" }],
      "pseudocode": "vd = vs2 + imm;"
    },
    {
      "mnemonic": "VRSUB.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Reverse Subtract Immediate",
      "summary": "Computes vd = imm - vs2.",
      "syntax": "VRSUB.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "000011 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Imm" }],
      "pseudocode": "vd = imm - vs2;"
    },
    {
      "mnemonic": "VAND.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector AND Immediate",
      "summary": "Bitwise AND with immediate.",
      "syntax": "VAND.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "001001 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Imm" }],
      "pseudocode": "vd = vs2 & imm;"
    },
    {
      "mnemonic": "VOR.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector OR Immediate",
      "summary": "Bitwise OR with immediate.",
      "syntax": "VOR.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "001010 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Imm" }],
      "pseudocode": "vd = vs2 | imm;"
    },
    {
      "mnemonic": "VXOR.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector XOR Immediate",
      "summary": "Bitwise XOR with immediate.",
      "syntax": "VXOR.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "001011 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Imm" }],
      "pseudocode": "vd = vs2 ^ imm;"
    },
    {
      "mnemonic": "VRGATHER.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Register Gather Immediate",
      "summary": "Gathers element at index 'imm' from vs2 (splat).",
      "syntax": "VRGATHER.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "001100 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Table" }, { "name": "imm", "desc": "Index" }],
      "pseudocode": "vd[*] = vs2[imm];"
    },
    {
      "mnemonic": "VSLIDEUP.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Slide Up Immediate",
      "summary": "Moves elements up by immediate amount.",
      "syntax": "VSLIDEUP.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "001110 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "vd[i] = vs2[i - imm];"
    },
    {
      "mnemonic": "VSLIDEDOWN.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Slide Down Immediate",
      "summary": "Moves elements down by immediate amount.",
      "syntax": "VSLIDEDOWN.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "001111 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "vd[i] = vs2[i + imm];"
    },
    {
      "mnemonic": "VMSEQ.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Equal Immediate",
      "summary": "Sets mask if element == imm.",
      "syntax": "VMSEQ.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "011000 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Val" }],
      "pseudocode": "vd = (vs2 == imm);"
    },
    {
      "mnemonic": "VMSNE.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Not Equal Immediate",
      "summary": "Sets mask if element != imm.",
      "syntax": "VMSNE.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "011001 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Val" }],
      "pseudocode": "vd = (vs2 != imm);"
    },
    {
      "mnemonic": "VMSLE.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Less or Equal Immediate",
      "summary": "Sets mask if element <= imm (Signed).",
      "syntax": "VMSLE.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "011101 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Val" }],
      "pseudocode": "vd = (vs2 <= imm);"
    },
    {
      "mnemonic": "VMSLEU.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Less or Equal Unsigned Immediate",
      "summary": "Sets mask if element <= imm (Unsigned).",
      "syntax": "VMSLEU.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "011100 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Val" }],
      "pseudocode": "vd = (vs2 <=u imm);"
    },
    {
      "mnemonic": "VMSLT.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Less Than Immediate",
      "summary": "Sets mask if element < imm (Signed).",
      "syntax": "VMSLT.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "011011 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Val" }],
      "pseudocode": "vd = (vs2 < imm);"
    },
    {
      "mnemonic": "VMSLTU.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Mask Set Less Than Unsigned Immediate",
      "summary": "Sets mask if element < imm (Unsigned).",
      "syntax": "VMSLTU.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "011010 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Mask" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Val" }],
      "pseudocode": "vd = (vs2 <u imm);"
    },
    {
      "mnemonic": "VSLL.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Shift Left Logical Immediate",
      "summary": "Shifts elements left by immediate.",
      "syntax": "VSLL.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "100101 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "vd = vs2 << imm;"
    },
    {
      "mnemonic": "VSRL.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Shift Right Logical Immediate",
      "summary": "Shifts elements right (logical) by immediate.",
      "syntax": "VSRL.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "101000 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "vd = vs2 >>u imm;"
    },
    {
      "mnemonic": "VSRA.VI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Shift Right Arithmetic Immediate",
      "summary": "Shifts elements right (arithmetic) by immediate.",
      "syntax": "VSRA.VI vd, vs2, imm, vm",
      "encoding": { "format": "OPIVI", "binary_pattern": "101001 | vm | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src" }, { "name": "imm", "desc": "Shift" }],
      "pseudocode": "vd = vs2 >>s imm;"
    }
  ]
}
