# Tiny Tapeout project information
project:
    title: "test_IHP" # Project title
    author: "John Zhang" # Your name
    discord: "jz9_" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
    description: "8-bit programmable counter" # One line description of what your project does
    language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
    clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)

    # How many tiles your design occupies? A single tile is about 167x108 uM.
    tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

    # Your top module name must start with "tt_um_". Make it unique by including your github username:
    top_module: "tt_um_example"

    # List your project's source files here.
    # Source files must be in ./src and you must list each source file separately, one per line.
    # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
    source_files:
        - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
    # Inputs
    ui[0]: "ENABLE"
    ui[1]: "LOAD"
    ui[2]: "PROGRAMMABLE_INPUT[0]"
    ui[3]: "PROGRAMMABLE_INPUT[1]"
    ui[4]: "PROGRAMMABLE_INPUT[2]"
    ui[5]: "PROGRAMMABLE_INPUT[3]"
    ui[6]: "PROGRAMMABLE_INPUT[4]"
    ui[7]: "PROGRAMMABLE_INPUT[5]"

    # Outputs
    uo[0]: "COUNT_OUT[0]"
    uo[1]: "COUNT_OUT[1]"
    uo[2]: "COUNT_OUT[2]"
    uo[3]: "COUNT_OUT[3]"
    uo[4]: "COUNT_OUT[4]"
    uo[5]: "COUNT_OUT[5]"
    uo[6]: "COUNT_OUT[6]"
    uo[7]: "COUNT_OUT[7]"

    # Bidirectional pins
    uio[0]: ""
    uio[1]: ""
    uio[2]: ""
    uio[3]: ""
    uio[4]: ""
    uio[5]: ""
    uio[6]: ""
    uio[7]: ""

# Do not change!
yaml_version: 6
