--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 339214 paths analyzed, 32636 endpoints analyzed, 546 failing endpoints
 546 timing errors detected. (0 setup errors, 546 hold errors, 0 component switching limit errors)
 Minimum period is   9.991ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001e2 (SLICE_X26Y76.CIN), 2282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.991ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y132.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X10Y60.F1      net (fanout=227)      4.287   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X10Y60.X       Tilo                  0.195   N3910
                                                       tfm_inst/addfpb<10>68_SW0
    SLICE_X11Y57.G3      net (fanout=2)        0.428   N3910
    SLICE_X11Y57.XMUX    Tif5x                 0.574   tfm_inst/addfpb<10>77
                                                       tfm_inst/addfpb<10>772
                                                       tfm_inst/addfpb<10>77_f5
    SLICE_X23Y56.F4      net (fanout=1)        1.096   tfm_inst/addfpb<10>77
    SLICE_X23Y56.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002cb
                                                       tfm_inst/addfpb<10>84_f51
    SLICE_X26Y73.F2      net (fanout=2)        1.680   tfm_inst/addfpb<10>
    SLICE_X26Y73.COUT    Topcyf                0.576   tfm_inst/inst_addfp/sig00000399
                                                       tfm_inst/inst_addfp/blk0000036c
                                                       tfm_inst/inst_addfp/blk000001d7
                                                       tfm_inst/inst_addfp/blk000001d6
    SLICE_X26Y74.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000399
    SLICE_X26Y74.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig0000039b
                                                       tfm_inst/inst_addfp/blk000001d5
                                                       tfm_inst/inst_addfp/blk000001d4
    SLICE_X26Y75.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039b
    SLICE_X26Y75.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig0000039d
                                                       tfm_inst/inst_addfp/blk000001d3
                                                       tfm_inst/inst_addfp/blk000001d2
    SLICE_X26Y76.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039d
    SLICE_X26Y76.CLK     Tcinck                0.423   tfm_inst/inst_addfp/sig000003b7
                                                       tfm_inst/inst_addfp/sig0000039d_rt
                                                       tfm_inst/inst_addfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.991ns (2.500ns logic, 7.491ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.979ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_addfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y132.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X10Y60.F1      net (fanout=227)      4.287   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X10Y60.X       Tilo                  0.195   N3910
                                                       tfm_inst/addfpb<10>68_SW0
    SLICE_X11Y57.F3      net (fanout=2)        0.424   N3910
    SLICE_X11Y57.XMUX    Tif5x                 0.566   tfm_inst/addfpb<10>77
                                                       tfm_inst/addfpb<10>771
                                                       tfm_inst/addfpb<10>77_f5
    SLICE_X23Y56.F4      net (fanout=1)        1.096   tfm_inst/addfpb<10>77
    SLICE_X23Y56.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002cb
                                                       tfm_inst/addfpb<10>84_f51
    SLICE_X26Y73.F2      net (fanout=2)        1.680   tfm_inst/addfpb<10>
    SLICE_X26Y73.COUT    Topcyf                0.576   tfm_inst/inst_addfp/sig00000399
                                                       tfm_inst/inst_addfp/blk0000036c
                                                       tfm_inst/inst_addfp/blk000001d7
                                                       tfm_inst/inst_addfp/blk000001d6
    SLICE_X26Y74.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000399
    SLICE_X26Y74.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig0000039b
                                                       tfm_inst/inst_addfp/blk000001d5
                                                       tfm_inst/inst_addfp/blk000001d4
    SLICE_X26Y75.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039b
    SLICE_X26Y75.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig0000039d
                                                       tfm_inst/inst_addfp/blk000001d3
                                                       tfm_inst/inst_addfp/blk000001d2
    SLICE_X26Y76.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039d
    SLICE_X26Y76.CLK     Tcinck                0.423   tfm_inst/inst_addfp/sig000003b7
                                                       tfm_inst/inst_addfp/sig0000039d_rt
                                                       tfm_inst/inst_addfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (2.492ns logic, 7.487ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.688ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y132.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X18Y74.F2      net (fanout=187)      2.949   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X18Y74.X       Tilo                  0.195   N3908
                                                       tfm_inst/addfpb<11>68_SW0
    SLICE_X19Y63.G1      net (fanout=2)        1.110   N3908
    SLICE_X19Y63.XMUX    Tif5x                 0.574   tfm_inst/addfpb<11>77
                                                       tfm_inst/addfpb<11>772
                                                       tfm_inst/addfpb<11>77_f5
    SLICE_X22Y54.F1      net (fanout=1)        1.397   tfm_inst/addfpb<11>77
    SLICE_X22Y54.X       Tilo                  0.195   tfm_inst/inst_addfp/sig000002cc
                                                       tfm_inst/addfpb<11>84_f51
    SLICE_X26Y73.G1      net (fanout=2)        1.766   tfm_inst/addfpb<11>
    SLICE_X26Y73.COUT    Topcyg                0.561   tfm_inst/inst_addfp/sig00000399
                                                       tfm_inst/inst_addfp/blk00000369
                                                       tfm_inst/inst_addfp/blk000001d6
    SLICE_X26Y74.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000399
    SLICE_X26Y74.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig0000039b
                                                       tfm_inst/inst_addfp/blk000001d5
                                                       tfm_inst/inst_addfp/blk000001d4
    SLICE_X26Y75.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039b
    SLICE_X26Y75.COUT    Tbyp                  0.089   tfm_inst/inst_addfp/sig0000039d
                                                       tfm_inst/inst_addfp/blk000001d3
                                                       tfm_inst/inst_addfp/blk000001d2
    SLICE_X26Y76.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039d
    SLICE_X26Y76.CLK     Tcinck                0.423   tfm_inst/inst_addfp/sig000003b7
                                                       tfm_inst/inst_addfp/sig0000039d_rt
                                                       tfm_inst/inst_addfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.688ns (2.466ns logic, 7.222ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000498 (SLICE_X74Y70.G1), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_2 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000498 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.953ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_2 to tfm_inst/inst_mulfp/blk00000498
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux2
                                                       tfm_inst/CalculateVirCompensated_mux_2
    SLICE_X59Y78.G2      net (fanout=1)        1.324   tfm_inst/CalculateVirCompensated_mux2
    SLICE_X59Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<23>88
                                                       tfm_inst/mulfpa<0>151
    SLICE_X63Y62.F4      net (fanout=44)       1.077   tfm_inst/N301
    SLICE_X63Y62.X       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88
    SLICE_X62Y80.G1      net (fanout=1)        1.013   tfm_inst/mulfpce88
    SLICE_X62Y80.XMUX    Tif5x                 0.560   N3688
                                                       tfm_inst/mulfpond143_SW0_f5_F
                                                       tfm_inst/mulfpond143_SW0_f5
    SLICE_X62Y82.G3      net (fanout=2)        0.639   N3688
    SLICE_X62Y82.Y       Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpond156
    SLICE_X74Y70.G1      net (fanout=502)      4.204   tfm_inst/mulfpce
    SLICE_X74Y70.CLK     Tgck                  0.213   tfm_inst/inst_mulfp/sig000008fe
                                                       tfm_inst/inst_mulfp/blk00000498_rstpot
                                                       tfm_inst/inst_mulfp/blk00000498
    -------------------------------------------------  ---------------------------
    Total                                      9.953ns (1.696ns logic, 8.257ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000498 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.898ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to tfm_inst/inst_mulfp/blk00000498
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y67.XQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux1
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X59Y78.G3      net (fanout=3)        1.269   tfm_inst/CalculateAlphaComp_mux1
    SLICE_X59Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<23>88
                                                       tfm_inst/mulfpa<0>151
    SLICE_X63Y62.F4      net (fanout=44)       1.077   tfm_inst/N301
    SLICE_X63Y62.X       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88
    SLICE_X62Y80.G1      net (fanout=1)        1.013   tfm_inst/mulfpce88
    SLICE_X62Y80.XMUX    Tif5x                 0.560   N3688
                                                       tfm_inst/mulfpond143_SW0_f5_F
                                                       tfm_inst/mulfpond143_SW0_f5
    SLICE_X62Y82.G3      net (fanout=2)        0.639   N3688
    SLICE_X62Y82.Y       Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpond156
    SLICE_X74Y70.G1      net (fanout=502)      4.204   tfm_inst/mulfpce
    SLICE_X74Y70.CLK     Tgck                  0.213   tfm_inst/inst_mulfp/sig000008fe
                                                       tfm_inst/inst_mulfp/blk00000498_rstpot
                                                       tfm_inst/inst_mulfp/blk00000498
    -------------------------------------------------  ---------------------------
    Total                                      9.898ns (1.696ns logic, 8.202ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000498 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.496ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal to tfm_inst/inst_mulfp/blk00000498
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.YQ      Tcko                  0.360   tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal
                                                       tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal
    SLICE_X63Y62.G1      net (fanout=2)        1.702   tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal
    SLICE_X63Y62.Y       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88_SW0_SW0
    SLICE_X63Y62.F3      net (fanout=1)        0.222   N142
    SLICE_X63Y62.X       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88
    SLICE_X62Y80.G1      net (fanout=1)        1.013   tfm_inst/mulfpce88
    SLICE_X62Y80.XMUX    Tif5x                 0.560   N3688
                                                       tfm_inst/mulfpond143_SW0_f5_F
                                                       tfm_inst/mulfpond143_SW0_f5
    SLICE_X62Y82.G3      net (fanout=2)        0.639   N3688
    SLICE_X62Y82.Y       Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpond156
    SLICE_X74Y70.G1      net (fanout=502)      4.204   tfm_inst/mulfpce
    SLICE_X74Y70.CLK     Tgck                  0.213   tfm_inst/inst_mulfp/sig000008fe
                                                       tfm_inst/inst_mulfp/blk00000498_rstpot
                                                       tfm_inst/inst_mulfp/blk00000498
    -------------------------------------------------  ---------------------------
    Total                                      9.496ns (1.716ns logic, 7.780ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000004a6 (SLICE_X74Y70.F1), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_2 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000004a6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.952ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_2 to tfm_inst/inst_mulfp/blk000004a6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux2
                                                       tfm_inst/CalculateVirCompensated_mux_2
    SLICE_X59Y78.G2      net (fanout=1)        1.324   tfm_inst/CalculateVirCompensated_mux2
    SLICE_X59Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<23>88
                                                       tfm_inst/mulfpa<0>151
    SLICE_X63Y62.F4      net (fanout=44)       1.077   tfm_inst/N301
    SLICE_X63Y62.X       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88
    SLICE_X62Y80.G1      net (fanout=1)        1.013   tfm_inst/mulfpce88
    SLICE_X62Y80.XMUX    Tif5x                 0.560   N3688
                                                       tfm_inst/mulfpond143_SW0_f5_F
                                                       tfm_inst/mulfpond143_SW0_f5
    SLICE_X62Y82.G3      net (fanout=2)        0.639   N3688
    SLICE_X62Y82.Y       Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpond156
    SLICE_X74Y70.F1      net (fanout=502)      4.201   tfm_inst/mulfpce
    SLICE_X74Y70.CLK     Tfck                  0.215   tfm_inst/inst_mulfp/sig000008fe
                                                       tfm_inst/inst_mulfp/blk000004a6_rstpot
                                                       tfm_inst/inst_mulfp/blk000004a6
    -------------------------------------------------  ---------------------------
    Total                                      9.952ns (1.698ns logic, 8.254ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000004a6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.897ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to tfm_inst/inst_mulfp/blk000004a6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y67.XQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux1
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X59Y78.G3      net (fanout=3)        1.269   tfm_inst/CalculateAlphaComp_mux1
    SLICE_X59Y78.Y       Tilo                  0.194   tfm_inst/mulfpb<23>88
                                                       tfm_inst/mulfpa<0>151
    SLICE_X63Y62.F4      net (fanout=44)       1.077   tfm_inst/N301
    SLICE_X63Y62.X       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88
    SLICE_X62Y80.G1      net (fanout=1)        1.013   tfm_inst/mulfpce88
    SLICE_X62Y80.XMUX    Tif5x                 0.560   N3688
                                                       tfm_inst/mulfpond143_SW0_f5_F
                                                       tfm_inst/mulfpond143_SW0_f5
    SLICE_X62Y82.G3      net (fanout=2)        0.639   N3688
    SLICE_X62Y82.Y       Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpond156
    SLICE_X74Y70.F1      net (fanout=502)      4.201   tfm_inst/mulfpce
    SLICE_X74Y70.CLK     Tfck                  0.215   tfm_inst/inst_mulfp/sig000008fe
                                                       tfm_inst/inst_mulfp/blk000004a6_rstpot
                                                       tfm_inst/inst_mulfp/blk000004a6
    -------------------------------------------------  ---------------------------
    Total                                      9.897ns (1.698ns logic, 8.199ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal (FF)
  Destination:          tfm_inst/inst_mulfp/blk000004a6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.495ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal to tfm_inst/inst_mulfp/blk000004a6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.YQ      Tcko                  0.360   tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal
                                                       tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal
    SLICE_X63Y62.G1      net (fanout=2)        1.702   tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/mulfpce_internal
    SLICE_X63Y62.Y       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88_SW0_SW0
    SLICE_X63Y62.F3      net (fanout=1)        0.222   N142
    SLICE_X63Y62.X       Tilo                  0.194   tfm_inst/mulfpce88
                                                       tfm_inst/mulfpond88
    SLICE_X62Y80.G1      net (fanout=1)        1.013   tfm_inst/mulfpce88
    SLICE_X62Y80.XMUX    Tif5x                 0.560   N3688
                                                       tfm_inst/mulfpond143_SW0_f5_F
                                                       tfm_inst/mulfpond143_SW0_f5
    SLICE_X62Y82.G3      net (fanout=2)        0.639   N3688
    SLICE_X62Y82.Y       Tilo                  0.195   tfm_inst/mulfpr<9>
                                                       tfm_inst/mulfpond156
    SLICE_X74Y70.F1      net (fanout=502)      4.201   tfm_inst/mulfpce
    SLICE_X74Y70.CLK     Tfck                  0.215   tfm_inst/inst_mulfp/sig000008fe
                                                       tfm_inst/inst_mulfp/blk000004a6_rstpot
                                                       tfm_inst/inst_mulfp/blk000004a6
    -------------------------------------------------  ---------------------------
    Total                                      9.495ns (1.718ns logic, 7.777ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk00000069 (SLICE_X58Y141.CE), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      -4.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000069 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      5.276ns (9.764 - 4.488)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce to tfm_inst/b0.inst_fixed2float/blk00000069
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y141.XQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
    SLICE_X57Y141.G2     net (fanout=2)        0.481   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y141.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y141.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000033
                                                       tfm_inst/b0.inst_fixed2float/blk00000069
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.471ns logic, 0.795ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -2.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000069 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 3)
  Clock Path Skew:      5.219ns (9.764 - 4.545)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000069
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y144.XQ     Tcko                  0.331   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
    SLICE_X62Y144.G3     net (fanout=2)        0.588   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
    SLICE_X62Y144.Y      Tilo                  0.179   tfm_inst/CalculatePixOsCPSP_divfpb<22>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X61Y143.F3     net (fanout=1)        0.409   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X61Y143.X      Tilo                  0.179   N3038
                                                       tfm_inst/fixed2floatce54_SW0
    SLICE_X57Y141.G4     net (fanout=1)        0.539   N3038
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y141.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y141.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000033
                                                       tfm_inst/b0.inst_fixed2float/blk00000069
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.847ns logic, 1.850ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -2.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000069 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 3)
  Clock Path Skew:      5.307ns (9.764 - 4.457)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000069
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y148.YQ     Tcko                  0.313   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y144.G1     net (fanout=2)        0.880   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y144.Y      Tilo                  0.179   tfm_inst/CalculatePixOsCPSP_divfpb<22>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X61Y143.F3     net (fanout=1)        0.409   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X61Y143.X      Tilo                  0.179   N3038
                                                       tfm_inst/fixed2floatce54_SW0
    SLICE_X57Y141.G4     net (fanout=1)        0.539   N3038
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y141.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y141.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000033
                                                       tfm_inst/b0.inst_fixed2float/blk00000069
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.829ns logic, 2.142ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk00000068 (SLICE_X58Y141.CE), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      -4.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000068 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      5.276ns (9.764 - 4.488)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce to tfm_inst/b0.inst_fixed2float/blk00000068
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y141.XQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
    SLICE_X57Y141.G2     net (fanout=2)        0.481   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y141.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y141.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000033
                                                       tfm_inst/b0.inst_fixed2float/blk00000068
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.471ns logic, 0.795ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -2.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000068 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 3)
  Clock Path Skew:      5.219ns (9.764 - 4.545)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000068
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y144.XQ     Tcko                  0.331   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
    SLICE_X62Y144.G3     net (fanout=2)        0.588   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
    SLICE_X62Y144.Y      Tilo                  0.179   tfm_inst/CalculatePixOsCPSP_divfpb<22>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X61Y143.F3     net (fanout=1)        0.409   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X61Y143.X      Tilo                  0.179   N3038
                                                       tfm_inst/fixed2floatce54_SW0
    SLICE_X57Y141.G4     net (fanout=1)        0.539   N3038
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y141.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y141.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000033
                                                       tfm_inst/b0.inst_fixed2float/blk00000068
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.847ns logic, 1.850ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -2.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000068 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 3)
  Clock Path Skew:      5.307ns (9.764 - 4.457)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000068
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y148.YQ     Tcko                  0.313   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y144.G1     net (fanout=2)        0.880   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y144.Y      Tilo                  0.179   tfm_inst/CalculatePixOsCPSP_divfpb<22>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X61Y143.F3     net (fanout=1)        0.409   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X61Y143.X      Tilo                  0.179   N3038
                                                       tfm_inst/fixed2floatce54_SW0
    SLICE_X57Y141.G4     net (fanout=1)        0.539   N3038
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y141.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y141.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000033
                                                       tfm_inst/b0.inst_fixed2float/blk00000068
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.829ns logic, 2.142ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk00000064 (SLICE_X58Y140.CE), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      -4.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000064 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      5.276ns (9.764 - 4.488)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce to tfm_inst/b0.inst_fixed2float/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y141.XQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
    SLICE_X57Y141.G2     net (fanout=2)        0.481   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fixed2floatce
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y140.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y140.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000038
                                                       tfm_inst/b0.inst_fixed2float/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.471ns logic, 0.795ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -2.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000064 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 3)
  Clock Path Skew:      5.219ns (9.764 - 4.545)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y144.XQ     Tcko                  0.331   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
    SLICE_X62Y144.G3     net (fanout=2)        0.588   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_calculatekgain_process_p0/fixed2floatce_internal
    SLICE_X62Y144.Y      Tilo                  0.179   tfm_inst/CalculatePixOsCPSP_divfpb<22>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X61Y143.F3     net (fanout=1)        0.409   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X61Y143.X      Tilo                  0.179   N3038
                                                       tfm_inst/fixed2floatce54_SW0
    SLICE_X57Y141.G4     net (fanout=1)        0.539   N3038
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y140.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y140.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000038
                                                       tfm_inst/b0.inst_fixed2float/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.847ns logic, 1.850ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -2.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000064 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 3)
  Clock Path Skew:      5.307ns (9.764 - 4.457)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/fixed2floatclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y148.YQ     Tcko                  0.313   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y144.G1     net (fanout=2)        0.880   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/fixed2floatce_internal
    SLICE_X62Y144.Y      Tilo                  0.179   tfm_inst/CalculatePixOsCPSP_divfpb<22>
                                                       tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_MUX_fi2fl_ce/I_36_8
    SLICE_X61Y143.F3     net (fanout=1)        0.409   tfm_inst/CalculatePixOsCPSP_fixed2floatce
    SLICE_X61Y143.X      Tilo                  0.179   N3038
                                                       tfm_inst/fixed2floatce54_SW0
    SLICE_X57Y141.G4     net (fanout=1)        0.539   N3038
    SLICE_X57Y141.Y      Tilo                  0.179   tfm_inst/fixed2floatclk1
                                                       tfm_inst/fixed2floatce54
    SLICE_X58Y140.CE     net (fanout=100)      0.314   tfm_inst/fixed2floatce
    SLICE_X58Y140.CLK    Tckce       (-Th)     0.021   tfm_inst/b0.inst_fixed2float/sig00000038
                                                       tfm_inst/b0.inst_fixed2float/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.829ns logic, 2.142ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y10.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.991|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 546  Score: 814429  (Setup/Max: 0, Hold: 814429)

Constraints cover 339214 paths, 0 nets, and 60594 connections

Design statistics:
   Minimum period:   9.991ns{1}   (Maximum frequency: 100.090MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 24 22:37:54 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 703 MB



