
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 667075 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9056084 heartbeat IPC: 1.10423 cumulative IPC: 1.07283 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18318951 heartbeat IPC: 1.07958 cumulative IPC: 1.07637 (Simulation time: 0 hr 1 min 9 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27566268 heartbeat IPC: 1.08139 cumulative IPC: 1.0781 (Simulation time: 0 hr 1 min 43 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26899193 cumulative IPC: 1.0781 (Simulation time: 0 hr 1 min 43 sec) 

CPU 0 Branch Prediction Accuracy: 99.5438% MPKI: 0.21931

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.0781 instructions: 29000000 cycles: 26899193
L1D TOTAL     ACCESS:   17514905  HIT:   17345782  MISS:     169123
L1D LOAD      ACCESS:    9271720  HIT:    9262550  MISS:       9170
L1D RFO       ACCESS:    2524191  HIT:    2492641  MISS:      31550
L1D PREFETCH  ACCESS:    5718994  HIT:    5590591  MISS:     128403
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9681936  ISSUED:    9566626  USEFUL:     126837  USELESS:       6382
L1I TOTAL     ACCESS:    7402061  HIT:    7401704  MISS:        357
L1I LOAD      ACCESS:    7402061  HIT:    7401704  MISS:        357
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     259447  HIT:     164420  MISS:      95027
L2C LOAD      ACCESS:       9483  HIT:       7644  MISS:       1839
L2C RFO       ACCESS:      29970  HIT:        211  MISS:      29759
L2C PREFETCH  ACCESS:     134001  HIT:      70581  MISS:      63420
L2C WRITEBACK ACCESS:      85993  HIT:      85984  MISS:          9
L2C PREFETCH  REQUESTED:       4634  ISSUED:       4634  USEFUL:       1936  USELESS:      61561
LLC TOTAL     ACCESS:     180365  HIT:      91032  MISS:      89333
LLC LOAD      ACCESS:       1827  HIT:        389  MISS:       1438
LLC RFO       ACCESS:      29759  HIT:         49  MISS:      29710
LLC PREFETCH  ACCESS:      63439  HIT:       5260  MISS:      58179
LLC WRITEBACK ACCESS:      85340  HIT:      85334  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        270  USELESS:      49965
Major fault: 0 Minor fault: 621
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47848  ROW_BUFFER_MISS:      41478
 DBUS_CONGESTED:      79466
 WQ ROW_BUFFER_HIT:      25946  ROW_BUFFER_MISS:      46921  FULL:          0

 AVG_CONGESTED_CYCLE: 14
