// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nnlayer_nnlayer_Pipeline_VITIS_LOOP_83_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weights_address0,
        weights_ce0,
        weights_q0,
        sext_ln1245,
        sext_ln1245_1,
        sext_ln1245_2,
        sext_ln1245_3,
        sext_ln1245_4,
        sext_ln1245_5,
        sext_ln1245_6,
        sext_ln1245_7,
        sext_ln1245_8,
        sext_ln1245_9,
        sext_ln1245_10,
        sext_ln1245_11,
        sext_ln1245_12,
        sext_ln1245_13,
        sext_ln1245_14,
        sext_ln1245_15,
        sext_ln1245_16,
        sext_ln1245_17,
        sext_ln1245_18,
        sext_ln1245_19,
        sext_ln1245_20,
        sext_ln1245_21,
        sext_ln1245_22,
        sext_ln1245_23,
        sext_ln1245_24,
        sext_ln1245_25,
        sext_ln1245_26,
        sext_ln1245_27,
        sext_ln1245_28,
        sext_ln1245_29,
        sext_ln1245_30,
        sext_ln1245_31,
        sext_ln1245_32,
        sext_ln1245_33,
        sext_ln1245_34,
        sext_ln1245_35,
        sext_ln1245_36,
        sext_ln1245_37,
        sext_ln1245_38,
        sext_ln1245_39,
        sext_ln1245_40,
        sext_ln1245_41,
        sext_ln1245_42,
        sext_ln1245_43,
        sext_ln1245_44,
        sext_ln1245_45,
        sext_ln1245_46,
        sext_ln1245_47,
        sext_ln1245_48,
        sext_ln1245_49,
        sext_ln1245_50,
        sext_ln1245_51,
        sext_ln1245_52,
        sext_ln1245_53,
        sext_ln1245_54,
        sext_ln1245_55,
        sext_ln1245_56,
        sext_ln1245_57,
        sext_ln1245_58,
        sext_ln1245_59,
        sext_ln1245_60,
        sext_ln1245_61,
        sext_ln1245_62,
        sext_ln1245_63,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        output_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 64'd1;
parameter    ap_ST_fsm_pp0_stage1 = 64'd2;
parameter    ap_ST_fsm_pp0_stage2 = 64'd4;
parameter    ap_ST_fsm_pp0_stage3 = 64'd8;
parameter    ap_ST_fsm_pp0_stage4 = 64'd16;
parameter    ap_ST_fsm_pp0_stage5 = 64'd32;
parameter    ap_ST_fsm_pp0_stage6 = 64'd64;
parameter    ap_ST_fsm_pp0_stage7 = 64'd128;
parameter    ap_ST_fsm_pp0_stage8 = 64'd256;
parameter    ap_ST_fsm_pp0_stage9 = 64'd512;
parameter    ap_ST_fsm_pp0_stage10 = 64'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 64'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 64'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 64'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 64'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 64'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 64'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 64'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 64'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 64'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 64'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 64'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 64'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 64'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 64'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 64'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 64'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 64'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 64'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 64'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 64'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 64'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 64'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 64'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 64'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 64'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 64'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 64'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 64'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 64'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 64'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 64'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 64'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 64'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 64'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 64'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 64'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 64'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 64'd281474976710656;
parameter    ap_ST_fsm_pp0_stage49 = 64'd562949953421312;
parameter    ap_ST_fsm_pp0_stage50 = 64'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage51 = 64'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage52 = 64'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage53 = 64'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage54 = 64'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage55 = 64'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage56 = 64'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage57 = 64'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage58 = 64'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage59 = 64'd576460752303423488;
parameter    ap_ST_fsm_pp0_stage60 = 64'd1152921504606846976;
parameter    ap_ST_fsm_pp0_stage61 = 64'd2305843009213693952;
parameter    ap_ST_fsm_pp0_stage62 = 64'd4611686018427387904;
parameter    ap_ST_fsm_pp0_stage63 = 64'd9223372036854775808;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] weights_address0;
output   weights_ce0;
input  [15:0] weights_q0;
input  [15:0] sext_ln1245;
input  [15:0] sext_ln1245_1;
input  [15:0] sext_ln1245_2;
input  [15:0] sext_ln1245_3;
input  [15:0] sext_ln1245_4;
input  [15:0] sext_ln1245_5;
input  [15:0] sext_ln1245_6;
input  [15:0] sext_ln1245_7;
input  [15:0] sext_ln1245_8;
input  [15:0] sext_ln1245_9;
input  [15:0] sext_ln1245_10;
input  [15:0] sext_ln1245_11;
input  [15:0] sext_ln1245_12;
input  [15:0] sext_ln1245_13;
input  [15:0] sext_ln1245_14;
input  [15:0] sext_ln1245_15;
input  [15:0] sext_ln1245_16;
input  [15:0] sext_ln1245_17;
input  [15:0] sext_ln1245_18;
input  [15:0] sext_ln1245_19;
input  [15:0] sext_ln1245_20;
input  [15:0] sext_ln1245_21;
input  [15:0] sext_ln1245_22;
input  [15:0] sext_ln1245_23;
input  [15:0] sext_ln1245_24;
input  [15:0] sext_ln1245_25;
input  [15:0] sext_ln1245_26;
input  [15:0] sext_ln1245_27;
input  [15:0] sext_ln1245_28;
input  [15:0] sext_ln1245_29;
input  [15:0] sext_ln1245_30;
input  [15:0] sext_ln1245_31;
input  [15:0] sext_ln1245_32;
input  [15:0] sext_ln1245_33;
input  [15:0] sext_ln1245_34;
input  [15:0] sext_ln1245_35;
input  [15:0] sext_ln1245_36;
input  [15:0] sext_ln1245_37;
input  [15:0] sext_ln1245_38;
input  [15:0] sext_ln1245_39;
input  [15:0] sext_ln1245_40;
input  [15:0] sext_ln1245_41;
input  [15:0] sext_ln1245_42;
input  [15:0] sext_ln1245_43;
input  [15:0] sext_ln1245_44;
input  [15:0] sext_ln1245_45;
input  [15:0] sext_ln1245_46;
input  [15:0] sext_ln1245_47;
input  [15:0] sext_ln1245_48;
input  [15:0] sext_ln1245_49;
input  [15:0] sext_ln1245_50;
input  [15:0] sext_ln1245_51;
input  [15:0] sext_ln1245_52;
input  [15:0] sext_ln1245_53;
input  [15:0] sext_ln1245_54;
input  [15:0] sext_ln1245_55;
input  [15:0] sext_ln1245_56;
input  [15:0] sext_ln1245_57;
input  [15:0] sext_ln1245_58;
input  [15:0] sext_ln1245_59;
input  [15:0] sext_ln1245_60;
input  [15:0] sext_ln1245_61;
input  [15:0] sext_ln1245_62;
input  [15:0] sext_ln1245_63;
output  [5:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [15:0] output_V_d0;
input  [15:0] output_V_q0;

reg ap_idle;
reg[11:0] weights_address0;
reg weights_ce0;
reg[5:0] output_V_address0;
reg output_V_ce0;
reg output_V_we0;

(* fsm_encoding = "none" *) reg   [63:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state68_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln83_reg_4348;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage63;
wire    ap_block_state64_pp0_stage63_iter0;
wire    ap_block_pp0_stage63_subdone;
wire  signed [23:0] sext_ln1245_63_cast_fu_1232_p1;
reg  signed [23:0] sext_ln1245_63_cast_reg_4028;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state65_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [23:0] sext_ln1245_62_cast_fu_1236_p1;
reg  signed [23:0] sext_ln1245_62_cast_reg_4033;
wire  signed [23:0] sext_ln1245_61_cast_fu_1240_p1;
reg  signed [23:0] sext_ln1245_61_cast_reg_4038;
wire  signed [23:0] sext_ln1245_60_cast_fu_1244_p1;
reg  signed [23:0] sext_ln1245_60_cast_reg_4043;
wire  signed [23:0] sext_ln1245_59_cast_fu_1248_p1;
reg  signed [23:0] sext_ln1245_59_cast_reg_4048;
wire  signed [23:0] sext_ln1245_58_cast_fu_1252_p1;
reg  signed [23:0] sext_ln1245_58_cast_reg_4053;
wire  signed [23:0] sext_ln1245_57_cast_fu_1256_p1;
reg  signed [23:0] sext_ln1245_57_cast_reg_4058;
wire  signed [23:0] sext_ln1245_56_cast_fu_1260_p1;
reg  signed [23:0] sext_ln1245_56_cast_reg_4063;
wire  signed [23:0] sext_ln1245_55_cast_fu_1264_p1;
reg  signed [23:0] sext_ln1245_55_cast_reg_4068;
wire  signed [23:0] sext_ln1245_54_cast_fu_1268_p1;
reg  signed [23:0] sext_ln1245_54_cast_reg_4073;
wire  signed [23:0] sext_ln1245_53_cast_fu_1272_p1;
reg  signed [23:0] sext_ln1245_53_cast_reg_4078;
wire  signed [23:0] sext_ln1245_52_cast_fu_1276_p1;
reg  signed [23:0] sext_ln1245_52_cast_reg_4083;
wire  signed [23:0] sext_ln1245_51_cast_fu_1280_p1;
reg  signed [23:0] sext_ln1245_51_cast_reg_4088;
wire  signed [23:0] sext_ln1245_50_cast_fu_1284_p1;
reg  signed [23:0] sext_ln1245_50_cast_reg_4093;
wire  signed [23:0] sext_ln1245_49_cast_fu_1288_p1;
reg  signed [23:0] sext_ln1245_49_cast_reg_4098;
wire  signed [23:0] sext_ln1245_48_cast_fu_1292_p1;
reg  signed [23:0] sext_ln1245_48_cast_reg_4103;
wire  signed [23:0] sext_ln1245_47_cast_fu_1296_p1;
reg  signed [23:0] sext_ln1245_47_cast_reg_4108;
wire  signed [23:0] sext_ln1245_46_cast_fu_1300_p1;
reg  signed [23:0] sext_ln1245_46_cast_reg_4113;
wire  signed [23:0] sext_ln1245_45_cast_fu_1304_p1;
reg  signed [23:0] sext_ln1245_45_cast_reg_4118;
wire  signed [23:0] sext_ln1245_44_cast_fu_1308_p1;
reg  signed [23:0] sext_ln1245_44_cast_reg_4123;
wire  signed [23:0] sext_ln1245_43_cast_fu_1312_p1;
reg  signed [23:0] sext_ln1245_43_cast_reg_4128;
wire  signed [23:0] sext_ln1245_42_cast_fu_1316_p1;
reg  signed [23:0] sext_ln1245_42_cast_reg_4133;
wire  signed [23:0] sext_ln1245_41_cast_fu_1320_p1;
reg  signed [23:0] sext_ln1245_41_cast_reg_4138;
wire  signed [23:0] sext_ln1245_40_cast_fu_1324_p1;
reg  signed [23:0] sext_ln1245_40_cast_reg_4143;
wire  signed [23:0] sext_ln1245_39_cast_fu_1328_p1;
reg  signed [23:0] sext_ln1245_39_cast_reg_4148;
wire  signed [23:0] sext_ln1245_38_cast_fu_1332_p1;
reg  signed [23:0] sext_ln1245_38_cast_reg_4153;
wire  signed [23:0] sext_ln1245_37_cast_fu_1336_p1;
reg  signed [23:0] sext_ln1245_37_cast_reg_4158;
wire  signed [23:0] sext_ln1245_36_cast_fu_1340_p1;
reg  signed [23:0] sext_ln1245_36_cast_reg_4163;
wire  signed [23:0] sext_ln1245_35_cast_fu_1344_p1;
reg  signed [23:0] sext_ln1245_35_cast_reg_4168;
wire  signed [23:0] sext_ln1245_34_cast_fu_1348_p1;
reg  signed [23:0] sext_ln1245_34_cast_reg_4173;
wire  signed [23:0] sext_ln1245_33_cast_fu_1352_p1;
reg  signed [23:0] sext_ln1245_33_cast_reg_4178;
wire  signed [23:0] sext_ln1245_32_cast_fu_1356_p1;
reg  signed [23:0] sext_ln1245_32_cast_reg_4183;
wire  signed [23:0] sext_ln1245_31_cast_fu_1360_p1;
reg  signed [23:0] sext_ln1245_31_cast_reg_4188;
wire  signed [23:0] sext_ln1245_30_cast_fu_1364_p1;
reg  signed [23:0] sext_ln1245_30_cast_reg_4193;
wire  signed [23:0] sext_ln1245_29_cast_fu_1368_p1;
reg  signed [23:0] sext_ln1245_29_cast_reg_4198;
wire  signed [23:0] sext_ln1245_28_cast_fu_1372_p1;
reg  signed [23:0] sext_ln1245_28_cast_reg_4203;
wire  signed [23:0] sext_ln1245_27_cast_fu_1376_p1;
reg  signed [23:0] sext_ln1245_27_cast_reg_4208;
wire  signed [23:0] sext_ln1245_26_cast_fu_1380_p1;
reg  signed [23:0] sext_ln1245_26_cast_reg_4213;
wire  signed [23:0] sext_ln1245_25_cast_fu_1384_p1;
reg  signed [23:0] sext_ln1245_25_cast_reg_4218;
wire  signed [23:0] sext_ln1245_24_cast_fu_1388_p1;
reg  signed [23:0] sext_ln1245_24_cast_reg_4223;
wire  signed [23:0] sext_ln1245_23_cast_fu_1392_p1;
reg  signed [23:0] sext_ln1245_23_cast_reg_4228;
wire  signed [23:0] sext_ln1245_22_cast_fu_1396_p1;
reg  signed [23:0] sext_ln1245_22_cast_reg_4233;
wire  signed [23:0] sext_ln1245_21_cast_fu_1400_p1;
reg  signed [23:0] sext_ln1245_21_cast_reg_4238;
wire  signed [23:0] sext_ln1245_20_cast_fu_1404_p1;
reg  signed [23:0] sext_ln1245_20_cast_reg_4243;
wire  signed [23:0] sext_ln1245_19_cast_fu_1408_p1;
reg  signed [23:0] sext_ln1245_19_cast_reg_4248;
wire  signed [23:0] sext_ln1245_18_cast_fu_1412_p1;
reg  signed [23:0] sext_ln1245_18_cast_reg_4253;
wire  signed [23:0] sext_ln1245_17_cast_fu_1416_p1;
reg  signed [23:0] sext_ln1245_17_cast_reg_4258;
wire  signed [23:0] sext_ln1245_16_cast_fu_1420_p1;
reg  signed [23:0] sext_ln1245_16_cast_reg_4263;
wire  signed [23:0] sext_ln1245_15_cast_fu_1424_p1;
reg  signed [23:0] sext_ln1245_15_cast_reg_4268;
wire  signed [23:0] sext_ln1245_14_cast_fu_1428_p1;
reg  signed [23:0] sext_ln1245_14_cast_reg_4273;
wire  signed [23:0] sext_ln1245_13_cast_fu_1432_p1;
reg  signed [23:0] sext_ln1245_13_cast_reg_4278;
wire  signed [23:0] sext_ln1245_12_cast_fu_1436_p1;
reg  signed [23:0] sext_ln1245_12_cast_reg_4283;
wire  signed [23:0] sext_ln1245_11_cast_fu_1440_p1;
reg  signed [23:0] sext_ln1245_11_cast_reg_4288;
wire  signed [23:0] sext_ln1245_10_cast_fu_1444_p1;
reg  signed [23:0] sext_ln1245_10_cast_reg_4293;
wire  signed [23:0] sext_ln1245_9_cast_fu_1448_p1;
reg  signed [23:0] sext_ln1245_9_cast_reg_4298;
wire  signed [23:0] sext_ln1245_8_cast_fu_1452_p1;
reg  signed [23:0] sext_ln1245_8_cast_reg_4303;
wire  signed [23:0] sext_ln1245_7_cast_fu_1456_p1;
reg  signed [23:0] sext_ln1245_7_cast_reg_4308;
wire  signed [23:0] sext_ln1245_6_cast_fu_1460_p1;
reg  signed [23:0] sext_ln1245_6_cast_reg_4313;
wire  signed [23:0] sext_ln1245_5_cast_fu_1464_p1;
reg  signed [23:0] sext_ln1245_5_cast_reg_4318;
wire  signed [23:0] sext_ln1245_4_cast_fu_1468_p1;
reg  signed [23:0] sext_ln1245_4_cast_reg_4323;
wire  signed [23:0] sext_ln1245_3_cast_fu_1472_p1;
reg  signed [23:0] sext_ln1245_3_cast_reg_4328;
wire  signed [23:0] sext_ln1245_2_cast_fu_1476_p1;
reg  signed [23:0] sext_ln1245_2_cast_reg_4333;
wire  signed [23:0] sext_ln1245_1_cast_fu_1480_p1;
reg  signed [23:0] sext_ln1245_1_cast_reg_4338;
wire  signed [23:0] sext_ln1245_cast_fu_1484_p1;
reg  signed [23:0] sext_ln1245_cast_reg_4343;
wire   [0:0] icmp_ln83_fu_1496_p2;
wire   [11:0] mul_i_fu_1517_p3;
reg   [11:0] mul_i_reg_4352;
reg   [5:0] output_V_addr_reg_4419;
reg   [5:0] output_V_addr_reg_4419_pp0_iter1_reg;
reg   [15:0] output_V_load_reg_4429;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state66_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state67_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_11001;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_11001;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_11001;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_11001;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_11001;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_state37_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_11001;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_state38_pp0_stage37_iter0;
wire    ap_block_pp0_stage37_11001;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_state39_pp0_stage38_iter0;
wire    ap_block_pp0_stage38_11001;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_state40_pp0_stage39_iter0;
wire    ap_block_pp0_stage39_11001;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_state41_pp0_stage40_iter0;
wire    ap_block_pp0_stage40_11001;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_state42_pp0_stage41_iter0;
wire    ap_block_pp0_stage41_11001;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_state43_pp0_stage42_iter0;
wire    ap_block_pp0_stage42_11001;
wire    ap_CS_fsm_pp0_stage43;
wire    ap_block_state44_pp0_stage43_iter0;
wire    ap_block_pp0_stage43_11001;
wire    ap_CS_fsm_pp0_stage44;
wire    ap_block_state45_pp0_stage44_iter0;
wire    ap_block_pp0_stage44_11001;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_state46_pp0_stage45_iter0;
wire    ap_block_pp0_stage45_11001;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_state47_pp0_stage46_iter0;
wire    ap_block_pp0_stage46_11001;
wire    ap_CS_fsm_pp0_stage47;
wire    ap_block_state48_pp0_stage47_iter0;
wire    ap_block_pp0_stage47_11001;
wire    ap_CS_fsm_pp0_stage48;
wire    ap_block_state49_pp0_stage48_iter0;
wire    ap_block_pp0_stage48_11001;
wire    ap_CS_fsm_pp0_stage49;
wire    ap_block_state50_pp0_stage49_iter0;
wire    ap_block_pp0_stage49_11001;
wire    ap_CS_fsm_pp0_stage50;
wire    ap_block_state51_pp0_stage50_iter0;
wire    ap_block_pp0_stage50_11001;
wire    ap_CS_fsm_pp0_stage51;
wire    ap_block_state52_pp0_stage51_iter0;
wire    ap_block_pp0_stage51_11001;
wire    ap_CS_fsm_pp0_stage52;
wire    ap_block_state53_pp0_stage52_iter0;
wire    ap_block_pp0_stage52_11001;
wire    ap_CS_fsm_pp0_stage53;
wire    ap_block_state54_pp0_stage53_iter0;
wire    ap_block_pp0_stage53_11001;
wire    ap_CS_fsm_pp0_stage54;
wire    ap_block_state55_pp0_stage54_iter0;
wire    ap_block_pp0_stage54_11001;
wire    ap_CS_fsm_pp0_stage55;
wire    ap_block_state56_pp0_stage55_iter0;
wire    ap_block_pp0_stage55_11001;
wire    ap_CS_fsm_pp0_stage56;
wire    ap_block_state57_pp0_stage56_iter0;
wire    ap_block_pp0_stage56_11001;
wire    ap_CS_fsm_pp0_stage57;
wire    ap_block_state58_pp0_stage57_iter0;
wire    ap_block_pp0_stage57_11001;
wire    ap_CS_fsm_pp0_stage58;
wire    ap_block_state59_pp0_stage58_iter0;
wire    ap_block_pp0_stage58_11001;
wire    ap_CS_fsm_pp0_stage59;
wire    ap_block_state60_pp0_stage59_iter0;
wire    ap_block_pp0_stage59_11001;
wire    ap_CS_fsm_pp0_stage60;
wire    ap_block_state61_pp0_stage60_iter0;
wire    ap_block_pp0_stage60_11001;
wire    ap_CS_fsm_pp0_stage61;
wire    ap_block_state62_pp0_stage61_iter0;
wire    ap_block_pp0_stage61_11001;
wire    ap_CS_fsm_pp0_stage62;
wire    ap_block_state63_pp0_stage62_iter0;
wire    ap_block_pp0_stage62_11001;
wire    ap_block_pp0_stage63_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] outNeurons_cast1_fu_1508_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln87_fu_1525_p1;
wire   [63:0] zext_ln87_1_fu_1544_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln87_2_fu_1558_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln87_3_fu_1579_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln87_4_fu_1610_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln87_5_fu_1641_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln87_6_fu_1672_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln87_7_fu_1703_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln87_8_fu_1734_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln87_9_fu_1765_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln87_10_fu_1796_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln87_11_fu_1827_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln87_12_fu_1858_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln87_13_fu_1889_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln87_14_fu_1920_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln87_15_fu_1951_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln87_16_fu_1982_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln87_17_fu_2013_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln87_18_fu_2044_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln87_19_fu_2075_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln87_20_fu_2106_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln87_21_fu_2137_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln87_22_fu_2168_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln87_23_fu_2199_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln87_24_fu_2230_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln87_25_fu_2261_p1;
wire    ap_block_pp0_stage25;
wire   [63:0] zext_ln87_26_fu_2292_p1;
wire    ap_block_pp0_stage26;
wire   [63:0] zext_ln87_27_fu_2323_p1;
wire    ap_block_pp0_stage27;
wire   [63:0] zext_ln87_28_fu_2354_p1;
wire    ap_block_pp0_stage28;
wire   [63:0] zext_ln87_29_fu_2385_p1;
wire    ap_block_pp0_stage29;
wire   [63:0] zext_ln87_30_fu_2416_p1;
wire    ap_block_pp0_stage30;
wire   [63:0] zext_ln87_31_fu_2447_p1;
wire    ap_block_pp0_stage31;
wire   [63:0] zext_ln87_32_fu_2478_p1;
wire    ap_block_pp0_stage32;
wire   [63:0] zext_ln87_33_fu_2509_p1;
wire    ap_block_pp0_stage33;
wire   [63:0] zext_ln87_34_fu_2540_p1;
wire    ap_block_pp0_stage34;
wire   [63:0] zext_ln87_35_fu_2571_p1;
wire    ap_block_pp0_stage35;
wire   [63:0] zext_ln87_36_fu_2602_p1;
wire    ap_block_pp0_stage36;
wire   [63:0] zext_ln87_37_fu_2633_p1;
wire    ap_block_pp0_stage37;
wire   [63:0] zext_ln87_38_fu_2664_p1;
wire    ap_block_pp0_stage38;
wire   [63:0] zext_ln87_39_fu_2695_p1;
wire    ap_block_pp0_stage39;
wire   [63:0] zext_ln87_40_fu_2726_p1;
wire    ap_block_pp0_stage40;
wire   [63:0] zext_ln87_41_fu_2757_p1;
wire    ap_block_pp0_stage41;
wire   [63:0] zext_ln87_42_fu_2788_p1;
wire    ap_block_pp0_stage42;
wire   [63:0] zext_ln87_43_fu_2819_p1;
wire    ap_block_pp0_stage43;
wire   [63:0] zext_ln87_44_fu_2850_p1;
wire    ap_block_pp0_stage44;
wire   [63:0] zext_ln87_45_fu_2881_p1;
wire    ap_block_pp0_stage45;
wire   [63:0] zext_ln87_46_fu_2912_p1;
wire    ap_block_pp0_stage46;
wire   [63:0] zext_ln87_47_fu_2943_p1;
wire    ap_block_pp0_stage47;
wire   [63:0] zext_ln87_48_fu_2974_p1;
wire    ap_block_pp0_stage48;
wire   [63:0] zext_ln87_49_fu_3005_p1;
wire    ap_block_pp0_stage49;
wire   [63:0] zext_ln87_50_fu_3036_p1;
wire    ap_block_pp0_stage50;
wire   [63:0] zext_ln87_51_fu_3067_p1;
wire    ap_block_pp0_stage51;
wire   [63:0] zext_ln87_52_fu_3098_p1;
wire    ap_block_pp0_stage52;
wire   [63:0] zext_ln87_53_fu_3129_p1;
wire    ap_block_pp0_stage53;
wire   [63:0] zext_ln87_54_fu_3160_p1;
wire    ap_block_pp0_stage54;
wire   [63:0] zext_ln87_55_fu_3191_p1;
wire    ap_block_pp0_stage55;
wire   [63:0] zext_ln87_56_fu_3222_p1;
wire    ap_block_pp0_stage56;
wire   [63:0] zext_ln87_57_fu_3253_p1;
wire    ap_block_pp0_stage57;
wire   [63:0] zext_ln87_58_fu_3284_p1;
wire    ap_block_pp0_stage58;
wire   [63:0] zext_ln87_59_fu_3315_p1;
wire    ap_block_pp0_stage59;
wire   [63:0] zext_ln87_60_fu_3346_p1;
wire    ap_block_pp0_stage60;
wire   [63:0] zext_ln87_61_fu_3377_p1;
wire    ap_block_pp0_stage61;
wire   [63:0] zext_ln87_62_fu_3408_p1;
wire    ap_block_pp0_stage62;
wire   [63:0] zext_ln87_63_fu_3439_p1;
wire    ap_block_pp0_stage63;
reg   [6:0] outNeurons_fu_314;
wire   [6:0] add_ln83_fu_1502_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_outNeurons_1;
wire   [5:0] empty_92_fu_1513_p1;
wire   [11:0] or_ln87_fu_1539_p2;
wire   [11:0] or_ln87_1_fu_1553_p2;
wire   [11:0] or_ln87_2_fu_1574_p2;
wire  signed [23:0] tmp_1_fu_1584_p1;
wire   [23:0] grp_fu_3509_p3;
wire   [15:0] tmp_1_fu_1584_p4;
wire   [11:0] or_ln87_3_fu_1605_p2;
wire  signed [23:0] tmp_2_fu_1615_p1;
wire   [23:0] grp_fu_3517_p3;
wire   [15:0] tmp_2_fu_1615_p4;
wire   [11:0] or_ln87_4_fu_1636_p2;
wire  signed [23:0] tmp_3_fu_1646_p1;
wire   [23:0] grp_fu_3525_p3;
wire   [15:0] tmp_3_fu_1646_p4;
wire   [11:0] or_ln87_5_fu_1667_p2;
wire  signed [23:0] tmp_4_fu_1677_p1;
wire   [23:0] grp_fu_3533_p3;
wire   [15:0] tmp_4_fu_1677_p4;
wire   [11:0] or_ln87_6_fu_1698_p2;
wire  signed [23:0] tmp_5_fu_1708_p1;
wire   [23:0] grp_fu_3541_p3;
wire   [15:0] tmp_5_fu_1708_p4;
wire   [11:0] or_ln87_7_fu_1729_p2;
wire  signed [23:0] tmp_6_fu_1739_p1;
wire   [23:0] grp_fu_3549_p3;
wire   [15:0] tmp_6_fu_1739_p4;
wire   [11:0] or_ln87_8_fu_1760_p2;
wire  signed [23:0] tmp_7_fu_1770_p1;
wire   [23:0] grp_fu_3557_p3;
wire   [15:0] tmp_7_fu_1770_p4;
wire   [11:0] or_ln87_9_fu_1791_p2;
wire  signed [23:0] tmp_8_fu_1801_p1;
wire   [23:0] grp_fu_3565_p3;
wire   [15:0] tmp_8_fu_1801_p4;
wire   [11:0] or_ln87_10_fu_1822_p2;
wire  signed [23:0] tmp_9_fu_1832_p1;
wire   [23:0] grp_fu_3573_p3;
wire   [15:0] tmp_9_fu_1832_p4;
wire   [11:0] or_ln87_11_fu_1853_p2;
wire  signed [23:0] tmp_s_fu_1863_p1;
wire   [23:0] grp_fu_3581_p3;
wire   [15:0] tmp_s_fu_1863_p4;
wire   [11:0] or_ln87_12_fu_1884_p2;
wire  signed [23:0] tmp_10_fu_1894_p1;
wire   [23:0] grp_fu_3589_p3;
wire   [15:0] tmp_10_fu_1894_p4;
wire   [11:0] or_ln87_13_fu_1915_p2;
wire  signed [23:0] tmp_11_fu_1925_p1;
wire   [23:0] grp_fu_3597_p3;
wire   [15:0] tmp_11_fu_1925_p4;
wire   [11:0] or_ln87_14_fu_1946_p2;
wire  signed [23:0] tmp_12_fu_1956_p1;
wire   [23:0] grp_fu_3605_p3;
wire   [15:0] tmp_12_fu_1956_p4;
wire   [11:0] or_ln87_15_fu_1977_p2;
wire  signed [23:0] tmp_13_fu_1987_p1;
wire   [23:0] grp_fu_3613_p3;
wire   [15:0] tmp_13_fu_1987_p4;
wire   [11:0] or_ln87_16_fu_2008_p2;
wire  signed [23:0] tmp_14_fu_2018_p1;
wire   [23:0] grp_fu_3621_p3;
wire   [15:0] tmp_14_fu_2018_p4;
wire   [11:0] or_ln87_17_fu_2039_p2;
wire  signed [23:0] tmp_15_fu_2049_p1;
wire   [23:0] grp_fu_3629_p3;
wire   [15:0] tmp_15_fu_2049_p4;
wire   [11:0] or_ln87_18_fu_2070_p2;
wire  signed [23:0] tmp_16_fu_2080_p1;
wire   [23:0] grp_fu_3637_p3;
wire   [15:0] tmp_16_fu_2080_p4;
wire   [11:0] or_ln87_19_fu_2101_p2;
wire  signed [23:0] tmp_17_fu_2111_p1;
wire   [23:0] grp_fu_3645_p3;
wire   [15:0] tmp_17_fu_2111_p4;
wire   [11:0] or_ln87_20_fu_2132_p2;
wire  signed [23:0] tmp_18_fu_2142_p1;
wire   [23:0] grp_fu_3653_p3;
wire   [15:0] tmp_18_fu_2142_p4;
wire   [11:0] or_ln87_21_fu_2163_p2;
wire  signed [23:0] tmp_19_fu_2173_p1;
wire   [23:0] grp_fu_3661_p3;
wire   [15:0] tmp_19_fu_2173_p4;
wire   [11:0] or_ln87_22_fu_2194_p2;
wire  signed [23:0] tmp_20_fu_2204_p1;
wire   [23:0] grp_fu_3669_p3;
wire   [15:0] tmp_20_fu_2204_p4;
wire   [11:0] or_ln87_23_fu_2225_p2;
wire  signed [23:0] tmp_21_fu_2235_p1;
wire   [23:0] grp_fu_3677_p3;
wire   [15:0] tmp_21_fu_2235_p4;
wire   [11:0] or_ln87_24_fu_2256_p2;
wire  signed [23:0] tmp_22_fu_2266_p1;
wire   [23:0] grp_fu_3685_p3;
wire   [15:0] tmp_22_fu_2266_p4;
wire   [11:0] or_ln87_25_fu_2287_p2;
wire  signed [23:0] tmp_23_fu_2297_p1;
wire   [23:0] grp_fu_3693_p3;
wire   [15:0] tmp_23_fu_2297_p4;
wire   [11:0] or_ln87_26_fu_2318_p2;
wire  signed [23:0] tmp_24_fu_2328_p1;
wire   [23:0] grp_fu_3701_p3;
wire   [15:0] tmp_24_fu_2328_p4;
wire   [11:0] or_ln87_27_fu_2349_p2;
wire  signed [23:0] tmp_25_fu_2359_p1;
wire   [23:0] grp_fu_3709_p3;
wire   [15:0] tmp_25_fu_2359_p4;
wire   [11:0] or_ln87_28_fu_2380_p2;
wire  signed [23:0] tmp_26_fu_2390_p1;
wire   [23:0] grp_fu_3717_p3;
wire   [15:0] tmp_26_fu_2390_p4;
wire   [11:0] or_ln87_29_fu_2411_p2;
wire  signed [23:0] tmp_27_fu_2421_p1;
wire   [23:0] grp_fu_3725_p3;
wire   [15:0] tmp_27_fu_2421_p4;
wire   [11:0] or_ln87_30_fu_2442_p2;
wire  signed [23:0] tmp_28_fu_2452_p1;
wire   [23:0] grp_fu_3733_p3;
wire   [15:0] tmp_28_fu_2452_p4;
wire   [11:0] or_ln87_31_fu_2473_p2;
wire  signed [23:0] tmp_29_fu_2483_p1;
wire   [23:0] grp_fu_3741_p3;
wire   [15:0] tmp_29_fu_2483_p4;
wire   [11:0] or_ln87_32_fu_2504_p2;
wire  signed [23:0] tmp_30_fu_2514_p1;
wire   [23:0] grp_fu_3749_p3;
wire   [15:0] tmp_30_fu_2514_p4;
wire   [11:0] or_ln87_33_fu_2535_p2;
wire  signed [23:0] tmp_31_fu_2545_p1;
wire   [23:0] grp_fu_3757_p3;
wire   [15:0] tmp_31_fu_2545_p4;
wire   [11:0] or_ln87_34_fu_2566_p2;
wire  signed [23:0] tmp_32_fu_2576_p1;
wire   [23:0] grp_fu_3765_p3;
wire   [15:0] tmp_32_fu_2576_p4;
wire   [11:0] or_ln87_35_fu_2597_p2;
wire  signed [23:0] tmp_33_fu_2607_p1;
wire   [23:0] grp_fu_3773_p3;
wire   [15:0] tmp_33_fu_2607_p4;
wire   [11:0] or_ln87_36_fu_2628_p2;
wire  signed [23:0] tmp_34_fu_2638_p1;
wire   [23:0] grp_fu_3781_p3;
wire   [15:0] tmp_34_fu_2638_p4;
wire   [11:0] or_ln87_37_fu_2659_p2;
wire  signed [23:0] tmp_35_fu_2669_p1;
wire   [23:0] grp_fu_3789_p3;
wire   [15:0] tmp_35_fu_2669_p4;
wire   [11:0] or_ln87_38_fu_2690_p2;
wire  signed [23:0] tmp_36_fu_2700_p1;
wire   [23:0] grp_fu_3797_p3;
wire   [15:0] tmp_36_fu_2700_p4;
wire   [11:0] or_ln87_39_fu_2721_p2;
wire  signed [23:0] tmp_37_fu_2731_p1;
wire   [23:0] grp_fu_3805_p3;
wire   [15:0] tmp_37_fu_2731_p4;
wire   [11:0] or_ln87_40_fu_2752_p2;
wire  signed [23:0] tmp_38_fu_2762_p1;
wire   [23:0] grp_fu_3813_p3;
wire   [15:0] tmp_38_fu_2762_p4;
wire   [11:0] or_ln87_41_fu_2783_p2;
wire  signed [23:0] tmp_39_fu_2793_p1;
wire   [23:0] grp_fu_3821_p3;
wire   [15:0] tmp_39_fu_2793_p4;
wire   [11:0] or_ln87_42_fu_2814_p2;
wire  signed [23:0] tmp_40_fu_2824_p1;
wire   [23:0] grp_fu_3829_p3;
wire   [15:0] tmp_40_fu_2824_p4;
wire   [11:0] or_ln87_43_fu_2845_p2;
wire  signed [23:0] tmp_41_fu_2855_p1;
wire   [23:0] grp_fu_3837_p3;
wire   [15:0] tmp_41_fu_2855_p4;
wire   [11:0] or_ln87_44_fu_2876_p2;
wire  signed [23:0] tmp_42_fu_2886_p1;
wire   [23:0] grp_fu_3845_p3;
wire   [15:0] tmp_42_fu_2886_p4;
wire   [11:0] or_ln87_45_fu_2907_p2;
wire  signed [23:0] tmp_43_fu_2917_p1;
wire   [23:0] grp_fu_3853_p3;
wire   [15:0] tmp_43_fu_2917_p4;
wire   [11:0] or_ln87_46_fu_2938_p2;
wire  signed [23:0] tmp_44_fu_2948_p1;
wire   [23:0] grp_fu_3861_p3;
wire   [15:0] tmp_44_fu_2948_p4;
wire   [11:0] or_ln87_47_fu_2969_p2;
wire  signed [23:0] tmp_45_fu_2979_p1;
wire   [23:0] grp_fu_3869_p3;
wire   [15:0] tmp_45_fu_2979_p4;
wire   [11:0] or_ln87_48_fu_3000_p2;
wire  signed [23:0] tmp_46_fu_3010_p1;
wire   [23:0] grp_fu_3877_p3;
wire   [15:0] tmp_46_fu_3010_p4;
wire   [11:0] or_ln87_49_fu_3031_p2;
wire  signed [23:0] tmp_47_fu_3041_p1;
wire   [23:0] grp_fu_3885_p3;
wire   [15:0] tmp_47_fu_3041_p4;
wire   [11:0] or_ln87_50_fu_3062_p2;
wire  signed [23:0] tmp_48_fu_3072_p1;
wire   [23:0] grp_fu_3893_p3;
wire   [15:0] tmp_48_fu_3072_p4;
wire   [11:0] or_ln87_51_fu_3093_p2;
wire  signed [23:0] tmp_49_fu_3103_p1;
wire   [23:0] grp_fu_3901_p3;
wire   [15:0] tmp_49_fu_3103_p4;
wire   [11:0] or_ln87_52_fu_3124_p2;
wire  signed [23:0] tmp_50_fu_3134_p1;
wire   [23:0] grp_fu_3909_p3;
wire   [15:0] tmp_50_fu_3134_p4;
wire   [11:0] or_ln87_53_fu_3155_p2;
wire  signed [23:0] tmp_51_fu_3165_p1;
wire   [23:0] grp_fu_3917_p3;
wire   [15:0] tmp_51_fu_3165_p4;
wire   [11:0] or_ln87_54_fu_3186_p2;
wire  signed [23:0] tmp_52_fu_3196_p1;
wire   [23:0] grp_fu_3925_p3;
wire   [15:0] tmp_52_fu_3196_p4;
wire   [11:0] or_ln87_55_fu_3217_p2;
wire  signed [23:0] tmp_53_fu_3227_p1;
wire   [23:0] grp_fu_3933_p3;
wire   [15:0] tmp_53_fu_3227_p4;
wire   [11:0] or_ln87_56_fu_3248_p2;
wire  signed [23:0] tmp_54_fu_3258_p1;
wire   [23:0] grp_fu_3941_p3;
wire   [15:0] tmp_54_fu_3258_p4;
wire   [11:0] or_ln87_57_fu_3279_p2;
wire  signed [23:0] tmp_55_fu_3289_p1;
wire   [23:0] grp_fu_3949_p3;
wire   [15:0] tmp_55_fu_3289_p4;
wire   [11:0] or_ln87_58_fu_3310_p2;
wire  signed [23:0] tmp_56_fu_3320_p1;
wire   [23:0] grp_fu_3957_p3;
wire   [15:0] tmp_56_fu_3320_p4;
wire   [11:0] or_ln87_59_fu_3341_p2;
wire  signed [23:0] tmp_57_fu_3351_p1;
wire   [23:0] grp_fu_3965_p3;
wire   [15:0] tmp_57_fu_3351_p4;
wire   [11:0] or_ln87_60_fu_3372_p2;
wire  signed [23:0] tmp_58_fu_3382_p1;
wire   [23:0] grp_fu_3973_p3;
wire   [15:0] tmp_58_fu_3382_p4;
wire   [11:0] or_ln87_61_fu_3403_p2;
wire  signed [23:0] tmp_59_fu_3413_p1;
wire   [23:0] grp_fu_3981_p3;
wire   [15:0] tmp_59_fu_3413_p4;
wire   [11:0] or_ln87_62_fu_3434_p2;
wire  signed [23:0] tmp_60_fu_3444_p1;
wire   [23:0] grp_fu_3989_p3;
wire   [15:0] tmp_60_fu_3444_p4;
wire  signed [23:0] tmp_61_fu_3465_p1;
wire   [23:0] grp_fu_3997_p3;
wire   [15:0] tmp_61_fu_3465_p4;
wire  signed [23:0] tmp_62_fu_3482_p1;
wire   [23:0] grp_fu_4005_p3;
wire   [15:0] tmp_62_fu_3482_p4;
wire  signed [23:0] trunc_ln717_s_fu_3499_p1;
wire   [23:0] grp_fu_4013_p3;
wire  signed [15:0] grp_fu_3509_p0;
wire   [23:0] grp_fu_3509_p2;
wire  signed [15:0] grp_fu_3517_p0;
wire   [23:0] grp_fu_3517_p2;
wire  signed [15:0] grp_fu_3525_p0;
wire   [23:0] grp_fu_3525_p2;
wire  signed [15:0] grp_fu_3533_p0;
wire   [23:0] grp_fu_3533_p2;
wire  signed [15:0] grp_fu_3541_p0;
wire   [23:0] grp_fu_3541_p2;
wire  signed [15:0] grp_fu_3549_p0;
wire   [23:0] grp_fu_3549_p2;
wire  signed [15:0] grp_fu_3557_p0;
wire   [23:0] grp_fu_3557_p2;
wire  signed [15:0] grp_fu_3565_p0;
wire   [23:0] grp_fu_3565_p2;
wire  signed [15:0] grp_fu_3573_p0;
wire   [23:0] grp_fu_3573_p2;
wire  signed [15:0] grp_fu_3581_p0;
wire   [23:0] grp_fu_3581_p2;
wire  signed [15:0] grp_fu_3589_p0;
wire   [23:0] grp_fu_3589_p2;
wire  signed [15:0] grp_fu_3597_p0;
wire   [23:0] grp_fu_3597_p2;
wire  signed [15:0] grp_fu_3605_p0;
wire   [23:0] grp_fu_3605_p2;
wire  signed [15:0] grp_fu_3613_p0;
wire   [23:0] grp_fu_3613_p2;
wire  signed [15:0] grp_fu_3621_p0;
wire   [23:0] grp_fu_3621_p2;
wire  signed [15:0] grp_fu_3629_p0;
wire   [23:0] grp_fu_3629_p2;
wire  signed [15:0] grp_fu_3637_p0;
wire   [23:0] grp_fu_3637_p2;
wire  signed [15:0] grp_fu_3645_p0;
wire   [23:0] grp_fu_3645_p2;
wire  signed [15:0] grp_fu_3653_p0;
wire   [23:0] grp_fu_3653_p2;
wire  signed [15:0] grp_fu_3661_p0;
wire   [23:0] grp_fu_3661_p2;
wire  signed [15:0] grp_fu_3669_p0;
wire   [23:0] grp_fu_3669_p2;
wire  signed [15:0] grp_fu_3677_p0;
wire   [23:0] grp_fu_3677_p2;
wire  signed [15:0] grp_fu_3685_p0;
wire   [23:0] grp_fu_3685_p2;
wire  signed [15:0] grp_fu_3693_p0;
wire   [23:0] grp_fu_3693_p2;
wire  signed [15:0] grp_fu_3701_p0;
wire   [23:0] grp_fu_3701_p2;
wire  signed [15:0] grp_fu_3709_p0;
wire   [23:0] grp_fu_3709_p2;
wire  signed [15:0] grp_fu_3717_p0;
wire   [23:0] grp_fu_3717_p2;
wire  signed [15:0] grp_fu_3725_p0;
wire   [23:0] grp_fu_3725_p2;
wire  signed [15:0] grp_fu_3733_p0;
wire   [23:0] grp_fu_3733_p2;
wire  signed [15:0] grp_fu_3741_p0;
wire   [23:0] grp_fu_3741_p2;
wire  signed [15:0] grp_fu_3749_p0;
wire   [23:0] grp_fu_3749_p2;
wire  signed [15:0] grp_fu_3757_p0;
wire   [23:0] grp_fu_3757_p2;
wire  signed [15:0] grp_fu_3765_p0;
wire   [23:0] grp_fu_3765_p2;
wire  signed [15:0] grp_fu_3773_p0;
wire   [23:0] grp_fu_3773_p2;
wire  signed [15:0] grp_fu_3781_p0;
wire   [23:0] grp_fu_3781_p2;
wire  signed [15:0] grp_fu_3789_p0;
wire   [23:0] grp_fu_3789_p2;
wire  signed [15:0] grp_fu_3797_p0;
wire   [23:0] grp_fu_3797_p2;
wire  signed [15:0] grp_fu_3805_p0;
wire   [23:0] grp_fu_3805_p2;
wire  signed [15:0] grp_fu_3813_p0;
wire   [23:0] grp_fu_3813_p2;
wire  signed [15:0] grp_fu_3821_p0;
wire   [23:0] grp_fu_3821_p2;
wire  signed [15:0] grp_fu_3829_p0;
wire   [23:0] grp_fu_3829_p2;
wire  signed [15:0] grp_fu_3837_p0;
wire   [23:0] grp_fu_3837_p2;
wire  signed [15:0] grp_fu_3845_p0;
wire   [23:0] grp_fu_3845_p2;
wire  signed [15:0] grp_fu_3853_p0;
wire   [23:0] grp_fu_3853_p2;
wire  signed [15:0] grp_fu_3861_p0;
wire   [23:0] grp_fu_3861_p2;
wire  signed [15:0] grp_fu_3869_p0;
wire   [23:0] grp_fu_3869_p2;
wire  signed [15:0] grp_fu_3877_p0;
wire   [23:0] grp_fu_3877_p2;
wire  signed [15:0] grp_fu_3885_p0;
wire   [23:0] grp_fu_3885_p2;
wire  signed [15:0] grp_fu_3893_p0;
wire   [23:0] grp_fu_3893_p2;
wire  signed [15:0] grp_fu_3901_p0;
wire   [23:0] grp_fu_3901_p2;
wire  signed [15:0] grp_fu_3909_p0;
wire   [23:0] grp_fu_3909_p2;
wire  signed [15:0] grp_fu_3917_p0;
wire   [23:0] grp_fu_3917_p2;
wire  signed [15:0] grp_fu_3925_p0;
wire   [23:0] grp_fu_3925_p2;
wire  signed [15:0] grp_fu_3933_p0;
wire   [23:0] grp_fu_3933_p2;
wire  signed [15:0] grp_fu_3941_p0;
wire   [23:0] grp_fu_3941_p2;
wire  signed [15:0] grp_fu_3949_p0;
wire   [23:0] grp_fu_3949_p2;
wire  signed [15:0] grp_fu_3957_p0;
wire   [23:0] grp_fu_3957_p2;
wire  signed [15:0] grp_fu_3965_p0;
wire   [23:0] grp_fu_3965_p2;
wire  signed [15:0] grp_fu_3973_p0;
wire   [23:0] grp_fu_3973_p2;
wire  signed [15:0] grp_fu_3981_p0;
wire   [23:0] grp_fu_3981_p2;
wire  signed [15:0] grp_fu_3989_p0;
wire   [23:0] grp_fu_3989_p2;
wire  signed [15:0] grp_fu_3997_p0;
wire   [23:0] grp_fu_3997_p2;
wire  signed [15:0] grp_fu_4005_p0;
wire   [23:0] grp_fu_4005_p2;
wire  signed [15:0] grp_fu_4013_p0;
wire   [23:0] grp_fu_4013_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [63:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_pp0_stage47_subdone;
wire    ap_block_pp0_stage48_subdone;
wire    ap_block_pp0_stage49_subdone;
wire    ap_block_pp0_stage50_subdone;
wire    ap_block_pp0_stage51_subdone;
wire    ap_block_pp0_stage52_subdone;
wire    ap_block_pp0_stage53_subdone;
wire    ap_block_pp0_stage54_subdone;
wire    ap_block_pp0_stage55_subdone;
wire    ap_block_pp0_stage56_subdone;
wire    ap_block_pp0_stage57_subdone;
wire    ap_block_pp0_stage58_subdone;
wire    ap_block_pp0_stage59_subdone;
wire    ap_block_pp0_stage60_subdone;
wire    ap_block_pp0_stage61_subdone;
wire    ap_block_pp0_stage62_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 64'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3509_p0),
    .din1(weights_q0),
    .din2(grp_fu_3509_p2),
    .ce(1'b1),
    .dout(grp_fu_3509_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3517_p0),
    .din1(weights_q0),
    .din2(grp_fu_3517_p2),
    .ce(1'b1),
    .dout(grp_fu_3517_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3525_p0),
    .din1(weights_q0),
    .din2(grp_fu_3525_p2),
    .ce(1'b1),
    .dout(grp_fu_3525_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3533_p0),
    .din1(weights_q0),
    .din2(grp_fu_3533_p2),
    .ce(1'b1),
    .dout(grp_fu_3533_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3541_p0),
    .din1(weights_q0),
    .din2(grp_fu_3541_p2),
    .ce(1'b1),
    .dout(grp_fu_3541_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3549_p0),
    .din1(weights_q0),
    .din2(grp_fu_3549_p2),
    .ce(1'b1),
    .dout(grp_fu_3549_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3557_p0),
    .din1(weights_q0),
    .din2(grp_fu_3557_p2),
    .ce(1'b1),
    .dout(grp_fu_3557_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3565_p0),
    .din1(weights_q0),
    .din2(grp_fu_3565_p2),
    .ce(1'b1),
    .dout(grp_fu_3565_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3573_p0),
    .din1(weights_q0),
    .din2(grp_fu_3573_p2),
    .ce(1'b1),
    .dout(grp_fu_3573_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3581_p0),
    .din1(weights_q0),
    .din2(grp_fu_3581_p2),
    .ce(1'b1),
    .dout(grp_fu_3581_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3589_p0),
    .din1(weights_q0),
    .din2(grp_fu_3589_p2),
    .ce(1'b1),
    .dout(grp_fu_3589_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3597_p0),
    .din1(weights_q0),
    .din2(grp_fu_3597_p2),
    .ce(1'b1),
    .dout(grp_fu_3597_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3605_p0),
    .din1(weights_q0),
    .din2(grp_fu_3605_p2),
    .ce(1'b1),
    .dout(grp_fu_3605_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3613_p0),
    .din1(weights_q0),
    .din2(grp_fu_3613_p2),
    .ce(1'b1),
    .dout(grp_fu_3613_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3621_p0),
    .din1(weights_q0),
    .din2(grp_fu_3621_p2),
    .ce(1'b1),
    .dout(grp_fu_3621_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3629_p0),
    .din1(weights_q0),
    .din2(grp_fu_3629_p2),
    .ce(1'b1),
    .dout(grp_fu_3629_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3637_p0),
    .din1(weights_q0),
    .din2(grp_fu_3637_p2),
    .ce(1'b1),
    .dout(grp_fu_3637_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3645_p0),
    .din1(weights_q0),
    .din2(grp_fu_3645_p2),
    .ce(1'b1),
    .dout(grp_fu_3645_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3653_p0),
    .din1(weights_q0),
    .din2(grp_fu_3653_p2),
    .ce(1'b1),
    .dout(grp_fu_3653_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3661_p0),
    .din1(weights_q0),
    .din2(grp_fu_3661_p2),
    .ce(1'b1),
    .dout(grp_fu_3661_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3669_p0),
    .din1(weights_q0),
    .din2(grp_fu_3669_p2),
    .ce(1'b1),
    .dout(grp_fu_3669_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3677_p0),
    .din1(weights_q0),
    .din2(grp_fu_3677_p2),
    .ce(1'b1),
    .dout(grp_fu_3677_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3685_p0),
    .din1(weights_q0),
    .din2(grp_fu_3685_p2),
    .ce(1'b1),
    .dout(grp_fu_3685_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3693_p0),
    .din1(weights_q0),
    .din2(grp_fu_3693_p2),
    .ce(1'b1),
    .dout(grp_fu_3693_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3701_p0),
    .din1(weights_q0),
    .din2(grp_fu_3701_p2),
    .ce(1'b1),
    .dout(grp_fu_3701_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3709_p0),
    .din1(weights_q0),
    .din2(grp_fu_3709_p2),
    .ce(1'b1),
    .dout(grp_fu_3709_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3717_p0),
    .din1(weights_q0),
    .din2(grp_fu_3717_p2),
    .ce(1'b1),
    .dout(grp_fu_3717_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3725_p0),
    .din1(weights_q0),
    .din2(grp_fu_3725_p2),
    .ce(1'b1),
    .dout(grp_fu_3725_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3733_p0),
    .din1(weights_q0),
    .din2(grp_fu_3733_p2),
    .ce(1'b1),
    .dout(grp_fu_3733_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3741_p0),
    .din1(weights_q0),
    .din2(grp_fu_3741_p2),
    .ce(1'b1),
    .dout(grp_fu_3741_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3749_p0),
    .din1(weights_q0),
    .din2(grp_fu_3749_p2),
    .ce(1'b1),
    .dout(grp_fu_3749_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3757_p0),
    .din1(weights_q0),
    .din2(grp_fu_3757_p2),
    .ce(1'b1),
    .dout(grp_fu_3757_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3765_p0),
    .din1(weights_q0),
    .din2(grp_fu_3765_p2),
    .ce(1'b1),
    .dout(grp_fu_3765_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3773_p0),
    .din1(weights_q0),
    .din2(grp_fu_3773_p2),
    .ce(1'b1),
    .dout(grp_fu_3773_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3781_p0),
    .din1(weights_q0),
    .din2(grp_fu_3781_p2),
    .ce(1'b1),
    .dout(grp_fu_3781_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3789_p0),
    .din1(weights_q0),
    .din2(grp_fu_3789_p2),
    .ce(1'b1),
    .dout(grp_fu_3789_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3797_p0),
    .din1(weights_q0),
    .din2(grp_fu_3797_p2),
    .ce(1'b1),
    .dout(grp_fu_3797_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3805_p0),
    .din1(weights_q0),
    .din2(grp_fu_3805_p2),
    .ce(1'b1),
    .dout(grp_fu_3805_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3813_p0),
    .din1(weights_q0),
    .din2(grp_fu_3813_p2),
    .ce(1'b1),
    .dout(grp_fu_3813_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3821_p0),
    .din1(weights_q0),
    .din2(grp_fu_3821_p2),
    .ce(1'b1),
    .dout(grp_fu_3821_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3829_p0),
    .din1(weights_q0),
    .din2(grp_fu_3829_p2),
    .ce(1'b1),
    .dout(grp_fu_3829_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3837_p0),
    .din1(weights_q0),
    .din2(grp_fu_3837_p2),
    .ce(1'b1),
    .dout(grp_fu_3837_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3845_p0),
    .din1(weights_q0),
    .din2(grp_fu_3845_p2),
    .ce(1'b1),
    .dout(grp_fu_3845_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3853_p0),
    .din1(weights_q0),
    .din2(grp_fu_3853_p2),
    .ce(1'b1),
    .dout(grp_fu_3853_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3861_p0),
    .din1(weights_q0),
    .din2(grp_fu_3861_p2),
    .ce(1'b1),
    .dout(grp_fu_3861_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3869_p0),
    .din1(weights_q0),
    .din2(grp_fu_3869_p2),
    .ce(1'b1),
    .dout(grp_fu_3869_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3877_p0),
    .din1(weights_q0),
    .din2(grp_fu_3877_p2),
    .ce(1'b1),
    .dout(grp_fu_3877_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3885_p0),
    .din1(weights_q0),
    .din2(grp_fu_3885_p2),
    .ce(1'b1),
    .dout(grp_fu_3885_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3893_p0),
    .din1(weights_q0),
    .din2(grp_fu_3893_p2),
    .ce(1'b1),
    .dout(grp_fu_3893_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3901_p0),
    .din1(weights_q0),
    .din2(grp_fu_3901_p2),
    .ce(1'b1),
    .dout(grp_fu_3901_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3909_p0),
    .din1(weights_q0),
    .din2(grp_fu_3909_p2),
    .ce(1'b1),
    .dout(grp_fu_3909_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3917_p0),
    .din1(weights_q0),
    .din2(grp_fu_3917_p2),
    .ce(1'b1),
    .dout(grp_fu_3917_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3925_p0),
    .din1(weights_q0),
    .din2(grp_fu_3925_p2),
    .ce(1'b1),
    .dout(grp_fu_3925_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3933_p0),
    .din1(weights_q0),
    .din2(grp_fu_3933_p2),
    .ce(1'b1),
    .dout(grp_fu_3933_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3941_p0),
    .din1(weights_q0),
    .din2(grp_fu_3941_p2),
    .ce(1'b1),
    .dout(grp_fu_3941_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3949_p0),
    .din1(weights_q0),
    .din2(grp_fu_3949_p2),
    .ce(1'b1),
    .dout(grp_fu_3949_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3957_p0),
    .din1(weights_q0),
    .din2(grp_fu_3957_p2),
    .ce(1'b1),
    .dout(grp_fu_3957_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3965_p0),
    .din1(weights_q0),
    .din2(grp_fu_3965_p2),
    .ce(1'b1),
    .dout(grp_fu_3965_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3973_p0),
    .din1(weights_q0),
    .din2(grp_fu_3973_p2),
    .ce(1'b1),
    .dout(grp_fu_3973_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3981_p0),
    .din1(weights_q0),
    .din2(grp_fu_3981_p2),
    .ce(1'b1),
    .dout(grp_fu_3981_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3989_p0),
    .din1(weights_q0),
    .din2(grp_fu_3989_p2),
    .ce(1'b1),
    .dout(grp_fu_3989_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3997_p0),
    .din1(weights_q0),
    .din2(grp_fu_3997_p2),
    .ce(1'b1),
    .dout(grp_fu_3997_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4005_p0),
    .din1(weights_q0),
    .din2(grp_fu_4005_p2),
    .ce(1'b1),
    .dout(grp_fu_4005_p3)
);

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4013_p0),
    .din1(weights_q0),
    .din2(grp_fu_4013_p2),
    .ce(1'b1),
    .dout(grp_fu_4013_p3)
);

nnlayer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln83_fu_1496_p2 == 1'd0))) begin
            outNeurons_fu_314 <= add_ln83_fu_1502_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            outNeurons_fu_314 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln83_reg_4348 <= icmp_ln83_fu_1496_p2;
        output_V_addr_reg_4419_pp0_iter1_reg <= output_V_addr_reg_4419;
        sext_ln1245_10_cast_reg_4293 <= sext_ln1245_10_cast_fu_1444_p1;
        sext_ln1245_11_cast_reg_4288 <= sext_ln1245_11_cast_fu_1440_p1;
        sext_ln1245_12_cast_reg_4283 <= sext_ln1245_12_cast_fu_1436_p1;
        sext_ln1245_13_cast_reg_4278 <= sext_ln1245_13_cast_fu_1432_p1;
        sext_ln1245_14_cast_reg_4273 <= sext_ln1245_14_cast_fu_1428_p1;
        sext_ln1245_15_cast_reg_4268 <= sext_ln1245_15_cast_fu_1424_p1;
        sext_ln1245_16_cast_reg_4263 <= sext_ln1245_16_cast_fu_1420_p1;
        sext_ln1245_17_cast_reg_4258 <= sext_ln1245_17_cast_fu_1416_p1;
        sext_ln1245_18_cast_reg_4253 <= sext_ln1245_18_cast_fu_1412_p1;
        sext_ln1245_19_cast_reg_4248 <= sext_ln1245_19_cast_fu_1408_p1;
        sext_ln1245_1_cast_reg_4338 <= sext_ln1245_1_cast_fu_1480_p1;
        sext_ln1245_20_cast_reg_4243 <= sext_ln1245_20_cast_fu_1404_p1;
        sext_ln1245_21_cast_reg_4238 <= sext_ln1245_21_cast_fu_1400_p1;
        sext_ln1245_22_cast_reg_4233 <= sext_ln1245_22_cast_fu_1396_p1;
        sext_ln1245_23_cast_reg_4228 <= sext_ln1245_23_cast_fu_1392_p1;
        sext_ln1245_24_cast_reg_4223 <= sext_ln1245_24_cast_fu_1388_p1;
        sext_ln1245_25_cast_reg_4218 <= sext_ln1245_25_cast_fu_1384_p1;
        sext_ln1245_26_cast_reg_4213 <= sext_ln1245_26_cast_fu_1380_p1;
        sext_ln1245_27_cast_reg_4208 <= sext_ln1245_27_cast_fu_1376_p1;
        sext_ln1245_28_cast_reg_4203 <= sext_ln1245_28_cast_fu_1372_p1;
        sext_ln1245_29_cast_reg_4198 <= sext_ln1245_29_cast_fu_1368_p1;
        sext_ln1245_2_cast_reg_4333 <= sext_ln1245_2_cast_fu_1476_p1;
        sext_ln1245_30_cast_reg_4193 <= sext_ln1245_30_cast_fu_1364_p1;
        sext_ln1245_31_cast_reg_4188 <= sext_ln1245_31_cast_fu_1360_p1;
        sext_ln1245_32_cast_reg_4183 <= sext_ln1245_32_cast_fu_1356_p1;
        sext_ln1245_33_cast_reg_4178 <= sext_ln1245_33_cast_fu_1352_p1;
        sext_ln1245_34_cast_reg_4173 <= sext_ln1245_34_cast_fu_1348_p1;
        sext_ln1245_35_cast_reg_4168 <= sext_ln1245_35_cast_fu_1344_p1;
        sext_ln1245_36_cast_reg_4163 <= sext_ln1245_36_cast_fu_1340_p1;
        sext_ln1245_37_cast_reg_4158 <= sext_ln1245_37_cast_fu_1336_p1;
        sext_ln1245_38_cast_reg_4153 <= sext_ln1245_38_cast_fu_1332_p1;
        sext_ln1245_39_cast_reg_4148 <= sext_ln1245_39_cast_fu_1328_p1;
        sext_ln1245_3_cast_reg_4328 <= sext_ln1245_3_cast_fu_1472_p1;
        sext_ln1245_40_cast_reg_4143 <= sext_ln1245_40_cast_fu_1324_p1;
        sext_ln1245_41_cast_reg_4138 <= sext_ln1245_41_cast_fu_1320_p1;
        sext_ln1245_42_cast_reg_4133 <= sext_ln1245_42_cast_fu_1316_p1;
        sext_ln1245_43_cast_reg_4128 <= sext_ln1245_43_cast_fu_1312_p1;
        sext_ln1245_44_cast_reg_4123 <= sext_ln1245_44_cast_fu_1308_p1;
        sext_ln1245_45_cast_reg_4118 <= sext_ln1245_45_cast_fu_1304_p1;
        sext_ln1245_46_cast_reg_4113 <= sext_ln1245_46_cast_fu_1300_p1;
        sext_ln1245_47_cast_reg_4108 <= sext_ln1245_47_cast_fu_1296_p1;
        sext_ln1245_48_cast_reg_4103 <= sext_ln1245_48_cast_fu_1292_p1;
        sext_ln1245_49_cast_reg_4098 <= sext_ln1245_49_cast_fu_1288_p1;
        sext_ln1245_4_cast_reg_4323 <= sext_ln1245_4_cast_fu_1468_p1;
        sext_ln1245_50_cast_reg_4093 <= sext_ln1245_50_cast_fu_1284_p1;
        sext_ln1245_51_cast_reg_4088 <= sext_ln1245_51_cast_fu_1280_p1;
        sext_ln1245_52_cast_reg_4083 <= sext_ln1245_52_cast_fu_1276_p1;
        sext_ln1245_53_cast_reg_4078 <= sext_ln1245_53_cast_fu_1272_p1;
        sext_ln1245_54_cast_reg_4073 <= sext_ln1245_54_cast_fu_1268_p1;
        sext_ln1245_55_cast_reg_4068 <= sext_ln1245_55_cast_fu_1264_p1;
        sext_ln1245_56_cast_reg_4063 <= sext_ln1245_56_cast_fu_1260_p1;
        sext_ln1245_57_cast_reg_4058 <= sext_ln1245_57_cast_fu_1256_p1;
        sext_ln1245_58_cast_reg_4053 <= sext_ln1245_58_cast_fu_1252_p1;
        sext_ln1245_59_cast_reg_4048 <= sext_ln1245_59_cast_fu_1248_p1;
        sext_ln1245_5_cast_reg_4318 <= sext_ln1245_5_cast_fu_1464_p1;
        sext_ln1245_60_cast_reg_4043 <= sext_ln1245_60_cast_fu_1244_p1;
        sext_ln1245_61_cast_reg_4038 <= sext_ln1245_61_cast_fu_1240_p1;
        sext_ln1245_62_cast_reg_4033 <= sext_ln1245_62_cast_fu_1236_p1;
        sext_ln1245_63_cast_reg_4028 <= sext_ln1245_63_cast_fu_1232_p1;
        sext_ln1245_6_cast_reg_4313 <= sext_ln1245_6_cast_fu_1460_p1;
        sext_ln1245_7_cast_reg_4308 <= sext_ln1245_7_cast_fu_1456_p1;
        sext_ln1245_8_cast_reg_4303 <= sext_ln1245_8_cast_fu_1452_p1;
        sext_ln1245_9_cast_reg_4298 <= sext_ln1245_9_cast_fu_1448_p1;
        sext_ln1245_cast_reg_4343 <= sext_ln1245_cast_fu_1484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln83_fu_1496_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_i_reg_4352[11 : 6] <= mul_i_fu_1517_p3[11 : 6];
        output_V_addr_reg_4419 <= outNeurons_cast1_fu_1508_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln83_reg_4348 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        output_V_load_reg_4429 <= output_V_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln83_reg_4348 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_outNeurons_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_outNeurons_1 = outNeurons_fu_314;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        output_V_address0 = output_V_addr_reg_4419_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        output_V_address0 = outNeurons_cast1_fu_1508_p1;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63))) begin
            weights_address0 = zext_ln87_63_fu_3439_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62))) begin
            weights_address0 = zext_ln87_62_fu_3408_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61))) begin
            weights_address0 = zext_ln87_61_fu_3377_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60))) begin
            weights_address0 = zext_ln87_60_fu_3346_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59))) begin
            weights_address0 = zext_ln87_59_fu_3315_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58))) begin
            weights_address0 = zext_ln87_58_fu_3284_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57))) begin
            weights_address0 = zext_ln87_57_fu_3253_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56))) begin
            weights_address0 = zext_ln87_56_fu_3222_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55))) begin
            weights_address0 = zext_ln87_55_fu_3191_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54))) begin
            weights_address0 = zext_ln87_54_fu_3160_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53))) begin
            weights_address0 = zext_ln87_53_fu_3129_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52))) begin
            weights_address0 = zext_ln87_52_fu_3098_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51))) begin
            weights_address0 = zext_ln87_51_fu_3067_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50))) begin
            weights_address0 = zext_ln87_50_fu_3036_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49))) begin
            weights_address0 = zext_ln87_49_fu_3005_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48))) begin
            weights_address0 = zext_ln87_48_fu_2974_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47))) begin
            weights_address0 = zext_ln87_47_fu_2943_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46))) begin
            weights_address0 = zext_ln87_46_fu_2912_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45))) begin
            weights_address0 = zext_ln87_45_fu_2881_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44))) begin
            weights_address0 = zext_ln87_44_fu_2850_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43))) begin
            weights_address0 = zext_ln87_43_fu_2819_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42))) begin
            weights_address0 = zext_ln87_42_fu_2788_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41))) begin
            weights_address0 = zext_ln87_41_fu_2757_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40))) begin
            weights_address0 = zext_ln87_40_fu_2726_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39))) begin
            weights_address0 = zext_ln87_39_fu_2695_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38))) begin
            weights_address0 = zext_ln87_38_fu_2664_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37))) begin
            weights_address0 = zext_ln87_37_fu_2633_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36))) begin
            weights_address0 = zext_ln87_36_fu_2602_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35))) begin
            weights_address0 = zext_ln87_35_fu_2571_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34))) begin
            weights_address0 = zext_ln87_34_fu_2540_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33))) begin
            weights_address0 = zext_ln87_33_fu_2509_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32))) begin
            weights_address0 = zext_ln87_32_fu_2478_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31))) begin
            weights_address0 = zext_ln87_31_fu_2447_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30))) begin
            weights_address0 = zext_ln87_30_fu_2416_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29))) begin
            weights_address0 = zext_ln87_29_fu_2385_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28))) begin
            weights_address0 = zext_ln87_28_fu_2354_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27))) begin
            weights_address0 = zext_ln87_27_fu_2323_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26))) begin
            weights_address0 = zext_ln87_26_fu_2292_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25))) begin
            weights_address0 = zext_ln87_25_fu_2261_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24))) begin
            weights_address0 = zext_ln87_24_fu_2230_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
            weights_address0 = zext_ln87_23_fu_2199_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
            weights_address0 = zext_ln87_22_fu_2168_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
            weights_address0 = zext_ln87_21_fu_2137_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
            weights_address0 = zext_ln87_20_fu_2106_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            weights_address0 = zext_ln87_19_fu_2075_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            weights_address0 = zext_ln87_18_fu_2044_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
            weights_address0 = zext_ln87_17_fu_2013_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
            weights_address0 = zext_ln87_16_fu_1982_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
            weights_address0 = zext_ln87_15_fu_1951_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
            weights_address0 = zext_ln87_14_fu_1920_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            weights_address0 = zext_ln87_13_fu_1889_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            weights_address0 = zext_ln87_12_fu_1858_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            weights_address0 = zext_ln87_11_fu_1827_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            weights_address0 = zext_ln87_10_fu_1796_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            weights_address0 = zext_ln87_9_fu_1765_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            weights_address0 = zext_ln87_8_fu_1734_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weights_address0 = zext_ln87_7_fu_1703_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            weights_address0 = zext_ln87_6_fu_1672_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            weights_address0 = zext_ln87_5_fu_1641_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weights_address0 = zext_ln87_4_fu_1610_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weights_address0 = zext_ln87_3_fu_1579_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weights_address0 = zext_ln87_2_fu_1558_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            weights_address0 = zext_ln87_1_fu_1544_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            weights_address0 = zext_ln87_fu_1525_p1;
        end else begin
            weights_address0 = 'bx;
        end
    end else begin
        weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001)))) begin
        weights_ce0 = 1'b1;
    end else begin
        weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        ap_ST_fsm_pp0_stage53 : begin
            if ((1'b0 == ap_block_pp0_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end
        end
        ap_ST_fsm_pp0_stage54 : begin
            if ((1'b0 == ap_block_pp0_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end
        end
        ap_ST_fsm_pp0_stage55 : begin
            if ((1'b0 == ap_block_pp0_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end
        end
        ap_ST_fsm_pp0_stage56 : begin
            if ((1'b0 == ap_block_pp0_stage56_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end
        end
        ap_ST_fsm_pp0_stage57 : begin
            if ((1'b0 == ap_block_pp0_stage57_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end
        end
        ap_ST_fsm_pp0_stage58 : begin
            if ((1'b0 == ap_block_pp0_stage58_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end
        end
        ap_ST_fsm_pp0_stage59 : begin
            if ((1'b0 == ap_block_pp0_stage59_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end
        end
        ap_ST_fsm_pp0_stage60 : begin
            if ((1'b0 == ap_block_pp0_stage60_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end
        end
        ap_ST_fsm_pp0_stage61 : begin
            if ((1'b0 == ap_block_pp0_stage61_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end
        end
        ap_ST_fsm_pp0_stage62 : begin
            if ((1'b0 == ap_block_pp0_stage62_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end
        end
        ap_ST_fsm_pp0_stage63 : begin
            if ((1'b0 == ap_block_pp0_stage63_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln83_fu_1502_p2 = (ap_sig_allocacmp_outNeurons_1 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp0_stage48 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp0_stage49 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage50 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp0_stage51 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp0_stage52 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp0_stage53 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_pp0_stage54 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp0_stage55 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp0_stage56 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp0_stage57 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp0_stage58 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp0_stage59 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage60 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp0_stage61 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_pp0_stage62 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp0_stage63 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage48_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage49_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage50_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage51_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage52_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage53_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage54_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage55_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage56_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage57_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage58_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage59_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage60_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage61_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage62_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage63_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign empty_92_fu_1513_p1 = ap_sig_allocacmp_outNeurons_1[5:0];

assign grp_fu_3509_p0 = sext_ln1245_cast_reg_4343;

assign grp_fu_3509_p2 = {{output_V_load_reg_4429}, {8'd0}};

assign grp_fu_3517_p0 = sext_ln1245_1_cast_reg_4338;

assign grp_fu_3517_p2 = {{tmp_1_fu_1584_p4}, {8'd0}};

assign grp_fu_3525_p0 = sext_ln1245_2_cast_reg_4333;

assign grp_fu_3525_p2 = {{tmp_2_fu_1615_p4}, {8'd0}};

assign grp_fu_3533_p0 = sext_ln1245_3_cast_reg_4328;

assign grp_fu_3533_p2 = {{tmp_3_fu_1646_p4}, {8'd0}};

assign grp_fu_3541_p0 = sext_ln1245_4_cast_reg_4323;

assign grp_fu_3541_p2 = {{tmp_4_fu_1677_p4}, {8'd0}};

assign grp_fu_3549_p0 = sext_ln1245_5_cast_reg_4318;

assign grp_fu_3549_p2 = {{tmp_5_fu_1708_p4}, {8'd0}};

assign grp_fu_3557_p0 = sext_ln1245_6_cast_reg_4313;

assign grp_fu_3557_p2 = {{tmp_6_fu_1739_p4}, {8'd0}};

assign grp_fu_3565_p0 = sext_ln1245_7_cast_reg_4308;

assign grp_fu_3565_p2 = {{tmp_7_fu_1770_p4}, {8'd0}};

assign grp_fu_3573_p0 = sext_ln1245_8_cast_reg_4303;

assign grp_fu_3573_p2 = {{tmp_8_fu_1801_p4}, {8'd0}};

assign grp_fu_3581_p0 = sext_ln1245_9_cast_reg_4298;

assign grp_fu_3581_p2 = {{tmp_9_fu_1832_p4}, {8'd0}};

assign grp_fu_3589_p0 = sext_ln1245_10_cast_reg_4293;

assign grp_fu_3589_p2 = {{tmp_s_fu_1863_p4}, {8'd0}};

assign grp_fu_3597_p0 = sext_ln1245_11_cast_reg_4288;

assign grp_fu_3597_p2 = {{tmp_10_fu_1894_p4}, {8'd0}};

assign grp_fu_3605_p0 = sext_ln1245_12_cast_reg_4283;

assign grp_fu_3605_p2 = {{tmp_11_fu_1925_p4}, {8'd0}};

assign grp_fu_3613_p0 = sext_ln1245_13_cast_reg_4278;

assign grp_fu_3613_p2 = {{tmp_12_fu_1956_p4}, {8'd0}};

assign grp_fu_3621_p0 = sext_ln1245_14_cast_reg_4273;

assign grp_fu_3621_p2 = {{tmp_13_fu_1987_p4}, {8'd0}};

assign grp_fu_3629_p0 = sext_ln1245_15_cast_reg_4268;

assign grp_fu_3629_p2 = {{tmp_14_fu_2018_p4}, {8'd0}};

assign grp_fu_3637_p0 = sext_ln1245_16_cast_reg_4263;

assign grp_fu_3637_p2 = {{tmp_15_fu_2049_p4}, {8'd0}};

assign grp_fu_3645_p0 = sext_ln1245_17_cast_reg_4258;

assign grp_fu_3645_p2 = {{tmp_16_fu_2080_p4}, {8'd0}};

assign grp_fu_3653_p0 = sext_ln1245_18_cast_reg_4253;

assign grp_fu_3653_p2 = {{tmp_17_fu_2111_p4}, {8'd0}};

assign grp_fu_3661_p0 = sext_ln1245_19_cast_reg_4248;

assign grp_fu_3661_p2 = {{tmp_18_fu_2142_p4}, {8'd0}};

assign grp_fu_3669_p0 = sext_ln1245_20_cast_reg_4243;

assign grp_fu_3669_p2 = {{tmp_19_fu_2173_p4}, {8'd0}};

assign grp_fu_3677_p0 = sext_ln1245_21_cast_reg_4238;

assign grp_fu_3677_p2 = {{tmp_20_fu_2204_p4}, {8'd0}};

assign grp_fu_3685_p0 = sext_ln1245_22_cast_reg_4233;

assign grp_fu_3685_p2 = {{tmp_21_fu_2235_p4}, {8'd0}};

assign grp_fu_3693_p0 = sext_ln1245_23_cast_reg_4228;

assign grp_fu_3693_p2 = {{tmp_22_fu_2266_p4}, {8'd0}};

assign grp_fu_3701_p0 = sext_ln1245_24_cast_reg_4223;

assign grp_fu_3701_p2 = {{tmp_23_fu_2297_p4}, {8'd0}};

assign grp_fu_3709_p0 = sext_ln1245_25_cast_reg_4218;

assign grp_fu_3709_p2 = {{tmp_24_fu_2328_p4}, {8'd0}};

assign grp_fu_3717_p0 = sext_ln1245_26_cast_reg_4213;

assign grp_fu_3717_p2 = {{tmp_25_fu_2359_p4}, {8'd0}};

assign grp_fu_3725_p0 = sext_ln1245_27_cast_reg_4208;

assign grp_fu_3725_p2 = {{tmp_26_fu_2390_p4}, {8'd0}};

assign grp_fu_3733_p0 = sext_ln1245_28_cast_reg_4203;

assign grp_fu_3733_p2 = {{tmp_27_fu_2421_p4}, {8'd0}};

assign grp_fu_3741_p0 = sext_ln1245_29_cast_reg_4198;

assign grp_fu_3741_p2 = {{tmp_28_fu_2452_p4}, {8'd0}};

assign grp_fu_3749_p0 = sext_ln1245_30_cast_reg_4193;

assign grp_fu_3749_p2 = {{tmp_29_fu_2483_p4}, {8'd0}};

assign grp_fu_3757_p0 = sext_ln1245_31_cast_reg_4188;

assign grp_fu_3757_p2 = {{tmp_30_fu_2514_p4}, {8'd0}};

assign grp_fu_3765_p0 = sext_ln1245_32_cast_reg_4183;

assign grp_fu_3765_p2 = {{tmp_31_fu_2545_p4}, {8'd0}};

assign grp_fu_3773_p0 = sext_ln1245_33_cast_reg_4178;

assign grp_fu_3773_p2 = {{tmp_32_fu_2576_p4}, {8'd0}};

assign grp_fu_3781_p0 = sext_ln1245_34_cast_reg_4173;

assign grp_fu_3781_p2 = {{tmp_33_fu_2607_p4}, {8'd0}};

assign grp_fu_3789_p0 = sext_ln1245_35_cast_reg_4168;

assign grp_fu_3789_p2 = {{tmp_34_fu_2638_p4}, {8'd0}};

assign grp_fu_3797_p0 = sext_ln1245_36_cast_reg_4163;

assign grp_fu_3797_p2 = {{tmp_35_fu_2669_p4}, {8'd0}};

assign grp_fu_3805_p0 = sext_ln1245_37_cast_reg_4158;

assign grp_fu_3805_p2 = {{tmp_36_fu_2700_p4}, {8'd0}};

assign grp_fu_3813_p0 = sext_ln1245_38_cast_reg_4153;

assign grp_fu_3813_p2 = {{tmp_37_fu_2731_p4}, {8'd0}};

assign grp_fu_3821_p0 = sext_ln1245_39_cast_reg_4148;

assign grp_fu_3821_p2 = {{tmp_38_fu_2762_p4}, {8'd0}};

assign grp_fu_3829_p0 = sext_ln1245_40_cast_reg_4143;

assign grp_fu_3829_p2 = {{tmp_39_fu_2793_p4}, {8'd0}};

assign grp_fu_3837_p0 = sext_ln1245_41_cast_reg_4138;

assign grp_fu_3837_p2 = {{tmp_40_fu_2824_p4}, {8'd0}};

assign grp_fu_3845_p0 = sext_ln1245_42_cast_reg_4133;

assign grp_fu_3845_p2 = {{tmp_41_fu_2855_p4}, {8'd0}};

assign grp_fu_3853_p0 = sext_ln1245_43_cast_reg_4128;

assign grp_fu_3853_p2 = {{tmp_42_fu_2886_p4}, {8'd0}};

assign grp_fu_3861_p0 = sext_ln1245_44_cast_reg_4123;

assign grp_fu_3861_p2 = {{tmp_43_fu_2917_p4}, {8'd0}};

assign grp_fu_3869_p0 = sext_ln1245_45_cast_reg_4118;

assign grp_fu_3869_p2 = {{tmp_44_fu_2948_p4}, {8'd0}};

assign grp_fu_3877_p0 = sext_ln1245_46_cast_reg_4113;

assign grp_fu_3877_p2 = {{tmp_45_fu_2979_p4}, {8'd0}};

assign grp_fu_3885_p0 = sext_ln1245_47_cast_reg_4108;

assign grp_fu_3885_p2 = {{tmp_46_fu_3010_p4}, {8'd0}};

assign grp_fu_3893_p0 = sext_ln1245_48_cast_reg_4103;

assign grp_fu_3893_p2 = {{tmp_47_fu_3041_p4}, {8'd0}};

assign grp_fu_3901_p0 = sext_ln1245_49_cast_reg_4098;

assign grp_fu_3901_p2 = {{tmp_48_fu_3072_p4}, {8'd0}};

assign grp_fu_3909_p0 = sext_ln1245_50_cast_reg_4093;

assign grp_fu_3909_p2 = {{tmp_49_fu_3103_p4}, {8'd0}};

assign grp_fu_3917_p0 = sext_ln1245_51_cast_reg_4088;

assign grp_fu_3917_p2 = {{tmp_50_fu_3134_p4}, {8'd0}};

assign grp_fu_3925_p0 = sext_ln1245_52_cast_reg_4083;

assign grp_fu_3925_p2 = {{tmp_51_fu_3165_p4}, {8'd0}};

assign grp_fu_3933_p0 = sext_ln1245_53_cast_reg_4078;

assign grp_fu_3933_p2 = {{tmp_52_fu_3196_p4}, {8'd0}};

assign grp_fu_3941_p0 = sext_ln1245_54_cast_reg_4073;

assign grp_fu_3941_p2 = {{tmp_53_fu_3227_p4}, {8'd0}};

assign grp_fu_3949_p0 = sext_ln1245_55_cast_reg_4068;

assign grp_fu_3949_p2 = {{tmp_54_fu_3258_p4}, {8'd0}};

assign grp_fu_3957_p0 = sext_ln1245_56_cast_reg_4063;

assign grp_fu_3957_p2 = {{tmp_55_fu_3289_p4}, {8'd0}};

assign grp_fu_3965_p0 = sext_ln1245_57_cast_reg_4058;

assign grp_fu_3965_p2 = {{tmp_56_fu_3320_p4}, {8'd0}};

assign grp_fu_3973_p0 = sext_ln1245_58_cast_reg_4053;

assign grp_fu_3973_p2 = {{tmp_57_fu_3351_p4}, {8'd0}};

assign grp_fu_3981_p0 = sext_ln1245_59_cast_reg_4048;

assign grp_fu_3981_p2 = {{tmp_58_fu_3382_p4}, {8'd0}};

assign grp_fu_3989_p0 = sext_ln1245_60_cast_reg_4043;

assign grp_fu_3989_p2 = {{tmp_59_fu_3413_p4}, {8'd0}};

assign grp_fu_3997_p0 = sext_ln1245_61_cast_reg_4038;

assign grp_fu_3997_p2 = {{tmp_60_fu_3444_p4}, {8'd0}};

assign grp_fu_4005_p0 = sext_ln1245_62_cast_reg_4033;

assign grp_fu_4005_p2 = {{tmp_61_fu_3465_p4}, {8'd0}};

assign grp_fu_4013_p0 = sext_ln1245_63_cast_reg_4028;

assign grp_fu_4013_p2 = {{tmp_62_fu_3482_p4}, {8'd0}};

assign icmp_ln83_fu_1496_p2 = ((ap_sig_allocacmp_outNeurons_1 == 7'd64) ? 1'b1 : 1'b0);

assign mul_i_fu_1517_p3 = {{empty_92_fu_1513_p1}, {6'd0}};

assign or_ln87_10_fu_1822_p2 = (mul_i_reg_4352 | 12'd11);

assign or_ln87_11_fu_1853_p2 = (mul_i_reg_4352 | 12'd12);

assign or_ln87_12_fu_1884_p2 = (mul_i_reg_4352 | 12'd13);

assign or_ln87_13_fu_1915_p2 = (mul_i_reg_4352 | 12'd14);

assign or_ln87_14_fu_1946_p2 = (mul_i_reg_4352 | 12'd15);

assign or_ln87_15_fu_1977_p2 = (mul_i_reg_4352 | 12'd16);

assign or_ln87_16_fu_2008_p2 = (mul_i_reg_4352 | 12'd17);

assign or_ln87_17_fu_2039_p2 = (mul_i_reg_4352 | 12'd18);

assign or_ln87_18_fu_2070_p2 = (mul_i_reg_4352 | 12'd19);

assign or_ln87_19_fu_2101_p2 = (mul_i_reg_4352 | 12'd20);

assign or_ln87_1_fu_1553_p2 = (mul_i_reg_4352 | 12'd2);

assign or_ln87_20_fu_2132_p2 = (mul_i_reg_4352 | 12'd21);

assign or_ln87_21_fu_2163_p2 = (mul_i_reg_4352 | 12'd22);

assign or_ln87_22_fu_2194_p2 = (mul_i_reg_4352 | 12'd23);

assign or_ln87_23_fu_2225_p2 = (mul_i_reg_4352 | 12'd24);

assign or_ln87_24_fu_2256_p2 = (mul_i_reg_4352 | 12'd25);

assign or_ln87_25_fu_2287_p2 = (mul_i_reg_4352 | 12'd26);

assign or_ln87_26_fu_2318_p2 = (mul_i_reg_4352 | 12'd27);

assign or_ln87_27_fu_2349_p2 = (mul_i_reg_4352 | 12'd28);

assign or_ln87_28_fu_2380_p2 = (mul_i_reg_4352 | 12'd29);

assign or_ln87_29_fu_2411_p2 = (mul_i_reg_4352 | 12'd30);

assign or_ln87_2_fu_1574_p2 = (mul_i_reg_4352 | 12'd3);

assign or_ln87_30_fu_2442_p2 = (mul_i_reg_4352 | 12'd31);

assign or_ln87_31_fu_2473_p2 = (mul_i_reg_4352 | 12'd32);

assign or_ln87_32_fu_2504_p2 = (mul_i_reg_4352 | 12'd33);

assign or_ln87_33_fu_2535_p2 = (mul_i_reg_4352 | 12'd34);

assign or_ln87_34_fu_2566_p2 = (mul_i_reg_4352 | 12'd35);

assign or_ln87_35_fu_2597_p2 = (mul_i_reg_4352 | 12'd36);

assign or_ln87_36_fu_2628_p2 = (mul_i_reg_4352 | 12'd37);

assign or_ln87_37_fu_2659_p2 = (mul_i_reg_4352 | 12'd38);

assign or_ln87_38_fu_2690_p2 = (mul_i_reg_4352 | 12'd39);

assign or_ln87_39_fu_2721_p2 = (mul_i_reg_4352 | 12'd40);

assign or_ln87_3_fu_1605_p2 = (mul_i_reg_4352 | 12'd4);

assign or_ln87_40_fu_2752_p2 = (mul_i_reg_4352 | 12'd41);

assign or_ln87_41_fu_2783_p2 = (mul_i_reg_4352 | 12'd42);

assign or_ln87_42_fu_2814_p2 = (mul_i_reg_4352 | 12'd43);

assign or_ln87_43_fu_2845_p2 = (mul_i_reg_4352 | 12'd44);

assign or_ln87_44_fu_2876_p2 = (mul_i_reg_4352 | 12'd45);

assign or_ln87_45_fu_2907_p2 = (mul_i_reg_4352 | 12'd46);

assign or_ln87_46_fu_2938_p2 = (mul_i_reg_4352 | 12'd47);

assign or_ln87_47_fu_2969_p2 = (mul_i_reg_4352 | 12'd48);

assign or_ln87_48_fu_3000_p2 = (mul_i_reg_4352 | 12'd49);

assign or_ln87_49_fu_3031_p2 = (mul_i_reg_4352 | 12'd50);

assign or_ln87_4_fu_1636_p2 = (mul_i_reg_4352 | 12'd5);

assign or_ln87_50_fu_3062_p2 = (mul_i_reg_4352 | 12'd51);

assign or_ln87_51_fu_3093_p2 = (mul_i_reg_4352 | 12'd52);

assign or_ln87_52_fu_3124_p2 = (mul_i_reg_4352 | 12'd53);

assign or_ln87_53_fu_3155_p2 = (mul_i_reg_4352 | 12'd54);

assign or_ln87_54_fu_3186_p2 = (mul_i_reg_4352 | 12'd55);

assign or_ln87_55_fu_3217_p2 = (mul_i_reg_4352 | 12'd56);

assign or_ln87_56_fu_3248_p2 = (mul_i_reg_4352 | 12'd57);

assign or_ln87_57_fu_3279_p2 = (mul_i_reg_4352 | 12'd58);

assign or_ln87_58_fu_3310_p2 = (mul_i_reg_4352 | 12'd59);

assign or_ln87_59_fu_3341_p2 = (mul_i_reg_4352 | 12'd60);

assign or_ln87_5_fu_1667_p2 = (mul_i_reg_4352 | 12'd6);

assign or_ln87_60_fu_3372_p2 = (mul_i_reg_4352 | 12'd61);

assign or_ln87_61_fu_3403_p2 = (mul_i_reg_4352 | 12'd62);

assign or_ln87_62_fu_3434_p2 = (mul_i_reg_4352 | 12'd63);

assign or_ln87_6_fu_1698_p2 = (mul_i_reg_4352 | 12'd7);

assign or_ln87_7_fu_1729_p2 = (mul_i_reg_4352 | 12'd8);

assign or_ln87_8_fu_1760_p2 = (mul_i_reg_4352 | 12'd9);

assign or_ln87_9_fu_1791_p2 = (mul_i_reg_4352 | 12'd10);

assign or_ln87_fu_1539_p2 = (mul_i_reg_4352 | 12'd1);

assign outNeurons_cast1_fu_1508_p1 = ap_sig_allocacmp_outNeurons_1;

assign output_V_d0 = {{trunc_ln717_s_fu_3499_p1[23:8]}};

assign sext_ln1245_10_cast_fu_1444_p1 = $signed(sext_ln1245_10);

assign sext_ln1245_11_cast_fu_1440_p1 = $signed(sext_ln1245_11);

assign sext_ln1245_12_cast_fu_1436_p1 = $signed(sext_ln1245_12);

assign sext_ln1245_13_cast_fu_1432_p1 = $signed(sext_ln1245_13);

assign sext_ln1245_14_cast_fu_1428_p1 = $signed(sext_ln1245_14);

assign sext_ln1245_15_cast_fu_1424_p1 = $signed(sext_ln1245_15);

assign sext_ln1245_16_cast_fu_1420_p1 = $signed(sext_ln1245_16);

assign sext_ln1245_17_cast_fu_1416_p1 = $signed(sext_ln1245_17);

assign sext_ln1245_18_cast_fu_1412_p1 = $signed(sext_ln1245_18);

assign sext_ln1245_19_cast_fu_1408_p1 = $signed(sext_ln1245_19);

assign sext_ln1245_1_cast_fu_1480_p1 = $signed(sext_ln1245_1);

assign sext_ln1245_20_cast_fu_1404_p1 = $signed(sext_ln1245_20);

assign sext_ln1245_21_cast_fu_1400_p1 = $signed(sext_ln1245_21);

assign sext_ln1245_22_cast_fu_1396_p1 = $signed(sext_ln1245_22);

assign sext_ln1245_23_cast_fu_1392_p1 = $signed(sext_ln1245_23);

assign sext_ln1245_24_cast_fu_1388_p1 = $signed(sext_ln1245_24);

assign sext_ln1245_25_cast_fu_1384_p1 = $signed(sext_ln1245_25);

assign sext_ln1245_26_cast_fu_1380_p1 = $signed(sext_ln1245_26);

assign sext_ln1245_27_cast_fu_1376_p1 = $signed(sext_ln1245_27);

assign sext_ln1245_28_cast_fu_1372_p1 = $signed(sext_ln1245_28);

assign sext_ln1245_29_cast_fu_1368_p1 = $signed(sext_ln1245_29);

assign sext_ln1245_2_cast_fu_1476_p1 = $signed(sext_ln1245_2);

assign sext_ln1245_30_cast_fu_1364_p1 = $signed(sext_ln1245_30);

assign sext_ln1245_31_cast_fu_1360_p1 = $signed(sext_ln1245_31);

assign sext_ln1245_32_cast_fu_1356_p1 = $signed(sext_ln1245_32);

assign sext_ln1245_33_cast_fu_1352_p1 = $signed(sext_ln1245_33);

assign sext_ln1245_34_cast_fu_1348_p1 = $signed(sext_ln1245_34);

assign sext_ln1245_35_cast_fu_1344_p1 = $signed(sext_ln1245_35);

assign sext_ln1245_36_cast_fu_1340_p1 = $signed(sext_ln1245_36);

assign sext_ln1245_37_cast_fu_1336_p1 = $signed(sext_ln1245_37);

assign sext_ln1245_38_cast_fu_1332_p1 = $signed(sext_ln1245_38);

assign sext_ln1245_39_cast_fu_1328_p1 = $signed(sext_ln1245_39);

assign sext_ln1245_3_cast_fu_1472_p1 = $signed(sext_ln1245_3);

assign sext_ln1245_40_cast_fu_1324_p1 = $signed(sext_ln1245_40);

assign sext_ln1245_41_cast_fu_1320_p1 = $signed(sext_ln1245_41);

assign sext_ln1245_42_cast_fu_1316_p1 = $signed(sext_ln1245_42);

assign sext_ln1245_43_cast_fu_1312_p1 = $signed(sext_ln1245_43);

assign sext_ln1245_44_cast_fu_1308_p1 = $signed(sext_ln1245_44);

assign sext_ln1245_45_cast_fu_1304_p1 = $signed(sext_ln1245_45);

assign sext_ln1245_46_cast_fu_1300_p1 = $signed(sext_ln1245_46);

assign sext_ln1245_47_cast_fu_1296_p1 = $signed(sext_ln1245_47);

assign sext_ln1245_48_cast_fu_1292_p1 = $signed(sext_ln1245_48);

assign sext_ln1245_49_cast_fu_1288_p1 = $signed(sext_ln1245_49);

assign sext_ln1245_4_cast_fu_1468_p1 = $signed(sext_ln1245_4);

assign sext_ln1245_50_cast_fu_1284_p1 = $signed(sext_ln1245_50);

assign sext_ln1245_51_cast_fu_1280_p1 = $signed(sext_ln1245_51);

assign sext_ln1245_52_cast_fu_1276_p1 = $signed(sext_ln1245_52);

assign sext_ln1245_53_cast_fu_1272_p1 = $signed(sext_ln1245_53);

assign sext_ln1245_54_cast_fu_1268_p1 = $signed(sext_ln1245_54);

assign sext_ln1245_55_cast_fu_1264_p1 = $signed(sext_ln1245_55);

assign sext_ln1245_56_cast_fu_1260_p1 = $signed(sext_ln1245_56);

assign sext_ln1245_57_cast_fu_1256_p1 = $signed(sext_ln1245_57);

assign sext_ln1245_58_cast_fu_1252_p1 = $signed(sext_ln1245_58);

assign sext_ln1245_59_cast_fu_1248_p1 = $signed(sext_ln1245_59);

assign sext_ln1245_5_cast_fu_1464_p1 = $signed(sext_ln1245_5);

assign sext_ln1245_60_cast_fu_1244_p1 = $signed(sext_ln1245_60);

assign sext_ln1245_61_cast_fu_1240_p1 = $signed(sext_ln1245_61);

assign sext_ln1245_62_cast_fu_1236_p1 = $signed(sext_ln1245_62);

assign sext_ln1245_63_cast_fu_1232_p1 = $signed(sext_ln1245_63);

assign sext_ln1245_6_cast_fu_1460_p1 = $signed(sext_ln1245_6);

assign sext_ln1245_7_cast_fu_1456_p1 = $signed(sext_ln1245_7);

assign sext_ln1245_8_cast_fu_1452_p1 = $signed(sext_ln1245_8);

assign sext_ln1245_9_cast_fu_1448_p1 = $signed(sext_ln1245_9);

assign sext_ln1245_cast_fu_1484_p1 = $signed(sext_ln1245);

assign tmp_10_fu_1894_p1 = grp_fu_3589_p3;

assign tmp_10_fu_1894_p4 = {{tmp_10_fu_1894_p1[23:8]}};

assign tmp_11_fu_1925_p1 = grp_fu_3597_p3;

assign tmp_11_fu_1925_p4 = {{tmp_11_fu_1925_p1[23:8]}};

assign tmp_12_fu_1956_p1 = grp_fu_3605_p3;

assign tmp_12_fu_1956_p4 = {{tmp_12_fu_1956_p1[23:8]}};

assign tmp_13_fu_1987_p1 = grp_fu_3613_p3;

assign tmp_13_fu_1987_p4 = {{tmp_13_fu_1987_p1[23:8]}};

assign tmp_14_fu_2018_p1 = grp_fu_3621_p3;

assign tmp_14_fu_2018_p4 = {{tmp_14_fu_2018_p1[23:8]}};

assign tmp_15_fu_2049_p1 = grp_fu_3629_p3;

assign tmp_15_fu_2049_p4 = {{tmp_15_fu_2049_p1[23:8]}};

assign tmp_16_fu_2080_p1 = grp_fu_3637_p3;

assign tmp_16_fu_2080_p4 = {{tmp_16_fu_2080_p1[23:8]}};

assign tmp_17_fu_2111_p1 = grp_fu_3645_p3;

assign tmp_17_fu_2111_p4 = {{tmp_17_fu_2111_p1[23:8]}};

assign tmp_18_fu_2142_p1 = grp_fu_3653_p3;

assign tmp_18_fu_2142_p4 = {{tmp_18_fu_2142_p1[23:8]}};

assign tmp_19_fu_2173_p1 = grp_fu_3661_p3;

assign tmp_19_fu_2173_p4 = {{tmp_19_fu_2173_p1[23:8]}};

assign tmp_1_fu_1584_p1 = grp_fu_3509_p3;

assign tmp_1_fu_1584_p4 = {{tmp_1_fu_1584_p1[23:8]}};

assign tmp_20_fu_2204_p1 = grp_fu_3669_p3;

assign tmp_20_fu_2204_p4 = {{tmp_20_fu_2204_p1[23:8]}};

assign tmp_21_fu_2235_p1 = grp_fu_3677_p3;

assign tmp_21_fu_2235_p4 = {{tmp_21_fu_2235_p1[23:8]}};

assign tmp_22_fu_2266_p1 = grp_fu_3685_p3;

assign tmp_22_fu_2266_p4 = {{tmp_22_fu_2266_p1[23:8]}};

assign tmp_23_fu_2297_p1 = grp_fu_3693_p3;

assign tmp_23_fu_2297_p4 = {{tmp_23_fu_2297_p1[23:8]}};

assign tmp_24_fu_2328_p1 = grp_fu_3701_p3;

assign tmp_24_fu_2328_p4 = {{tmp_24_fu_2328_p1[23:8]}};

assign tmp_25_fu_2359_p1 = grp_fu_3709_p3;

assign tmp_25_fu_2359_p4 = {{tmp_25_fu_2359_p1[23:8]}};

assign tmp_26_fu_2390_p1 = grp_fu_3717_p3;

assign tmp_26_fu_2390_p4 = {{tmp_26_fu_2390_p1[23:8]}};

assign tmp_27_fu_2421_p1 = grp_fu_3725_p3;

assign tmp_27_fu_2421_p4 = {{tmp_27_fu_2421_p1[23:8]}};

assign tmp_28_fu_2452_p1 = grp_fu_3733_p3;

assign tmp_28_fu_2452_p4 = {{tmp_28_fu_2452_p1[23:8]}};

assign tmp_29_fu_2483_p1 = grp_fu_3741_p3;

assign tmp_29_fu_2483_p4 = {{tmp_29_fu_2483_p1[23:8]}};

assign tmp_2_fu_1615_p1 = grp_fu_3517_p3;

assign tmp_2_fu_1615_p4 = {{tmp_2_fu_1615_p1[23:8]}};

assign tmp_30_fu_2514_p1 = grp_fu_3749_p3;

assign tmp_30_fu_2514_p4 = {{tmp_30_fu_2514_p1[23:8]}};

assign tmp_31_fu_2545_p1 = grp_fu_3757_p3;

assign tmp_31_fu_2545_p4 = {{tmp_31_fu_2545_p1[23:8]}};

assign tmp_32_fu_2576_p1 = grp_fu_3765_p3;

assign tmp_32_fu_2576_p4 = {{tmp_32_fu_2576_p1[23:8]}};

assign tmp_33_fu_2607_p1 = grp_fu_3773_p3;

assign tmp_33_fu_2607_p4 = {{tmp_33_fu_2607_p1[23:8]}};

assign tmp_34_fu_2638_p1 = grp_fu_3781_p3;

assign tmp_34_fu_2638_p4 = {{tmp_34_fu_2638_p1[23:8]}};

assign tmp_35_fu_2669_p1 = grp_fu_3789_p3;

assign tmp_35_fu_2669_p4 = {{tmp_35_fu_2669_p1[23:8]}};

assign tmp_36_fu_2700_p1 = grp_fu_3797_p3;

assign tmp_36_fu_2700_p4 = {{tmp_36_fu_2700_p1[23:8]}};

assign tmp_37_fu_2731_p1 = grp_fu_3805_p3;

assign tmp_37_fu_2731_p4 = {{tmp_37_fu_2731_p1[23:8]}};

assign tmp_38_fu_2762_p1 = grp_fu_3813_p3;

assign tmp_38_fu_2762_p4 = {{tmp_38_fu_2762_p1[23:8]}};

assign tmp_39_fu_2793_p1 = grp_fu_3821_p3;

assign tmp_39_fu_2793_p4 = {{tmp_39_fu_2793_p1[23:8]}};

assign tmp_3_fu_1646_p1 = grp_fu_3525_p3;

assign tmp_3_fu_1646_p4 = {{tmp_3_fu_1646_p1[23:8]}};

assign tmp_40_fu_2824_p1 = grp_fu_3829_p3;

assign tmp_40_fu_2824_p4 = {{tmp_40_fu_2824_p1[23:8]}};

assign tmp_41_fu_2855_p1 = grp_fu_3837_p3;

assign tmp_41_fu_2855_p4 = {{tmp_41_fu_2855_p1[23:8]}};

assign tmp_42_fu_2886_p1 = grp_fu_3845_p3;

assign tmp_42_fu_2886_p4 = {{tmp_42_fu_2886_p1[23:8]}};

assign tmp_43_fu_2917_p1 = grp_fu_3853_p3;

assign tmp_43_fu_2917_p4 = {{tmp_43_fu_2917_p1[23:8]}};

assign tmp_44_fu_2948_p1 = grp_fu_3861_p3;

assign tmp_44_fu_2948_p4 = {{tmp_44_fu_2948_p1[23:8]}};

assign tmp_45_fu_2979_p1 = grp_fu_3869_p3;

assign tmp_45_fu_2979_p4 = {{tmp_45_fu_2979_p1[23:8]}};

assign tmp_46_fu_3010_p1 = grp_fu_3877_p3;

assign tmp_46_fu_3010_p4 = {{tmp_46_fu_3010_p1[23:8]}};

assign tmp_47_fu_3041_p1 = grp_fu_3885_p3;

assign tmp_47_fu_3041_p4 = {{tmp_47_fu_3041_p1[23:8]}};

assign tmp_48_fu_3072_p1 = grp_fu_3893_p3;

assign tmp_48_fu_3072_p4 = {{tmp_48_fu_3072_p1[23:8]}};

assign tmp_49_fu_3103_p1 = grp_fu_3901_p3;

assign tmp_49_fu_3103_p4 = {{tmp_49_fu_3103_p1[23:8]}};

assign tmp_4_fu_1677_p1 = grp_fu_3533_p3;

assign tmp_4_fu_1677_p4 = {{tmp_4_fu_1677_p1[23:8]}};

assign tmp_50_fu_3134_p1 = grp_fu_3909_p3;

assign tmp_50_fu_3134_p4 = {{tmp_50_fu_3134_p1[23:8]}};

assign tmp_51_fu_3165_p1 = grp_fu_3917_p3;

assign tmp_51_fu_3165_p4 = {{tmp_51_fu_3165_p1[23:8]}};

assign tmp_52_fu_3196_p1 = grp_fu_3925_p3;

assign tmp_52_fu_3196_p4 = {{tmp_52_fu_3196_p1[23:8]}};

assign tmp_53_fu_3227_p1 = grp_fu_3933_p3;

assign tmp_53_fu_3227_p4 = {{tmp_53_fu_3227_p1[23:8]}};

assign tmp_54_fu_3258_p1 = grp_fu_3941_p3;

assign tmp_54_fu_3258_p4 = {{tmp_54_fu_3258_p1[23:8]}};

assign tmp_55_fu_3289_p1 = grp_fu_3949_p3;

assign tmp_55_fu_3289_p4 = {{tmp_55_fu_3289_p1[23:8]}};

assign tmp_56_fu_3320_p1 = grp_fu_3957_p3;

assign tmp_56_fu_3320_p4 = {{tmp_56_fu_3320_p1[23:8]}};

assign tmp_57_fu_3351_p1 = grp_fu_3965_p3;

assign tmp_57_fu_3351_p4 = {{tmp_57_fu_3351_p1[23:8]}};

assign tmp_58_fu_3382_p1 = grp_fu_3973_p3;

assign tmp_58_fu_3382_p4 = {{tmp_58_fu_3382_p1[23:8]}};

assign tmp_59_fu_3413_p1 = grp_fu_3981_p3;

assign tmp_59_fu_3413_p4 = {{tmp_59_fu_3413_p1[23:8]}};

assign tmp_5_fu_1708_p1 = grp_fu_3541_p3;

assign tmp_5_fu_1708_p4 = {{tmp_5_fu_1708_p1[23:8]}};

assign tmp_60_fu_3444_p1 = grp_fu_3989_p3;

assign tmp_60_fu_3444_p4 = {{tmp_60_fu_3444_p1[23:8]}};

assign tmp_61_fu_3465_p1 = grp_fu_3997_p3;

assign tmp_61_fu_3465_p4 = {{tmp_61_fu_3465_p1[23:8]}};

assign tmp_62_fu_3482_p1 = grp_fu_4005_p3;

assign tmp_62_fu_3482_p4 = {{tmp_62_fu_3482_p1[23:8]}};

assign tmp_6_fu_1739_p1 = grp_fu_3549_p3;

assign tmp_6_fu_1739_p4 = {{tmp_6_fu_1739_p1[23:8]}};

assign tmp_7_fu_1770_p1 = grp_fu_3557_p3;

assign tmp_7_fu_1770_p4 = {{tmp_7_fu_1770_p1[23:8]}};

assign tmp_8_fu_1801_p1 = grp_fu_3565_p3;

assign tmp_8_fu_1801_p4 = {{tmp_8_fu_1801_p1[23:8]}};

assign tmp_9_fu_1832_p1 = grp_fu_3573_p3;

assign tmp_9_fu_1832_p4 = {{tmp_9_fu_1832_p1[23:8]}};

assign tmp_s_fu_1863_p1 = grp_fu_3581_p3;

assign tmp_s_fu_1863_p4 = {{tmp_s_fu_1863_p1[23:8]}};

assign trunc_ln717_s_fu_3499_p1 = grp_fu_4013_p3;

assign zext_ln87_10_fu_1796_p1 = or_ln87_9_fu_1791_p2;

assign zext_ln87_11_fu_1827_p1 = or_ln87_10_fu_1822_p2;

assign zext_ln87_12_fu_1858_p1 = or_ln87_11_fu_1853_p2;

assign zext_ln87_13_fu_1889_p1 = or_ln87_12_fu_1884_p2;

assign zext_ln87_14_fu_1920_p1 = or_ln87_13_fu_1915_p2;

assign zext_ln87_15_fu_1951_p1 = or_ln87_14_fu_1946_p2;

assign zext_ln87_16_fu_1982_p1 = or_ln87_15_fu_1977_p2;

assign zext_ln87_17_fu_2013_p1 = or_ln87_16_fu_2008_p2;

assign zext_ln87_18_fu_2044_p1 = or_ln87_17_fu_2039_p2;

assign zext_ln87_19_fu_2075_p1 = or_ln87_18_fu_2070_p2;

assign zext_ln87_1_fu_1544_p1 = or_ln87_fu_1539_p2;

assign zext_ln87_20_fu_2106_p1 = or_ln87_19_fu_2101_p2;

assign zext_ln87_21_fu_2137_p1 = or_ln87_20_fu_2132_p2;

assign zext_ln87_22_fu_2168_p1 = or_ln87_21_fu_2163_p2;

assign zext_ln87_23_fu_2199_p1 = or_ln87_22_fu_2194_p2;

assign zext_ln87_24_fu_2230_p1 = or_ln87_23_fu_2225_p2;

assign zext_ln87_25_fu_2261_p1 = or_ln87_24_fu_2256_p2;

assign zext_ln87_26_fu_2292_p1 = or_ln87_25_fu_2287_p2;

assign zext_ln87_27_fu_2323_p1 = or_ln87_26_fu_2318_p2;

assign zext_ln87_28_fu_2354_p1 = or_ln87_27_fu_2349_p2;

assign zext_ln87_29_fu_2385_p1 = or_ln87_28_fu_2380_p2;

assign zext_ln87_2_fu_1558_p1 = or_ln87_1_fu_1553_p2;

assign zext_ln87_30_fu_2416_p1 = or_ln87_29_fu_2411_p2;

assign zext_ln87_31_fu_2447_p1 = or_ln87_30_fu_2442_p2;

assign zext_ln87_32_fu_2478_p1 = or_ln87_31_fu_2473_p2;

assign zext_ln87_33_fu_2509_p1 = or_ln87_32_fu_2504_p2;

assign zext_ln87_34_fu_2540_p1 = or_ln87_33_fu_2535_p2;

assign zext_ln87_35_fu_2571_p1 = or_ln87_34_fu_2566_p2;

assign zext_ln87_36_fu_2602_p1 = or_ln87_35_fu_2597_p2;

assign zext_ln87_37_fu_2633_p1 = or_ln87_36_fu_2628_p2;

assign zext_ln87_38_fu_2664_p1 = or_ln87_37_fu_2659_p2;

assign zext_ln87_39_fu_2695_p1 = or_ln87_38_fu_2690_p2;

assign zext_ln87_3_fu_1579_p1 = or_ln87_2_fu_1574_p2;

assign zext_ln87_40_fu_2726_p1 = or_ln87_39_fu_2721_p2;

assign zext_ln87_41_fu_2757_p1 = or_ln87_40_fu_2752_p2;

assign zext_ln87_42_fu_2788_p1 = or_ln87_41_fu_2783_p2;

assign zext_ln87_43_fu_2819_p1 = or_ln87_42_fu_2814_p2;

assign zext_ln87_44_fu_2850_p1 = or_ln87_43_fu_2845_p2;

assign zext_ln87_45_fu_2881_p1 = or_ln87_44_fu_2876_p2;

assign zext_ln87_46_fu_2912_p1 = or_ln87_45_fu_2907_p2;

assign zext_ln87_47_fu_2943_p1 = or_ln87_46_fu_2938_p2;

assign zext_ln87_48_fu_2974_p1 = or_ln87_47_fu_2969_p2;

assign zext_ln87_49_fu_3005_p1 = or_ln87_48_fu_3000_p2;

assign zext_ln87_4_fu_1610_p1 = or_ln87_3_fu_1605_p2;

assign zext_ln87_50_fu_3036_p1 = or_ln87_49_fu_3031_p2;

assign zext_ln87_51_fu_3067_p1 = or_ln87_50_fu_3062_p2;

assign zext_ln87_52_fu_3098_p1 = or_ln87_51_fu_3093_p2;

assign zext_ln87_53_fu_3129_p1 = or_ln87_52_fu_3124_p2;

assign zext_ln87_54_fu_3160_p1 = or_ln87_53_fu_3155_p2;

assign zext_ln87_55_fu_3191_p1 = or_ln87_54_fu_3186_p2;

assign zext_ln87_56_fu_3222_p1 = or_ln87_55_fu_3217_p2;

assign zext_ln87_57_fu_3253_p1 = or_ln87_56_fu_3248_p2;

assign zext_ln87_58_fu_3284_p1 = or_ln87_57_fu_3279_p2;

assign zext_ln87_59_fu_3315_p1 = or_ln87_58_fu_3310_p2;

assign zext_ln87_5_fu_1641_p1 = or_ln87_4_fu_1636_p2;

assign zext_ln87_60_fu_3346_p1 = or_ln87_59_fu_3341_p2;

assign zext_ln87_61_fu_3377_p1 = or_ln87_60_fu_3372_p2;

assign zext_ln87_62_fu_3408_p1 = or_ln87_61_fu_3403_p2;

assign zext_ln87_63_fu_3439_p1 = or_ln87_62_fu_3434_p2;

assign zext_ln87_6_fu_1672_p1 = or_ln87_5_fu_1667_p2;

assign zext_ln87_7_fu_1703_p1 = or_ln87_6_fu_1698_p2;

assign zext_ln87_8_fu_1734_p1 = or_ln87_7_fu_1729_p2;

assign zext_ln87_9_fu_1765_p1 = or_ln87_8_fu_1760_p2;

assign zext_ln87_fu_1525_p1 = mul_i_fu_1517_p3;

always @ (posedge ap_clk) begin
    mul_i_reg_4352[5:0] <= 6'b000000;
end

endmodule //nnlayer_nnlayer_Pipeline_VITIS_LOOP_83_1
