# Summary of Intel Floating Point Instructions

SSE Streaming SIMD extensions   16 128bit registers
xmm0 .. xmm15
SIMD: Single Instruction Multiple Data

AVX ? 256 bit?

Intel 4th generation, 10 years ago?
AVX2 256 bit  ymm0 .. ymm15
xmm0 is the low half of ymm0, etc.


AVX512
zmm0 .. zmm31  each one is 512 bits


