<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: RegAllocBase.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_9d1c68ef0dc704dcdd9f5558cbff727e.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegAllocBase.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegAllocBase_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RegAllocBase.cpp - Register Allocator Base Class ------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the RegAllocBase class which provides common functionality</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// for LiveIntervalUnion-based register allocators.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegAllocBase_8h.html">RegAllocBase.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Spiller_8h.html">Spiller.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervalAnalysis_8h.html">llvm/CodeGen/LiveIntervalAnalysis.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRangeEdit_8h.html">llvm/CodeGen/LiveRangeEdit.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRegMatrix_8h.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="SparseBitVector_8h.html">llvm/ADT/SparseBitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Timer_8h.html">llvm/Support/Timer.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="RegAllocBase_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   36</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<a class="code" href="RegAllocBase_8cpp.html#adb153350e88f5eeadbf2011e8e9fe781">STATISTIC</a>(NumNewQueued    , <span class="stringliteral">&quot;Number of new live ranges queued&quot;</span>);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// Temporary verification option until we can put verification inside</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// MachineVerifier.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool, true&gt;</a></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<a class="code" href="RegAllocBase_8cpp.html#a8505aeaa427585e1c7d5bcde144ee99b">VerifyRegAlloc</a>(<span class="stringliteral">&quot;verify-regalloc&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">cl::location</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">RegAllocBase::VerifyEnabled</a>),</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;               <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Verify during register allocation&quot;</span>));</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">RegAllocBase::TimerGroupName</a>[] = <span class="stringliteral">&quot;Register Allocation&quot;</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">RegAllocBase::VerifyEnabled</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//                         RegAllocBase Implementation</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keywordtype">void</span> RegAllocBase::anchor() {}</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">   56</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">RegAllocBase::init</a>(<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;vrm,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;lis,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                        <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> &amp;mat) {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a> = &amp;vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">getTargetRegInfo</a>();</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a> = &amp;vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">getRegInfo</a>();</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a> = &amp;vrm;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a> = &amp;lis;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a> = &amp;mat;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a>(vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">getMachineFunction</a>());</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>.<a class="code" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a>(vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">getMachineFunction</a>());</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// Visit all the live registers. If they are already assigned to a physical</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// register, unify them with the corresponding LiveIntervalUnion, otherwise push</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// them on the priority queue for later assignment.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keywordtype">void</span> RegAllocBase::seedLiveRegs() {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>(<span class="stringliteral">&quot;Seed Live Regs&quot;</span>, <a class="code" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">TimerGroupName</a>, <a class="code" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>(); i != e; ++i) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(i);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a>(Reg))</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">enqueue</a>(&amp;<a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">getInterval</a>(Reg));</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Top-level driver to manage the queue of unassigned VirtRegs and call the</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// selectOrSplit implementation.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">   83</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">RegAllocBase::allocatePhysRegs</a>() {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  seedLiveRegs();</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Continue assigning vregs one at a time to available physical registers.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *VirtReg = <a class="code" href="classllvm_1_1RegAllocBase.html#a6ae7669e3cbff6709e9f06a7d34b0fc9">dequeue</a>()) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">hasPhys</a>(VirtReg-&gt;reg) &amp;&amp; <span class="stringliteral">&quot;Register already assigned&quot;</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// Unused registers can appear when the spiller coalesces snippets.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a>(VirtReg-&gt;reg)) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Dropping unused &quot;</span> &lt;&lt; *VirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">aboutToRemoveInterval</a>(*VirtReg);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6050096eb05dbe34cd1ba47c03f5031f">removeInterval</a>(VirtReg-&gt;reg);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">// Invalidate all interference queries, live ranges could have changed.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a>-&gt;<a class="code" href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">invalidateVirtRegs</a>();</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// selectOrSplit requests the allocator to return an available physical</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// register if possible and populate a list of new live intervals that</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// result from splitting.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nselectOrSplit &quot;</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;          &lt;&lt; <a class="code" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a13e59bbad63497b972f1a73e15e536de">getRegClassName</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(VirtReg-&gt;reg))</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;          &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; *VirtReg &lt;&lt; <span class="stringliteral">&quot; w=&quot;</span> &lt;&lt; VirtReg-&gt;weight &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> VirtRegVec;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    VirtRegVec SplitVRegs;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordtype">unsigned</span> AvailablePhysReg = <a class="code" href="classllvm_1_1RegAllocBase.html#a42ac6dd7f126a2769452cb4983bc9f9b">selectOrSplit</a>(*VirtReg, SplitVRegs);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (AvailablePhysReg == ~0u) {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="comment">// selectOrSplit failed to find a register!</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="comment">// Probably caused by an inline asm.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::reg_instr_iterator</a></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">reg_instr_begin</a>(VirtReg-&gt;reg), E = <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a>();</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ) {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *TmpMI = &amp;*(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">if</span> (TmpMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#acd9af7d3f8a155c4356edccbc0522c8e">isInlineAsm</a>()) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;          MI = TmpMI;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      }</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="keywordflow">if</span> (MI)</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4da6a2bf5f76edf5c438ef69aff579c0">emitError</a>(<span class="stringliteral">&quot;inline assembly requires more registers than available&quot;</span>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <a class="code" href="namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">report_fatal_error</a>(<span class="stringliteral">&quot;ran out of registers during register allocation&quot;</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="comment">// Keep going after reporting the error.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">assignVirt2Phys</a>(VirtReg-&gt;reg,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                 <a class="code" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>.<a class="code" href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">getOrder</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(VirtReg-&gt;reg)).front());</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (AvailablePhysReg)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a>-&gt;<a class="code" href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">assign</a>(*VirtReg, AvailablePhysReg);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">for</span> (VirtRegVec::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SplitVRegs.begin(), E = SplitVRegs.end();</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *SplitVirtReg = &amp;<a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">getInterval</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">hasPhys</a>(SplitVirtReg-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) &amp;&amp; <span class="stringliteral">&quot;Register already assigned&quot;</span>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a>(SplitVirtReg-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>)) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;not queueing unused  &quot;</span> &lt;&lt; *SplitVirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <a class="code" href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">aboutToRemoveInterval</a>(*SplitVirtReg);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6050096eb05dbe34cd1ba47c03f5031f">removeInterval</a>(SplitVirtReg-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;queuing new interval: &quot;</span> &lt;&lt; *SplitVirtReg &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(SplitVirtReg-&gt;<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>) &amp;&amp;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;             <span class="stringliteral">&quot;expect split value in virtual register&quot;</span>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">enqueue</a>(SplitVirtReg);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      ++NumNewQueued;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ae3269a8f1c228b0304202e494c2827fe"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(unsigned virtReg) const </div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00092">VirtRegMap.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a4ec9ddf8db4481c798f557e8af82693f"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">llvm::LiveInterval::reg</a></div><div class="ttdeci">const unsigned reg</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00603">LiveInterval.h:603</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a18326c8c16e6690a02e8379e2aa8743f"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a18326c8c16e6690a02e8379e2aa8743f">llvm::VirtRegMap::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00080">VirtRegMap.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a70cd177cd3198c912817a21f373b5651"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00305">TargetRegisterInfo.h:305</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00575">LiveInterval.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a865e0247c5f922b8afaaaec481e4939c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">llvm::RegAllocBase::Matrix</a></div><div class="ttdeci">LiveRegMatrix * Matrix</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00065">RegAllocBase.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00291">TargetRegisterInfo.h:291</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a42ac6dd7f126a2769452cb4983bc9f9b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a42ac6dd7f126a2769452cb4983bc9f9b">llvm::RegAllocBase::selectOrSplit</a></div><div class="ttdeci">virtual unsigned selectOrSplit(LiveInterval &amp;VirtReg, SmallVectorImpl&lt; unsigned &gt; &amp;splitLVRs)=0</div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a11f609e9c532a0a05b99cb7aab9987fe"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a11f609e9c532a0a05b99cb7aab9987fe">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(unsigned virtReg, unsigned physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00105">VirtRegMap.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_ac35fef2aafb20ef4b079d0819394e87d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">llvm::RegAllocBase::allocatePhysRegs</a></div><div class="ttdeci">void allocatePhysRegs()</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00083">RegAllocBase.cpp:83</a></div></div>
<div class="ttc" id="namespacellvm_html_a1f6978055dbb761b380de39070e34bd3"><div class="ttname"><a href="namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(const char *reason, bool gen_crash_diag=true)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8cpp_source.html#l00061">ErrorHandling.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalAnalysis_8h_source.html#l00050">LiveIntervalAnalysis.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00605">MachineRegisterInfo.h:605</a></div></div>
<div class="ttc" id="RegAllocBase_8cpp_html_adb153350e88f5eeadbf2011e8e9fe781"><div class="ttname"><a href="RegAllocBase_8cpp.html#adb153350e88f5eeadbf2011e8e9fe781">STATISTIC</a></div><div class="ttdeci">STATISTIC(NumNewQueued,&quot;Number of new live ranges queued&quot;)</div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00039">LiveRegMatrix.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1NamedRegionTimer_html"><div class="ttname"><a href="structllvm_1_1NamedRegionTimer.html">llvm::NamedRegionTimer</a></div><div class="ttdef"><b>Definition:</b> <a href="Timer_8h_source.html#l00148">Timer.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00569">MachineRegisterInfo.h:569</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad32d5b4fe86449641427a131c27c03f7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">llvm::MachineRegisterInfo::freezeReservedRegs</a></div><div class="ttdeci">void freezeReservedRegs(const MachineFunction &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_a3812bd10f638bd6a46451e9e82bf1ca8"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00093">RegisterClassInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a45911f3aacb9b7ea62d1fa8fc8180039"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">llvm::MachineRegisterInfo::reg_instr_end</a></div><div class="ttdeci">static reg_instr_iterator reg_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00248">MachineRegisterInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00218">MachineRegisterInfo.h:218</a></div></div>
<div class="ttc" id="Timer_8h_html"><div class="ttname"><a href="Timer_8h.html">Timer.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_aec0ad3166f3e212b6712183709410d42"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">llvm::LiveRegMatrix::assign</a></div><div class="ttdeci">void assign(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00099">LiveRegMatrix.cpp:99</a></div></div>
<div class="ttc" id="Mips16ISelLowering_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00350">Mips16ISelLowering.cpp:350</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a13e59bbad63497b972f1a73e15e536de"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a13e59bbad63497b972f1a73e15e536de">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const </div><div class="ttdoc">getRegClassName - Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00593">TargetRegisterInfo.h:593</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00032">VirtRegMap.h:32</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a448841a51094959c1ca24de1ae55435f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">llvm::LiveRegMatrix::invalidateVirtRegs</a></div><div class="ttdeci">void invalidateVirtRegs()</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00079">LiveRegMatrix.h:79</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a96bb57a8041a40ded1ba0ef3b411a615"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">llvm::RegAllocBase::VRM</a></div><div class="ttdeci">VirtRegMap * VRM</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00063">RegAllocBase.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6050096eb05dbe34cd1ba47c03f5031f"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6050096eb05dbe34cd1ba47c03f5031f">llvm::LiveIntervals::removeInterval</a></div><div class="ttdeci">void removeInterval(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalAnalysis_8h_source.html#l00137">LiveIntervalAnalysis.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00289">CommandLine.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a1a9e7ef7e2887e8126454ebedb9e3997"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a1a9e7ef7e2887e8126454ebedb9e3997">llvm::VirtRegMap::getTargetRegInfo</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTargetRegInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00086">VirtRegMap.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa6edbec96fae61bd020d36bcbf5aa1bb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">llvm::MachineRegisterInfo::reg_instr_begin</a></div><div class="ttdeci">reg_instr_iterator reg_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00245">MachineRegisterInfo.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_ac892fad5c3d0080c8cca7557659668d5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">llvm::RegisterClassInfo::runOnMachineFunction</a></div><div class="ttdeci">void runOnMachineFunction(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8cpp_source.html#l00035">RegisterClassInfo.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a2e9547b9bc56b02aad18e54488c8059b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">llvm::RegAllocBase::init</a></div><div class="ttdeci">void init(VirtRegMap &amp;vrm, LiveIntervals &amp;lis, LiveRegMatrix &amp;mat)</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00056">RegAllocBase.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a666d8b67c14d35f657e591cb87984592"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">llvm::RegAllocBase::TimerGroupName</a></div><div class="ttdeci">static const char TimerGroupName[]</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00097">RegAllocBase.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a575345318339b28557a6c8ea57708434"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">llvm::RegAllocBase::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00064">RegAllocBase.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4da6a2bf5f76edf5c438ef69aff579c0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4da6a2bf5f76edf5c438ef69aff579c0">llvm::MachineInstr::emitError</a></div><div class="ttdeci">void emitError(StringRef Msg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01959">MachineInstr.cpp:1959</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aec3ec02bfeff094f224e672b5d5e0a59"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">llvm::RegAllocBase::enqueue</a></div><div class="ttdeci">virtual void enqueue(LiveInterval *LI)=0</div><div class="ttdoc">enqueue - Add VirtReg to the priority queue of unassigned registers. </div></div>
<div class="ttc" id="LiveRangeEdit_8h_html"><div class="ttname"><a href="LiveRangeEdit_8h.html">LiveRangeEdit.h</a></div></div>
<div class="ttc" id="LiveIntervalAnalysis_8h_html"><div class="ttname"><a href="LiveIntervalAnalysis_8h.html">LiveIntervalAnalysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 4 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_acd9af7d3f8a155c4356edccbc0522c8e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#acd9af7d3f8a155c4356edccbc0522c8e">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00764">MachineInstr.h:764</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a70cf6a51b043dc9f8ae683c266d5d9c4"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalAnalysis_8h_source.html#l00107">LiveIntervalAnalysis.h:107</a></div></div>
<div class="ttc" id="LiveRegMatrix_8h_html"><div class="ttname"><a href="LiveRegMatrix_8h.html">LiveRegMatrix.h</a></div></div>
<div class="ttc" id="RegAllocBase_8cpp_html_a8505aeaa427585e1c7d5bcde144ee99b"><div class="ttname"><a href="RegAllocBase_8cpp.html#a8505aeaa427585e1c7d5bcde144ee99b">VerifyRegAlloc</a></div><div class="ttdeci">static cl::opt&lt; bool, true &gt; VerifyRegAlloc(&quot;verify-regalloc&quot;, cl::location(RegAllocBase::VerifyEnabled), cl::desc(&quot;Verify during register allocation&quot;))</div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00113">Debug.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a37f2abf41517c8738a6da902e5578808"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">llvm::RegAllocBase::aboutToRemoveInterval</a></div><div class="ttdeci">virtual void aboutToRemoveInterval(LiveInterval &amp;LI)</div><div class="ttdoc">Method called when the allocator is about to remove a LiveInterval. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00100">RegAllocBase.h:100</a></div></div>
<div class="ttc" id="SparseBitVector_8h_html"><div class="ttname"><a href="SparseBitVector_8h.html">SparseBitVector.h</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01128">CommandLine.h:1128</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_afbeaddcf447db994c372dfff591105ac"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">llvm::RegAllocBase::VerifyEnabled</a></div><div class="ttdeci">static bool VerifyEnabled</div><div class="ttdoc">VerifyEnabled - True when -verify-regalloc is given. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00104">RegAllocBase.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a523cbc58f79fe5e9e95dc87f9cee8a36"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">llvm::RegAllocBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00061">RegAllocBase.h:61</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="Spiller_8h_html"><div class="ttname"><a href="Spiller_8h.html">Spiller.h</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a706fd7830a0d508e891fcc69aab81758"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a706fd7830a0d508e891fcc69aab81758">llvm::VirtRegMap::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00085">VirtRegMap.h:85</a></div></div>
<div class="ttc" id="Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00093">Debug.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aa6330bc662bf646d769c2a0771282eaf"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">llvm::RegAllocBase::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00066">RegAllocBase.h:66</a></div></div>
<div class="ttc" id="RegAllocBase_8h_html"><div class="ttname"><a href="RegAllocBase_8h.html">RegAllocBase.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a44e2fc6ce783a1ca396d473139a0ae76"><div class="ttname"><a href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">llvm::TimePassesIsEnabled</a></div><div class="ttdeci">bool TimePassesIsEnabled</div><div class="ttdoc">This is the storage for the -time-passes option. </div><div class="ttdef"><b>Definition:</b> <a href="IRReader_8cpp_source.html#l00026">IRReader.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aba058f684e1b6704e5b4a09f889ec18c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">llvm::RegAllocBase::MRI</a></div><div class="ttdeci">MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00062">RegAllocBase.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_aed47e4757f3240146f8ad40c2cdbf2d1"><div class="ttname"><a href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">llvm::cl::location</a></div><div class="ttdeci">LocationClass&lt; Ty &gt; location(Ty &amp;L)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00329">CommandLine.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab81d87ea1face18fab38091303d87d2a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00333">MachineRegisterInfo.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a6ae7669e3cbff6709e9f06a7d34b0fc9"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a6ae7669e3cbff6709e9f06a7d34b0fc9">llvm::RegAllocBase::dequeue</a></div><div class="ttdeci">virtual LiveInterval * dequeue()=0</div><div class="ttdoc">dequeue - Return the next unassigned register, or NULL. </div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:53:06 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
