// Seed: 3148544898
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2
);
  assign id_2 = id_1 ? id_1 : 1;
endmodule
