AuthorID,Author,Date,Content,Attachments,Reactions
"596068704471482370","246tnt","2025-11-24T16:13:52.8990000+00:00","So I'm trying to work on the power gates for TT but hitting some DRC errors. In particular `NP.12` I don't understand.","",""
"596068704471482370","246tnt","2025-11-24T16:15:12.8680000+00:00","`NP.12 : Overlap with P-channel poly2 gate extension is forbidden within 0.32um of P-channel gate.`

Which I understand as, ""NPlus can't overlap poly that's used by a pmos if that poly is closer than 0.32um to the actual gate zone""","",""
"596068704471482370","246tnt","2025-11-24T16:16:14.1600000+00:00","But then I get this from the DRC. ( Only `COMP` / `Nplus` / `Poly` shown ). And the `Nplus` doesn't overlat `Poly` _at_ _all_ ...","analog_media/2025-11-24_998x540_scrot-E94DC.png",""
