-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_FIND_MAX_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mean_i : IN STD_LOGIC_VECTOR (15 downto 0);
    mean_q : IN STD_LOGIC_VECTOR (15 downto 0);
    max_abs_val_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    max_abs_val_V_out_ap_vld : OUT STD_LOGIC;
    g_rx_samples_int_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_int_i_V_ce0 : OUT STD_LOGIC;
    g_rx_samples_int_i_V_we0 : OUT STD_LOGIC;
    g_rx_samples_int_i_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_rx_samples_int_i_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_int_i_V_ce1 : OUT STD_LOGIC;
    g_rx_samples_int_i_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    g_rx_samples_int_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_int_q_V_ce0 : OUT STD_LOGIC;
    g_rx_samples_int_q_V_we0 : OUT STD_LOGIC;
    g_rx_samples_int_q_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    g_rx_samples_int_q_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_int_q_V_ce1 : OUT STD_LOGIC;
    g_rx_samples_int_q_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_FIND_MAX_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2004 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln106_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln106_reg_286 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_rx_samples_int_i_V_addr_reg_290 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_int_q_V_addr_reg_296 : STD_LOGIC_VECTOR (13 downto 0);
    signal abs_i_V_fu_185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal abs_i_V_reg_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal abs_q_V_fu_217_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal abs_q_V_reg_308 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln106_fu_138_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal max_abs_val_V_fu_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal max_abs_val_V_3_fu_245_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_2_fu_56 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_fu_132_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal x_V_fu_149_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_V_1_fu_155_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_161_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_99_fu_167_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_134_fu_193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_98_fu_209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_100_fu_199_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1080_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_abs_val_V_1_fu_233_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1080_1_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln106_fu_126_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_2_fu_56 <= add_ln106_fu_132_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_56 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    max_abs_val_V_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    max_abs_val_V_fu_52 <= ap_const_lv16_1;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    max_abs_val_V_fu_52 <= max_abs_val_V_3_fu_245_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                abs_i_V_reg_302 <= abs_i_V_fu_185_p3;
                abs_q_V_reg_308 <= abs_q_V_fu_217_p3;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln106_reg_286 <= icmp_ln106_fu_126_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln106_fu_126_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                g_rx_samples_int_i_V_addr_reg_290 <= zext_ln106_fu_138_p1(14 - 1 downto 0);
                g_rx_samples_int_q_V_addr_reg_296 <= zext_ln106_fu_138_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    abs_i_V_fu_185_p3 <= 
        p_Result_99_fu_167_p4 when (p_Result_s_fu_177_p3(0) = '1') else 
        x_V_fu_149_p2;
    abs_q_V_fu_217_p3 <= 
        p_Result_100_fu_199_p4 when (p_Result_98_fu_209_p3(0) = '1') else 
        x_V_1_fu_155_p2;
    add_ln106_fu_132_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv14_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln106_fu_126_p2)
    begin
        if (((icmp_ln106_fu_126_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_2_fu_56)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_i <= i_2_fu_56;
        end if; 
    end process;

    g_rx_samples_int_i_V_address0 <= g_rx_samples_int_i_V_addr_reg_290;
    g_rx_samples_int_i_V_address1 <= zext_ln106_fu_138_p1(14 - 1 downto 0);

    g_rx_samples_int_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_int_i_V_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_int_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_i_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_int_i_V_ce1 <= ap_const_logic_1;
        else 
            g_rx_samples_int_i_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_int_i_V_d0 <= x_V_fu_149_p2;

    g_rx_samples_int_i_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_int_i_V_we0 <= ap_const_logic_1;
        else 
            g_rx_samples_int_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_int_q_V_address0 <= g_rx_samples_int_q_V_addr_reg_296;
    g_rx_samples_int_q_V_address1 <= zext_ln106_fu_138_p1(14 - 1 downto 0);

    g_rx_samples_int_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_int_q_V_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_int_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_q_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_int_q_V_ce1 <= ap_const_logic_1;
        else 
            g_rx_samples_int_q_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_int_q_V_d0 <= x_V_1_fu_155_p2;

    g_rx_samples_int_q_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_int_q_V_we0 <= ap_const_logic_1;
        else 
            g_rx_samples_int_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln106_fu_126_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv14_2004) else "0";
    icmp_ln1080_1_fu_240_p2 <= "1" when (signed(abs_q_V_reg_308) > signed(max_abs_val_V_1_fu_233_p3)) else "0";
    icmp_ln1080_fu_228_p2 <= "1" when (signed(abs_i_V_reg_302) > signed(max_abs_val_V_fu_52)) else "0";
    max_abs_val_V_1_fu_233_p3 <= 
        abs_i_V_reg_302 when (icmp_ln1080_fu_228_p2(0) = '1') else 
        max_abs_val_V_fu_52;
    max_abs_val_V_3_fu_245_p3 <= 
        abs_q_V_reg_308 when (icmp_ln1080_1_fu_240_p2(0) = '1') else 
        max_abs_val_V_1_fu_233_p3;
    max_abs_val_V_out <= max_abs_val_V_fu_52;

    max_abs_val_V_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln106_reg_286)
    begin
        if (((icmp_ln106_reg_286 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            max_abs_val_V_out_ap_vld <= ap_const_logic_1;
        else 
            max_abs_val_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    
    p_Result_100_fu_199_p4_proc : process(p_Val2_134_fu_193_p2)
    begin
        p_Result_100_fu_199_p4 <= p_Val2_134_fu_193_p2;
        p_Result_100_fu_199_p4(15) <= ap_const_lv1_0(0);
    end process;

    p_Result_98_fu_209_p3 <= x_V_1_fu_155_p2(15 downto 15);
    
    p_Result_99_fu_167_p4_proc : process(p_Val2_s_fu_161_p2)
    begin
        p_Result_99_fu_167_p4 <= p_Val2_s_fu_161_p2;
        p_Result_99_fu_167_p4(15) <= ap_const_lv1_0(0);
    end process;

    p_Result_s_fu_177_p3 <= x_V_fu_149_p2(15 downto 15);
    p_Val2_134_fu_193_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(x_V_1_fu_155_p2));
    p_Val2_s_fu_161_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(x_V_fu_149_p2));
    x_V_1_fu_155_p2 <= std_logic_vector(unsigned(g_rx_samples_int_q_V_q1) - unsigned(mean_q));
    x_V_fu_149_p2 <= std_logic_vector(unsigned(g_rx_samples_int_i_V_q1) - unsigned(mean_i));
    zext_ln106_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
end behav;
