$date
	Sun Sep 24 23:06:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module U_flipflop $end
$var wire 1 " clock $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#1
0"
#2
1"
#3
0"
#4
1"
#5
0"
1$
#6
1"
#7
0"
#8
1"
#9
0"
#10
1"
0$
#11
0"
#12
1"
#13
0"
#14
1"
#15
0"
1#
#16
1!
1"
#17
0"
#18
1"
#19
0"
#20
0!
1"
0#
#21
0"
#22
1"
#23
0"
#24
1"
#25
0"
1#
#26
1!
1"
#27
0"
#28
1"
#29
0"
#30
0!
1"
1$
#31
0"
#32
1"
#33
0"
#34
1"
#35
0"
0$
#36
1!
1"
#37
0"
#38
1"
#39
0"
#40
1"
