Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\altclkctrl.ip --block-symbol-file --output-directory=F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\altclkctrl --family="Arria 10" --part=10AX027H4F34E3SG
: altclkctrl.altclkctrl_0: Targeting device family: Arria 10.
: altclkctrl.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
: altclkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\altclkctrl.ip --synthesis=VERILOG --output-directory=F:\hk\Z8_NEW\sub_out\Z8_boardout_init\src\top\altclkctrl --family="Arria 10" --part=10AX027H4F34E3SG
: altclkctrl.altclkctrl_0: Targeting device family: Arria 10.
: altclkctrl.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer.
: altclkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: altclkctrl: "Transforming system: altclkctrl"
Info: altclkctrl: "Naming system components in system: altclkctrl"
Info: altclkctrl: "Processing generation queue"
Info: altclkctrl: "Generating: altclkctrl"
Info: altclkctrl: "Generating: altclkctrl_altclkctrl_181_4ev4gqi"
Info: altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_181_4ev4gqi.
Info: altclkctrl: Done "altclkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in altclkctrl. No files generated.
Info: Finished: Generate IP Core Documentation
