decimator which has a high over-sampling 
rate into three stages, and then we use the 
algorithmic design to optimize the design 
of the first stage decimation filter. 
Secondly, we adopt a single multiplier 
accumulator without RAM structure to 
implement the finite-impulse response 
(FIR) Half-band Filter. 
 
As compared to the most advanced prior art, 
the research target is very innovative and 
challenging. Those high performance 
circuit techniques for biomedical signal 
conditioning will be realized in one year 
to meet the required design specification 
and time schedule. Development results of 
this project shall be very innovative. 
Besides, this project shall be very 
helpful to both the academic research and 
technical progress of microelectronics 
community as well as student training on 
analog/mixed-signal biomedical circuit 
design. 
 
二、 計畫的緣由與目的 
生物系統晶片整合半導體科技、積體電路設計
及生醫數位訊號處理等技術，相信未來將成為
下一世代的明星產業。由於目前這方面研究深
具前瞻性急迫行，因此目前國內外這方面的研
究漸漸蓬勃發展，生物系統晶片勢必成為重要
的技術主流之一。 
生醫訊號處理的前端電路首先針對輸入端的
生醫電性訊號加以 “signal conditioning”
處理(包括生醫訊號放大及相關濾波)， 接著
透過類比多工器、取樣保持電路，然後送進類
比數位轉換器(ADC)。其中負責類比數位轉換
的ADC及負責生醫訊號放大的儀表放大器是為
重要的電路處理單元。然而國內相關技術發展
起步較晚，因此目前主要產品提供者皆為國外
大廠。由於生物科技是為國家發展的雙星產業
之一，因此相關技術發展非常的重要。 
隨著製程技術的進步，今日使用 0.18um 到
65nm製程的工作電壓約 1.8V~1V。隨著電壓降
低，相當有利於數位電路節省功率消耗，但對
於類比電路設計則造成甚大的挑戰。所以本計
畫將深入研究生醫訊號處理應用的類比處理
關鍵技術。 
本計畫第一年完成了 1.8V 18bit sigma-delta 
modulator，而第二年完成 1.8V 高 CMRR生醫
儀表放大器。由於第一年完成的 1.8V 18bit 
sigma-delta modulator，在應用上必須再加
上數位濾波器(decimation filter)，才能產
生對應的 18 位元輸出，因此在本年度來完成
此研究目標。 
 
三、 研究方法及成果 
由文獻探討可以得知，要實現針對生醫訊號應
用的低功率、高解析數位降頻濾波器應採用擁
有高設計彈性的多級 FIR濾波器電路架構，來
做設計，並且選用 CIC濾波器和 Half Band濾
波器來實現各級濾波器，其電路架構的優點如
下表所列: 
CIC 濾波器優點 Half Band濾波
器優點 
1) 電路實現無需使用到乘
法器 
2) 無須記憶體來儲存濾波
器係數 
3) CIC濾波器的電路架構
規律，由 comb、
Integrator兩個基本
電路結構組合而成 
1)係數只有一般
FIR濾波器的
一半，大量減
少電路內部的
運算量和記憶
體的使用 
4)容易實現內部的時序控
制 
2)減輕有限長度
字元效應 
率，使得原本操作在高取樣速率的數位濾波器
再去提昇它的工作頻率，除了增加記憶體(RAM)
面積和提高工作頻率而使得改善空間有限的
限制外，這樣的架構並不適合使用在降頻取樣
應用的數位濾波器設計。 
在此，本研究使用單一乘法器數位濾波器架
構，此架構只需要使用到兩組多工器、一個乘
加器(Multiplier Accumulator  Unit, MAU)
即可實現，且不需要使用到 RAM來提供數位濾
波器來做運算。在使用硬體描述語言來實現
時，透過有號位元伸展(Sign Bit Extension)
的技巧，便可達成二補數的運算，非常適合運
用在二補數運算的電路系統中。其電路如下圖
所示: 
      
1-Z 1-Z 1-Z1-Z
1-Mb
1M
2M
)(nY
)(nX
)1( -nX )2( -nX )1( +- MnX)2( +- MnX)3( -nX   
 
圖 4 單一乘法器 FIR數位濾波器 
 
模擬結果 
Simulink實現 CIC數位濾波器 
前三級的CIC濾波器設計都是採取四階四倍降
頻的架構，其頻率響應與極零點圖如下所示: 
   
 
圖 5  四階四倍降頻 CIC濾波器頻率響應圖、
零點響應 
 
Simulink實現 Half Band數位濾波器 
為了使電路實現更加的方便，本計畫的三級
Half Band濾波器採用了完全相同係數與階數
的設計，其頻率響應與極零點圖如下所示: 
 
圖 6 Half Band濾波器頻率響應圖、零點響應 
 
Simulink實現 CIC補償數位濾波器 
利用 Simulink的 FDAtool來設計一低通濾波
器，且能補償 CIC濾波器在通帶的衰減，使得
整體的頻率響應有平坦的通帶(Pass Band)和
很陡的轉換帶(Transition Band)。 
-2 -1 0 1 2 3
-1.5
-1
-0.5
0
0.5
1
1.5
14
Real Part
Im
ag
in
ar
y 
P
ar
t
Pole/Zero Plot
-1.5 -1 -0.5 0 0.5 1 1.5
-1
-0.5
0
0.5
1
 
 
15
Real Part
Im
ag
in
ar
y 
P
ar
t
Pole/Zero Plot
Filter #1: Quantized Zero
Filter #1: Reference Zero
Filter #1: Quantized Pole
Filter #1: Reference Pole
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
-15
-10
-5
0
5
Normalized Frequency (´p rad/sample)
M
ag
ni
tu
de
 (d
B)
Magnitude Response (dB)
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
-60.6351
-47.8284
-35.0217
-22.215
-9.4084
3.3983
Normalized Frequency ( p´ rad/sample)
M
ag
ni
tu
de
 (d
B)
Magnitude Response (dB)
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
-5
0
5
10
15
20
25
Normalized Frequency (´p rad/sample)
M
ag
ni
tu
de
 (d
B)
Magnitude Response (dB)
 
 
Filter #1: Quantized
Filter #1: Reference
 圖 12第一級 CIC濾波器輸出、第三級 CIC濾
波器輸出 
     
圖 13  數位降頻濾波器輸出 
 
測試晶片佈局及特性結果 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
四、 結果討論與計畫自評 
生醫科技越來越進步，其中在生醫檢測系統的
應用上，資料轉換器扮演著重要的角色，負責
提供後端的微處理機輸入源。對於資料轉換器
的解析度而言，越高的解析度，越能提供完整
輸入信號，有助於醫療診斷。 
 
本計畫的研究目標為設計一個生醫應用高解
析和差調變類比數位轉換器中，低功率消耗、
小面積的降頻數位濾波器。採用兩個方法來最
佳化濾波器的設計，(一)將一般高倍降頻的
國際學術會議報告 
 99 年 11 月 25日 
報告人姓名 周煌程 
服務機構 
及職稱 
長庚大學電子工程學系 
副教授 
會議期間 
會議地點 
2010/11/16~2010/11/18 
中國 成都 
本會核定 
補助文號 
NSC99-2628-E-182-052- 
會議名稱 (中文) 2010 IEEE計算機與電機工程國際會議 
(英文) 2010 IEEE International Conference on  
Computer and Electrical Engineering 
發表論文題目 
 
(中文) 生醫應用的高解析和差調變器之低功率數位濾波器 
設計 
(英文) Low Power Decimation Filter Design of A High  
Resolution Biomedical Sigma-Delta Modulator 
 
一、參加會議經過 
個人自 11月 16日至 11月 18日赴中國成都參加「2010 IEEE計算機與電機工程國
際 會 議 」 (2010 IEEE International Conference on Computer and 
Electrical Engineering)。該項會議主要針對計算機及大電機領域的電路、
系統及演算法等主題的最新發展技術及應用，凝聚各地學者專家進行討論交流。
今年會議是為第三屆，選定在中國成都市舉行，由國際電腦科學及資訊科技協會
(International association of computer science and information technology, 
IACSIT)及 IEEE 主辦，並由電子科技大學、四川大學、西南交通大學及四川省電
子學會等單位贊助協辦。 
 
大會開幕後，在議程中首先安排 4場邀請演講，由於主題相當引人注意，因此個
人全程進行聆聽，邀請演講者為 IET Fellow Prof. Jeng-Shyang Pan (臺灣學
者)、IEEE Fellow Prof. Wang Jun (香港中文大學)及 IEEE Fellow Prof. 
Chin-Chen Chang (臺灣學者)，以及中國 Prof. Yan Zhu (西南交大)。 在專題
演講後，所有與會者在電子科技大學校園內進行團體大合照。而午餐後，接下來
便進行論文的宣讀與討論。 
 
本會議今年投稿論文，經評審後收錄約 600篇。論文討論的主題廣泛，由於議程
內容非常豐富，因此個人選擇議程中較感興趣的主題，穿梭會場進行聆聽學者專
家研究成果。 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Low Power Decimation Filter Design of A High Resolution 
Biomedical Sigma-Delta Modulator 
Hwang-Cherng Chow and Jhih-Syuan Chen 
Bio-Sensor Group and Graduate Institute of Electronics Engineering  
Chang Gung University 
259 Wen-Hwa 1st Road, Kwei-Shan, Tao-Yuan 333, Taiwan, Republic of China 
hcchow@mail.cgu.edu.tw 
 
 
Abstract-- The purpose of this paper is to implement a 
decimator which will have both low power consumption 
and small area for biomedical applications. In this study, 
we use two methods to optimize the design of decimator. 
First, we partition the general decimator which has a 
high over-sampling rate into three stages, and then we 
use the algorithmic design to optimize the first stage 
decimation filter. Secondly, we adopt a single multiplier 
structure to implement the finite-impulse response (FIR) 
Half-band Filter. The frequency of input signal is 200 
KHz. The decimator has been implemented in TSMC 
0.18um CMOS technology. It achieves 15bits effective 
number of bits (ENOB)、512 times down sampling rate 
and 4.8mW power consumption. 
Keywords—decimator; half-band filter; low power; high 
resolution; biomedical applications 
I. INTODUCTION 
Decimation filters have wide applications in both the 
analog to digital system for data rate conversion as well as 
filtering. One of the most popular applications of the 
decimation filter is the design of sigma-delta analog to 
digital converters (ADC) [1]. The sigma-delta ADC could 
be used in audio applications or biomedical applications. 
 
As is know to all, in a biomedical signal detecting 
system, ADC servers as an important role to translate 
biomedical signal from analog to digital for back-end 
microprocessor to analyze and process. Due to the design 
requirement of portable and implanted purposes, the 
characteristic of low power consumption design become a 
vital specification for biomedical chip design. In addition, 
most biomedical signals are quite small. If the resolution 
of ADC is not enough, we can not tell the difference of 
these biomedical signals, which might affect the doctor’s 
diagnosis. 
 
In this paper, a decimator design which is low power 
consumption and small area suitable for biomedical 
applications is addressed in detail. This paper is organized 
as follows. Section II describes the system design of the 
decimator. Section III introduces the details of the circuit 
design. Section IV shows the simulation results and 
comparison. Finally, brief conclusions are given in Section 
V. 
II. SYSTEM DESIGN 
There are many approaches in the decimator 
implementation such as the architecture of cascade CIC-FIR 
(Finite Impulse Response) and the architecture of cascade 
CIC filter and multiple stages half band filter [1]. Fig. 1 
shows the optional structures of our design. To consider the 
number of filter taps, we can’t use the architecture I or 
architecture II to implement this decimator [2].  
 
Owing to the following advantages of CIC filter: 1) no 
multiplier are required; 2) no storage is required for filter 
coefficients; 3) intermediate storage is reduced by 
integrating at the high sampling rate and differentiating at 
the low sampling rate, compared to the equivalent 
implementation using cascade uniform FIR filters; 4) the 
structure of CIC filters is very regular; 5) little external 
control or complicated local timing is required. We use 
architecture III and partition the general decimator which 
has a high over sampling rate into three stages, then we use 
the algorithmic design to optimize the first stage decimation 
filter. In addition, we use the half band filter to replace a 
general FIR filter for significantly reduced number of 
computations, reduced memory requirement and reduced 
finite-word-length effects [3].  
 
 
 
Figure 1 Three architectures to implement 512 times down 
2010 3rd International Conference on Computer and Electrical Engineering (ICCEE 2010)
V5-85C 978-1-4244-7224-6  /10/$26.00      2010 IEEE
 
Figure 4 Implementation of the whole CIC filter 
 
These advantages of the adopted design in power 
consumption reduction can be proved by table 2 and table 
3, in which table 2 lists the required hardware resource of 
this work’s CIC filter and table 3 shows the required 
hardware resource of a conventional CIC filter. 
 
Table 2 Resource of this work’s CIC filter 
 Adder Memory Logic gate 
Step1 0 22 0 
Step2 2 20 3 
Step3 2 15 0 
Step4 1 9 0 
Total 5 66 3 
 
Table 3 Resource of conventional CIC filter 
 Adder Memory 
Step1 7 42 
Step2 4 28 
Step3 2 16 
Step4 1 9 
Total 14 97 
 
 
 
 
 
 
 
B. Half-Band Filter 
 
The architecture of the conventional direct-form FIR 
filter is implemented by numerous multipliers and adders, 
which waste a great deal of chip area. This paper uses a 
new structure for the single multiplier FIR filter which 
requires only two multiplexers, a multiplier, and an 
accumulator to accomplish all computations [5, 6]. In 
addition, no RAM is required in this structure [5], as 
shown in Fig. 5. In this paper, all the half band filters and 
CIC compensation filter use this structure to implement 
the filter coefficients. 
 
1−Z 1−Z 1−Z1−Z
1−Mb
1M
2M
)(nY
)(nX
)1( −nX )2( −nX )1( +− MnX)2( +− MnX)3( −nX
 
 Figure 5 Single multiplier FIR filter structure 
 
IV. SIMULATION RESULTS 
The output spectrum of the decimator from MATLAB 
simulations is shown in Fig. 6. We can observe that the 
high frequency noise truly be suppressed after the 
decimator and this decimator can translate 15bits high 
resolution digital signal. Table 4 summarizes the 
performance results of the proposed decimator. 
 
Finally, we implement the layout of this decimator which 
shows in Fig. 7. The whole chip area including I/O pads is 
2331.1349.1 mm× . 
2010 3rd International Conference on Computer and Electrical Engineering (ICCEE 2010)
V5-87
Half-band Filter. The single-multiplier structure is helpful 
for reducing a great deal of chip area and power dissipation. 
This work have been synthesized and implemented in 
TSMC 0.18um technology. Simulation results achieve 
15bits effective number of bits and 4.8mW power 
consumption. 
ACKNOWLEDGEMENTS 
This work was supported by the National Science Council 
of Taiwan, the Republic of China under research contracts 
NSC99-2628-E-182-052 and NSC98-2220-E-182-001. The 
software support from the Chip Implementation Center is 
also acknowledged. 
REFERENCES 
[1] E. B.Hogenauer, “An Economical Class of Digital Filters for 
Decimation and Interpolation”, Speech and Signal Processing, 
IEEE Transactions on Vol. 29, pp. 155-162, Apr 1981. 
[2]R. Schreier and G. C. Temes, “Understanding Delta-sigma Data 
Converters”, WILEY INTERSCIENCE, 1997. 
[3] S. Park, ”Multistage Decimation Filter Design Technique for 
High-Resolution Sigma-Delta A/D Converters ” IEEE 
Transactions on Instrumentation and Measurement, Vol. 
41,pp. 868-873, Dec 1992. 
[4] P. C. Maulik, M. S. Chadha, W. L. Lee, and Philip J. 
Crawley, ”A 16-Bit 250-kHz Delta–Sigma Modulator and 
Decimation Filter” Solid-State Circuits, IEEE Journal of Vol. 
35, pp. 458 – 467, April 2000. 
[5] S.Y. Lee and C. J. Cheng, ”A low-voltage and low-power 
adaptive switched-current sigma-delta ADC for bio-acquisition   
Microsystems” Circuits and Systems I: Regular Papers, Vol. 
53, pp. 2628 – 2636, Dec. 2006. 
[6] M. Brambilla and V. Liberali, “Efficient implementation of 
multiplier-free decimation filter for sigma-delta A/D 
conversion”, IEEE ISCAS, pp. 145-148, Sep. 1998. 
 
 
2010 3rd International Conference on Computer and Electrical Engineering (ICCEE 2010)
V5-89
99 年度專題研究計畫研究成果彙整表 
計畫主持人：周煌程 計畫編號：99-2628-E-182-052- 
計畫名稱：生醫應用的類比介面電路設計之研製(III) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 1 100% 技術報告 
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 1 1 100%  碩士論文 
申請中件數 0 0 100%  專利 已獲得件數 2 1 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 3 100% 包括一位五年一貫碩士生 
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
