# This is a Makefile that compiles and links multiple source code files and creates an executable file

# Define variable for compiler 
CC = gcc 

# Define variable for compiler options 
CFLAGS = -Wall -g 

# Define variable for source files 
SRC = main.c func1.c func2.c 

# Define variable for object files 
OBJ = main.o func1.o func2.o 

# Define variable for executable file 
EXECUTABLE = prog 

# Default target 
all: $(EXECUTABLE) 

# Compiles source files into object files 
%.o: %.c 
	$(CC) $(CFLAGS) -c $< -o $@ 

# Links object files into executable file 
$(EXECUTABLE): $(OBJ) 
	$(CC) $(OBJ) -o $@ 

# Phony target to clean up generated files 
.PHONY: clean 
clean: 
	rm -f *.o $(EXECUTABLE)