Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 26 15:41:55 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file matrixAccTopDevice_control_sets_placed.rpt
| Design       : matrixAccTopDevice
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              99 |           17 |
| Yes          | Yes                   | No                     |             128 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------+------------------+------------------+----------------+
|       Clock Signal      |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG          |                                           |                  |                3 |              3 |
|  Clk_IBUF_BUFG          | controller/RDloopcnt                      | Rst_IBUF         |                1 |              3 |
|  Clk_IBUF_BUFG          | controller/MULTIPLIER_INPUT[15]_i_1_n_0   | Rst_IBUF         |                4 |             16 |
|  Clk_IBUF_BUFG          | controller/MULTIPLICAND_INPUT[15]_i_1_n_0 | Rst_IBUF         |                4 |             16 |
|  Clk_IBUF_BUFG          | controller/MULTIPLIER_INPUT[47]_i_1_n_0   | Rst_IBUF         |                2 |             16 |
|  Clk_IBUF_BUFG          | controller/MULTIPLICAND_INPUT[31]_i_1_n_0 | Rst_IBUF         |                2 |             16 |
|  Clk_IBUF_BUFG          | controller/MULTIPLICAND_INPUT[47]_i_1_n_0 | Rst_IBUF         |                2 |             16 |
|  Clk_IBUF_BUFG          | controller/MULTIPLIER_INPUT[31]_i_1_n_0   | Rst_IBUF         |                2 |             16 |
|  Clk_IBUF_BUFG          |                                           | Rst_IBUF         |                9 |             19 |
|  wr_clk_IBUF_BUFG       | inputBuffer/mem_reg_0_63_0_2_i_1_n_0      |                  |                6 |             24 |
|  controller/FIFO_RD_CLK |                                           | Rst_IBUF         |                9 |             28 |
|  wr_clk_IBUF_BUFG       |                                           | Rst_IBUF         |                7 |             28 |
|  Clk_IBUF_BUFG          | matrixAccel/genblk3[2].inputMulti/ready   | Rst_IBUF         |                8 |             32 |
|  Clk_IBUF_BUFG          | matrixAccel/genblk3[1].inputMulti/ready   | Rst_IBUF         |                8 |             32 |
|  Clk_IBUF_BUFG          | matrixAccel/genblk3[0].inputMulti/ready   | Rst_IBUF         |                8 |             32 |
|  Clk_IBUF_BUFG          | controller/Add                            | Rst_IBUF         |                8 |             32 |
+-------------------------+-------------------------------------------+------------------+------------------+----------------+


