Restore Archived Project report for ECE385_lab8
Thu Oct 25 15:07:15 2018
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Thu Oct 25 15:07:15 2018 ;
; Revision Name                   ; ECE385_lab8                           ;
; Top-level Entity Name           ; lab8                                  ;
; Family                          ; Cyclone IV E                          ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Users/vranica2/Desktop/Lab8/Lab8/ECE385_lab8_tmp_archive.qar' into the 'I:/ECE 385 Codes/Lab8/jlee760_vranica2' directory
Info: Generated report 'ECE385_lab8.restore.rpt'


+-----------------------------------------------------------------------------------------------+
; Files Restored                                                                                ;
+-----------------------------------------------------------------------------------------------+
; File Name                                                                                     ;
+-----------------------------------------------------------------------------------------------+
; qar_info.json                                                                                 ;
; Color_Mapper.sv                                                                               ;
; ECE385_lab7.qsf                                                                               ;
; ECE385_lab8.qpf                                                                               ;
; ECE385_lab8.qsf                                                                               ;
; HexDriver.sv                                                                                  ;
; VGA_controller.sv                                                                             ;
; ball.sv                                                                                       ;
; hpi_io_intf.sv                                                                                ;
; lab7.sv                                                                                       ;
; lab7_soc/synthesis/Chain7.cdf                                                                 ;
; lab7_soc/synthesis/lab7_soc.qip                                                               ;
; lab7_soc/synthesis/lab7_soc.v                                                                 ;
; lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ;
; lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ;
; lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ;
; lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ;
; lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ;
; lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ;
; lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ;
; lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ;
; lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ;
; lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ;
; lab7_soc/synthesis/submodules/altera_reset_controller.sdc                                     ;
; lab7_soc/synthesis/submodules/altera_reset_controller.v                                       ;
; lab7_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ;
; lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv                                          ;
; lab7_soc/synthesis/submodules/lab7_soc_led.v                                                  ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v                                    ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v                  ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv                         ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv                           ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv                            ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv                        ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv                         ;
; lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv                           ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0.sdc                                       ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0.v                                         ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk.v                ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_jtag_debug_module_tck.v                   ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper.v               ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_oci_test_bench.v                          ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_ociram_default_contents.mif               ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_rf_ram_a.mif                              ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_rf_ram_b.mif                              ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_qsys_0_test_bench.v                              ;
; lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.hex                                   ;
; lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v                                     ;
; lab7_soc/synthesis/submodules/lab7_soc_sdram.v                                                ;
; lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v                                            ;
; lab7_soc/synthesis/submodules/lab7_soc_sys_accum.v                                            ;
; lab7_soc/synthesis/submodules/lab7_soc_sys_switch.v                                           ;
; lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v                                         ;
; lab8.sdc                                                                                      ;
; lab8.sv                                                                                       ;
; lab8_soc.qsys                                                                                 ;
; lab8_soc.sopcinfo                                                                             ;
; lab8_soc/lab8_soc.cmp                                                                         ;
; lab8_soc/synthesis/lab8_soc.debuginfo                                                         ;
; lab8_soc/synthesis/lab8_soc.qip                                                               ;
; lab8_soc/synthesis/lab8_soc.regmap                                                            ;
; lab8_soc/synthesis/lab8_soc.v                                                                 ;
; lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ;
; lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ;
; lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ;
; lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v                                ;
; lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ;
; lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ;
; lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ;
; lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ;
; lab8_soc/synthesis/submodules/altera_reset_controller.sdc                                     ;
; lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ;
; lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ;
; lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ;
; lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ;
; lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0.sdc                                       ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0.v                                         ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_jtag_debug_module_sysclk.v                ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_jtag_debug_module_tck.v                   ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_jtag_debug_module_wrapper.v               ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_oci_test_bench.v                          ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_ociram_default_contents.mif               ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_rf_ram_a.mif                              ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_rf_ram_b.mif                              ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_qsys_0_test_bench.v                              ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ;
; lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ;
; vga_clk.ppf                                                                                   ;
; vga_clk.qip                                                                                   ;
; vga_clk.v                                                                                     ;
; assignment_defaults.qdf                                                                       ;
+-----------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


