# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
# File: C:/altera/projects/sar18/sarpins.csv
# Generated on: Thu Dec 13 23:59:03 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Weak Pull-Up Resistor
adcout[9],Output,PIN_Y13,7,B7_N1,,,,
adcout[8],Output,PIN_AA14,7,B7_N1,,,,
adcout[7],Output,PIN_AC21,7,B7_N0,,,,
adcout[6],Output,PIN_AD21,7,B7_N0,,,,
adcout[5],Output,PIN_AD23,7,B7_N0,,,,
adcout[4],Output,PIN_AD22,7,B7_N0,,,,
adcout[3],Output,PIN_AC22,7,B7_N0,,,,
adcout[2],Output,PIN_AB21,7,B7_N0,,,,
adcout[1],Output,PIN_AF23,7,B7_N0,,,,
adcout[0],Output,PIN_AE23,7,B7_N0,,,,
bluein[4],Input,PIN_A13,4,B4_N1,,,,
bluein[3],Input,PIN_B13,4,B4_N1,,,,
bluein[2],Input,PIN_C13,3,B3_N0,,,,
bluein[1],Input,PIN_AC13,8,B8_N0,,,,
bluein[0],Input,PIN_AD13,8,B8_N0,,,,
clkdivisor[7],Input,PIN_V2,1,B1_N0,,,,
clkdivisor[6],Input,PIN_V1,1,B1_N0,,,,
clkdivisor[5],Input,PIN_U4,1,B1_N0,,,,
clkdivisor[4],Input,PIN_U3,1,B1_N0,,,,
clkdivisor[3],Input,PIN_T7,1,B1_N0,,,,
clkdivisor[2],Input,PIN_P2,1,B1_N0,,,,
clkdivisor[1],Input,PIN_P1,1,B1_N0,,,,
clkdivisor[0],Input,PIN_N1,2,B2_N1,,,,
clock,Input,PIN_N2,2,B2_N1,,,,
comp,Input,PIN_K26,5,B5_N1,,,,
dacblank,Output,PIN_D6,3,B3_N1,,,,
dacblue[9],Output,PIN_B12,3,B3_N0,,,,
dacblue[8],Output,PIN_C12,3,B3_N0,,,,
dacblue[7],Output,PIN_B11,3,B3_N0,,,,
dacblue[6],Output,PIN_C11,3,B3_N0,,,,
dacblue[5],Output,PIN_J11,3,B3_N0,,,,
dacblue[4],Output,PIN_J10,3,B3_N0,,,,
dacblue[3],Output,PIN_G12,3,B3_N0,,,,
dacblue[2],Output,PIN_F12,3,B3_N0,,,,
dacblue[1],Output,PIN_J14,3,B3_N0,,,,
dacblue[0],Output,PIN_J13,3,B3_N0,,,,
dacclk,Output,PIN_B8,3,B3_N0,,,,
dacgreen[9],Output,PIN_D12,3,B3_N0,,,,
dacgreen[8],Output,PIN_E12,3,B3_N0,,,,
dacgreen[7],Output,PIN_D11,3,B3_N0,,,,
dacgreen[6],Output,PIN_G11,3,B3_N0,,,,
dacgreen[5],Output,PIN_A10,3,B3_N0,,,,
dacgreen[4],Output,PIN_B10,3,B3_N0,,,,
dacgreen[3],Output,PIN_D10,3,B3_N0,,,,
dacgreen[2],Output,PIN_C10,3,B3_N0,,,,
dacgreen[1],Output,PIN_A9,3,B3_N0,,,,
dacgreen[0],Output,PIN_B9,3,B3_N0,,,,
dacout[9],Output,PIN_E10,3,B3_N0,,,,
dacout[8],Output,PIN_F11,3,B3_N0,,,,
dacout[7],Output,PIN_H12,3,B3_N0,,,,
dacout[6],Output,PIN_H11,3,B3_N0,,,,
dacout[5],Output,PIN_A8,3,B3_N0,,,,
dacout[4],Output,PIN_C9,3,B3_N1,,,,
dacout[3],Output,PIN_D9,3,B3_N1,,,,
dacout[2],Output,PIN_G10,3,B3_N1,,,,
dacout[1],Output,PIN_F10,3,B3_N1,,,,
dacout[0],Output,PIN_C8,3,B3_N1,,,,
dacsync,Output,PIN_B7,3,B3_N1,,,,
done,Output,PIN_M23,5,B5_N1,,,,
nbit[3],Input,PIN_AE14,7,B7_N1,,,,
nbit[2],Input,PIN_P25,6,B6_N0,,,,
nbit[1],Input,PIN_N26,5,B5_N1,,,,
nbit[0],Input,PIN_N25,5,B5_N1,,,,
resetn,Input,PIN_W26,6,B6_N1,,,,
run,Input,PIN_AF14,7,B7_N1,,,,
sarclock,Output,PIN_AE22,7,B7_N0,,,,
