ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"spi.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/spi.c"
  21              		.section	.text.MX_SPI1_Init,"ax",%progbits
  22              		.align	1
  23              		.global	MX_SPI1_Init
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	MX_SPI1_Init:
  29              	.LFB157:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 2


  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
  30              		.loc 1 32 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
  38 0002 85B0     		sub	sp, sp, #20
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
  41              		.loc 1 38 3 view .LVU1
  42              		.loc 1 38 33 is_stmt 0 view .LVU2
  43 0004 0023     		movs	r3, #0
  44 0006 0193     		str	r3, [sp, #4]
  45 0008 0293     		str	r3, [sp, #8]
  46 000a 0393     		str	r3, [sp, #12]
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  41:Core/Src/spi.c **** 
  42:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  43:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  47              		.loc 1 43 3 is_stmt 1 view .LVU3
  48              		.loc 1 43 18 is_stmt 0 view .LVU4
  49 000c 1C48     		ldr	r0, .L7
  50 000e 1D4A     		ldr	r2, .L7+4
  51 0010 0260     		str	r2, [r0]
  44:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  52              		.loc 1 44 3 is_stmt 1 view .LVU5
  53              		.loc 1 44 19 is_stmt 0 view .LVU6
  54 0012 4FF48002 		mov	r2, #4194304
  55 0016 4260     		str	r2, [r0, #4]
  45:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
  56              		.loc 1 45 3 is_stmt 1 view .LVU7
  57              		.loc 1 45 24 is_stmt 0 view .LVU8
  58 0018 4FF40032 		mov	r2, #131072
  59 001c 8260     		str	r2, [r0, #8]
  46:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 23 is_stmt 0 view .LVU10
  62 001e 0722     		movs	r2, #7
  63 0020 C260     		str	r2, [r0, #12]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  64              		.loc 1 47 3 is_stmt 1 view .LVU11
  65              		.loc 1 47 26 is_stmt 0 view .LVU12
  66 0022 0361     		str	r3, [r0, #16]
  48:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 3


  68              		.loc 1 48 23 is_stmt 0 view .LVU14
  69 0024 4361     		str	r3, [r0, #20]
  49:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 18 is_stmt 0 view .LVU16
  72 0026 4FF08061 		mov	r1, #67108864
  73 002a 8161     		str	r1, [r0, #24]
  50:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  74              		.loc 1 50 3 is_stmt 1 view .LVU17
  75              		.loc 1 50 32 is_stmt 0 view .LVU18
  76 002c 4FF08051 		mov	r1, #268435456
  77 0030 C161     		str	r1, [r0, #28]
  51:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  78              		.loc 1 51 3 is_stmt 1 view .LVU19
  79              		.loc 1 51 23 is_stmt 0 view .LVU20
  80 0032 0362     		str	r3, [r0, #32]
  52:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  81              		.loc 1 52 3 is_stmt 1 view .LVU21
  82              		.loc 1 52 21 is_stmt 0 view .LVU22
  83 0034 4362     		str	r3, [r0, #36]
  53:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  84              		.loc 1 53 3 is_stmt 1 view .LVU23
  85              		.loc 1 53 29 is_stmt 0 view .LVU24
  86 0036 8362     		str	r3, [r0, #40]
  54:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 0x7;
  87              		.loc 1 54 3 is_stmt 1 view .LVU25
  88              		.loc 1 54 28 is_stmt 0 view .LVU26
  89 0038 C262     		str	r2, [r0, #44]
  55:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  90              		.loc 1 55 3 is_stmt 1 view .LVU27
  91              		.loc 1 55 23 is_stmt 0 view .LVU28
  92 003a 4FF08042 		mov	r2, #1073741824
  93 003e 4263     		str	r2, [r0, #52]
  56:Core/Src/spi.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  94              		.loc 1 56 3 is_stmt 1 view .LVU29
  95              		.loc 1 56 26 is_stmt 0 view .LVU30
  96 0040 8363     		str	r3, [r0, #56]
  57:Core/Src/spi.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  97              		.loc 1 57 3 is_stmt 1 view .LVU31
  98              		.loc 1 57 28 is_stmt 0 view .LVU32
  99 0042 C363     		str	r3, [r0, #60]
  58:Core/Src/spi.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 100              		.loc 1 58 3 is_stmt 1 view .LVU33
 101              		.loc 1 58 31 is_stmt 0 view .LVU34
 102 0044 8364     		str	r3, [r0, #72]
  59:Core/Src/spi.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 103              		.loc 1 59 3 is_stmt 1 view .LVU35
 104              		.loc 1 59 38 is_stmt 0 view .LVU36
 105 0046 C364     		str	r3, [r0, #76]
  60:Core/Src/spi.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 106              		.loc 1 60 3 is_stmt 1 view .LVU37
 107              		.loc 1 60 37 is_stmt 0 view .LVU38
 108 0048 0365     		str	r3, [r0, #80]
  61:Core/Src/spi.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 109              		.loc 1 61 3 is_stmt 1 view .LVU39
 110              		.loc 1 61 32 is_stmt 0 view .LVU40
 111 004a 4365     		str	r3, [r0, #84]
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 4


  62:Core/Src/spi.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 112              		.loc 1 62 3 is_stmt 1 view .LVU41
 113              		.loc 1 62 21 is_stmt 0 view .LVU42
 114 004c 8365     		str	r3, [r0, #88]
  63:Core/Src/spi.c ****   hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 115              		.loc 1 63 3 is_stmt 1 view .LVU43
 116              		.loc 1 63 36 is_stmt 0 view .LVU44
 117 004e C365     		str	r3, [r0, #92]
  64:Core/Src/spi.c ****   hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 118              		.loc 1 64 3 is_stmt 1 view .LVU45
 119              		.loc 1 64 28 is_stmt 0 view .LVU46
 120 0050 0366     		str	r3, [r0, #96]
  65:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 121              		.loc 1 65 3 is_stmt 1 view .LVU47
 122              		.loc 1 65 7 is_stmt 0 view .LVU48
 123 0052 FFF7FEFF 		bl	HAL_SPI_Init
 124              	.LVL0:
 125              		.loc 1 65 6 discriminator 1 view .LVU49
 126 0056 68B9     		cbnz	r0, .L5
 127              	.L2:
  66:Core/Src/spi.c ****   {
  67:Core/Src/spi.c ****     Error_Handler();
  68:Core/Src/spi.c ****   }
  69:Core/Src/spi.c ****   HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 128              		.loc 1 69 3 is_stmt 1 view .LVU50
 129              		.loc 1 69 50 is_stmt 0 view .LVU51
 130 0058 0023     		movs	r3, #0
 131 005a 0193     		str	r3, [sp, #4]
  70:Core/Src/spi.c ****   HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 132              		.loc 1 70 3 is_stmt 1 view .LVU52
 133              		.loc 1 70 54 is_stmt 0 view .LVU53
 134 005c 4FF08052 		mov	r2, #268435456
 135 0060 0292     		str	r2, [sp, #8]
  71:Core/Src/spi.c ****   HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 136              		.loc 1 71 3 is_stmt 1 view .LVU54
 137              		.loc 1 71 53 is_stmt 0 view .LVU55
 138 0062 0393     		str	r3, [sp, #12]
  72:Core/Src/spi.c ****   if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 139              		.loc 1 72 3 is_stmt 1 view .LVU56
 140              		.loc 1 72 7 is_stmt 0 view .LVU57
 141 0064 01A9     		add	r1, sp, #4
 142 0066 0648     		ldr	r0, .L7
 143 0068 FFF7FEFF 		bl	HAL_SPIEx_SetConfigAutonomousMode
 144              	.LVL1:
 145              		.loc 1 72 6 discriminator 1 view .LVU58
 146 006c 28B9     		cbnz	r0, .L6
 147              	.L1:
  73:Core/Src/spi.c ****   {
  74:Core/Src/spi.c ****     Error_Handler();
  75:Core/Src/spi.c ****   }
  76:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  77:Core/Src/spi.c **** 
  78:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  79:Core/Src/spi.c **** 
  80:Core/Src/spi.c **** }
 148              		.loc 1 80 1 view .LVU59
 149 006e 05B0     		add	sp, sp, #20
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 5


 150              	.LCFI2:
 151              		.cfi_remember_state
 152              		.cfi_def_cfa_offset 4
 153              		@ sp needed
 154 0070 5DF804FB 		ldr	pc, [sp], #4
 155              	.L5:
 156              	.LCFI3:
 157              		.cfi_restore_state
  67:Core/Src/spi.c ****   }
 158              		.loc 1 67 5 is_stmt 1 view .LVU60
 159 0074 FFF7FEFF 		bl	Error_Handler
 160              	.LVL2:
 161 0078 EEE7     		b	.L2
 162              	.L6:
  74:Core/Src/spi.c ****   }
 163              		.loc 1 74 5 view .LVU61
 164 007a FFF7FEFF 		bl	Error_Handler
 165              	.LVL3:
 166              		.loc 1 80 1 is_stmt 0 view .LVU62
 167 007e F6E7     		b	.L1
 168              	.L8:
 169              		.align	2
 170              	.L7:
 171 0080 00000000 		.word	hspi1
 172 0084 00300140 		.word	1073819648
 173              		.cfi_endproc
 174              	.LFE157:
 176              		.section	.text.MX_SPI2_Init,"ax",%progbits
 177              		.align	1
 178              		.global	MX_SPI2_Init
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	MX_SPI2_Init:
 184              	.LFB158:
  81:Core/Src/spi.c **** /* SPI2 init function */
  82:Core/Src/spi.c **** void MX_SPI2_Init(void)
  83:Core/Src/spi.c **** {
 185              		.loc 1 83 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 16
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 00B5     		push	{lr}
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 14, -4
 193 0002 85B0     		sub	sp, sp, #20
 194              	.LCFI5:
 195              		.cfi_def_cfa_offset 24
  84:Core/Src/spi.c **** 
  85:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****   SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 196              		.loc 1 89 3 view .LVU64
 197              		.loc 1 89 33 is_stmt 0 view .LVU65
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 6


 198 0004 0023     		movs	r3, #0
 199 0006 0193     		str	r3, [sp, #4]
 200 0008 0293     		str	r3, [sp, #8]
 201 000a 0393     		str	r3, [sp, #12]
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  94:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 202              		.loc 1 94 3 is_stmt 1 view .LVU66
 203              		.loc 1 94 18 is_stmt 0 view .LVU67
 204 000c 1A48     		ldr	r0, .L15
 205 000e 1B4A     		ldr	r2, .L15+4
 206 0010 0260     		str	r2, [r0]
  95:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 207              		.loc 1 95 3 is_stmt 1 view .LVU68
 208              		.loc 1 95 19 is_stmt 0 view .LVU69
 209 0012 4FF48002 		mov	r2, #4194304
 210 0016 4260     		str	r2, [r0, #4]
  96:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 211              		.loc 1 96 3 is_stmt 1 view .LVU70
 212              		.loc 1 96 24 is_stmt 0 view .LVU71
 213 0018 8360     		str	r3, [r0, #8]
  97:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 214              		.loc 1 97 3 is_stmt 1 view .LVU72
 215              		.loc 1 97 23 is_stmt 0 view .LVU73
 216 001a 0721     		movs	r1, #7
 217 001c C160     		str	r1, [r0, #12]
  98:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 218              		.loc 1 98 3 is_stmt 1 view .LVU74
 219              		.loc 1 98 26 is_stmt 0 view .LVU75
 220 001e 0361     		str	r3, [r0, #16]
  99:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 221              		.loc 1 99 3 is_stmt 1 view .LVU76
 222              		.loc 1 99 23 is_stmt 0 view .LVU77
 223 0020 4361     		str	r3, [r0, #20]
 100:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 224              		.loc 1 100 3 is_stmt 1 view .LVU78
 225              		.loc 1 100 18 is_stmt 0 view .LVU79
 226 0022 4FF08062 		mov	r2, #67108864
 227 0026 8261     		str	r2, [r0, #24]
 101:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 228              		.loc 1 101 3 is_stmt 1 view .LVU80
 229              		.loc 1 101 32 is_stmt 0 view .LVU81
 230 0028 4FF08042 		mov	r2, #1073741824
 231 002c C261     		str	r2, [r0, #28]
 102:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 232              		.loc 1 102 3 is_stmt 1 view .LVU82
 233              		.loc 1 102 23 is_stmt 0 view .LVU83
 234 002e 0362     		str	r3, [r0, #32]
 103:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 235              		.loc 1 103 3 is_stmt 1 view .LVU84
 236              		.loc 1 103 21 is_stmt 0 view .LVU85
 237 0030 4362     		str	r3, [r0, #36]
 104:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 238              		.loc 1 104 3 is_stmt 1 view .LVU86
 239              		.loc 1 104 29 is_stmt 0 view .LVU87
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 7


 240 0032 8362     		str	r3, [r0, #40]
 105:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 0x7;
 241              		.loc 1 105 3 is_stmt 1 view .LVU88
 242              		.loc 1 105 28 is_stmt 0 view .LVU89
 243 0034 C162     		str	r1, [r0, #44]
 106:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 244              		.loc 1 106 3 is_stmt 1 view .LVU90
 245              		.loc 1 106 23 is_stmt 0 view .LVU91
 246 0036 4263     		str	r2, [r0, #52]
 107:Core/Src/spi.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 247              		.loc 1 107 3 is_stmt 1 view .LVU92
 248              		.loc 1 107 26 is_stmt 0 view .LVU93
 249 0038 8363     		str	r3, [r0, #56]
 108:Core/Src/spi.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 250              		.loc 1 108 3 is_stmt 1 view .LVU94
 251              		.loc 1 108 28 is_stmt 0 view .LVU95
 252 003a C363     		str	r3, [r0, #60]
 109:Core/Src/spi.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 253              		.loc 1 109 3 is_stmt 1 view .LVU96
 254              		.loc 1 109 31 is_stmt 0 view .LVU97
 255 003c 8364     		str	r3, [r0, #72]
 110:Core/Src/spi.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 256              		.loc 1 110 3 is_stmt 1 view .LVU98
 257              		.loc 1 110 38 is_stmt 0 view .LVU99
 258 003e C364     		str	r3, [r0, #76]
 111:Core/Src/spi.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 259              		.loc 1 111 3 is_stmt 1 view .LVU100
 260              		.loc 1 111 37 is_stmt 0 view .LVU101
 261 0040 0365     		str	r3, [r0, #80]
 112:Core/Src/spi.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 262              		.loc 1 112 3 is_stmt 1 view .LVU102
 263              		.loc 1 112 32 is_stmt 0 view .LVU103
 264 0042 4365     		str	r3, [r0, #84]
 113:Core/Src/spi.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 265              		.loc 1 113 3 is_stmt 1 view .LVU104
 266              		.loc 1 113 21 is_stmt 0 view .LVU105
 267 0044 8365     		str	r3, [r0, #88]
 114:Core/Src/spi.c ****   hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 268              		.loc 1 114 3 is_stmt 1 view .LVU106
 269              		.loc 1 114 36 is_stmt 0 view .LVU107
 270 0046 C365     		str	r3, [r0, #92]
 115:Core/Src/spi.c ****   hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 271              		.loc 1 115 3 is_stmt 1 view .LVU108
 272              		.loc 1 115 28 is_stmt 0 view .LVU109
 273 0048 0366     		str	r3, [r0, #96]
 116:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 274              		.loc 1 116 3 is_stmt 1 view .LVU110
 275              		.loc 1 116 7 is_stmt 0 view .LVU111
 276 004a FFF7FEFF 		bl	HAL_SPI_Init
 277              	.LVL4:
 278              		.loc 1 116 6 discriminator 1 view .LVU112
 279 004e 68B9     		cbnz	r0, .L13
 280              	.L10:
 117:Core/Src/spi.c ****   {
 118:Core/Src/spi.c ****     Error_Handler();
 119:Core/Src/spi.c ****   }
 120:Core/Src/spi.c ****   HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 8


 281              		.loc 1 120 3 is_stmt 1 view .LVU113
 282              		.loc 1 120 50 is_stmt 0 view .LVU114
 283 0050 0023     		movs	r3, #0
 284 0052 0193     		str	r3, [sp, #4]
 121:Core/Src/spi.c ****   HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 285              		.loc 1 121 3 is_stmt 1 view .LVU115
 286              		.loc 1 121 54 is_stmt 0 view .LVU116
 287 0054 4FF08052 		mov	r2, #268435456
 288 0058 0292     		str	r2, [sp, #8]
 122:Core/Src/spi.c ****   HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 289              		.loc 1 122 3 is_stmt 1 view .LVU117
 290              		.loc 1 122 53 is_stmt 0 view .LVU118
 291 005a 0393     		str	r3, [sp, #12]
 123:Core/Src/spi.c ****   if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 292              		.loc 1 123 3 is_stmt 1 view .LVU119
 293              		.loc 1 123 7 is_stmt 0 view .LVU120
 294 005c 01A9     		add	r1, sp, #4
 295 005e 0648     		ldr	r0, .L15
 296 0060 FFF7FEFF 		bl	HAL_SPIEx_SetConfigAutonomousMode
 297              	.LVL5:
 298              		.loc 1 123 6 discriminator 1 view .LVU121
 299 0064 28B9     		cbnz	r0, .L14
 300              	.L9:
 124:Core/Src/spi.c ****   {
 125:Core/Src/spi.c ****     Error_Handler();
 126:Core/Src/spi.c ****   }
 127:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 128:Core/Src/spi.c **** 
 129:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
 130:Core/Src/spi.c **** 
 131:Core/Src/spi.c **** }
 301              		.loc 1 131 1 view .LVU122
 302 0066 05B0     		add	sp, sp, #20
 303              	.LCFI6:
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 4
 306              		@ sp needed
 307 0068 5DF804FB 		ldr	pc, [sp], #4
 308              	.L13:
 309              	.LCFI7:
 310              		.cfi_restore_state
 118:Core/Src/spi.c ****   }
 311              		.loc 1 118 5 is_stmt 1 view .LVU123
 312 006c FFF7FEFF 		bl	Error_Handler
 313              	.LVL6:
 314 0070 EEE7     		b	.L10
 315              	.L14:
 125:Core/Src/spi.c ****   }
 316              		.loc 1 125 5 view .LVU124
 317 0072 FFF7FEFF 		bl	Error_Handler
 318              	.LVL7:
 319              		.loc 1 131 1 is_stmt 0 view .LVU125
 320 0076 F6E7     		b	.L9
 321              	.L16:
 322              		.align	2
 323              	.L15:
 324 0078 00000000 		.word	hspi2
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 9


 325 007c 00380040 		.word	1073756160
 326              		.cfi_endproc
 327              	.LFE158:
 329              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 330              		.align	1
 331              		.global	HAL_SPI_MspInit
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 336              	HAL_SPI_MspInit:
 337              	.LVL8:
 338              	.LFB159:
 132:Core/Src/spi.c **** 
 133:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
 134:Core/Src/spi.c **** {
 339              		.loc 1 134 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 232
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		.loc 1 134 1 is_stmt 0 view .LVU127
 344 0000 10B5     		push	{r4, lr}
 345              	.LCFI8:
 346              		.cfi_def_cfa_offset 8
 347              		.cfi_offset 4, -8
 348              		.cfi_offset 14, -4
 349 0002 BAB0     		sub	sp, sp, #232
 350              	.LCFI9:
 351              		.cfi_def_cfa_offset 240
 352 0004 0446     		mov	r4, r0
 135:Core/Src/spi.c **** 
 136:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 353              		.loc 1 136 3 is_stmt 1 view .LVU128
 354              		.loc 1 136 20 is_stmt 0 view .LVU129
 355 0006 0021     		movs	r1, #0
 356 0008 3591     		str	r1, [sp, #212]
 357 000a 3691     		str	r1, [sp, #216]
 358 000c 3791     		str	r1, [sp, #220]
 359 000e 3891     		str	r1, [sp, #224]
 360 0010 3991     		str	r1, [sp, #228]
 137:Core/Src/spi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 361              		.loc 1 137 3 is_stmt 1 view .LVU130
 362              		.loc 1 137 28 is_stmt 0 view .LVU131
 363 0012 C022     		movs	r2, #192
 364 0014 04A8     		add	r0, sp, #16
 365              	.LVL9:
 366              		.loc 1 137 28 view .LVU132
 367 0016 FFF7FEFF 		bl	memset
 368              	.LVL10:
 138:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 369              		.loc 1 138 3 is_stmt 1 view .LVU133
 370              		.loc 1 138 15 is_stmt 0 view .LVU134
 371 001a 2368     		ldr	r3, [r4]
 372              		.loc 1 138 5 view .LVU135
 373 001c 3A4A     		ldr	r2, .L27
 374 001e 9342     		cmp	r3, r2
 375 0020 04D0     		beq	.L23
 139:Core/Src/spi.c ****   {
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 10


 140:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 141:Core/Src/spi.c **** 
 142:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 143:Core/Src/spi.c **** 
 144:Core/Src/spi.c ****   /** Initializes the peripherals clock
 145:Core/Src/spi.c ****   */
 146:Core/Src/spi.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 147:Core/Src/spi.c ****     PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 148:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 149:Core/Src/spi.c ****     {
 150:Core/Src/spi.c ****       Error_Handler();
 151:Core/Src/spi.c ****     }
 152:Core/Src/spi.c **** 
 153:Core/Src/spi.c ****     /* SPI1 clock enable */
 154:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 155:Core/Src/spi.c **** 
 156:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 157:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 158:Core/Src/spi.c ****     PA1     ------> SPI1_SCK
 159:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 160:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 161:Core/Src/spi.c ****     */
 162:Core/Src/spi.c ****     GPIO_InitStruct.Pin = LCD_CLK_Pin|GPIO_PIN_6|GPIO_PIN_7;
 163:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 166:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 167:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 168:Core/Src/spi.c **** 
 169:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 170:Core/Src/spi.c **** 
 171:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 172:Core/Src/spi.c ****   }
 173:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 376              		.loc 1 173 8 is_stmt 1 view .LVU136
 377              		.loc 1 173 10 is_stmt 0 view .LVU137
 378 0022 3A4A     		ldr	r2, .L27+4
 379 0024 9342     		cmp	r3, r2
 380 0026 37D0     		beq	.L24
 381              	.L17:
 174:Core/Src/spi.c ****   {
 175:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 176:Core/Src/spi.c **** 
 177:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 178:Core/Src/spi.c **** 
 179:Core/Src/spi.c ****   /** Initializes the peripherals clock
 180:Core/Src/spi.c ****   */
 181:Core/Src/spi.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 182:Core/Src/spi.c ****     PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 183:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 184:Core/Src/spi.c ****     {
 185:Core/Src/spi.c ****       Error_Handler();
 186:Core/Src/spi.c ****     }
 187:Core/Src/spi.c **** 
 188:Core/Src/spi.c ****     /* SPI2 clock enable */
 189:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 190:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 11


 191:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 192:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 193:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 194:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 195:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 196:Core/Src/spi.c ****     */
 197:Core/Src/spi.c ****     GPIO_InitStruct.Pin = FLASH_SCLK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 198:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 199:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 202:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 203:Core/Src/spi.c **** 
 204:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 205:Core/Src/spi.c **** 
 206:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 207:Core/Src/spi.c ****   }
 208:Core/Src/spi.c **** }
 382              		.loc 1 208 1 view .LVU138
 383 0028 3AB0     		add	sp, sp, #232
 384              	.LCFI10:
 385              		.cfi_remember_state
 386              		.cfi_def_cfa_offset 8
 387              		@ sp needed
 388 002a 10BD     		pop	{r4, pc}
 389              	.LVL11:
 390              	.L23:
 391              	.LCFI11:
 392              		.cfi_restore_state
 146:Core/Src/spi.c ****     PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 393              		.loc 1 146 5 is_stmt 1 view .LVU139
 146:Core/Src/spi.c ****     PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 394              		.loc 1 146 40 is_stmt 0 view .LVU140
 395 002c 4FF40002 		mov	r2, #8388608
 396 0030 0023     		movs	r3, #0
 397 0032 CDE90423 		strd	r2, [sp, #16]
 147:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 398              		.loc 1 147 5 is_stmt 1 view .LVU141
 147:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 399              		.loc 1 147 38 is_stmt 0 view .LVU142
 400 0036 4FF48013 		mov	r3, #1048576
 401 003a 3093     		str	r3, [sp, #192]
 148:Core/Src/spi.c ****     {
 402              		.loc 1 148 5 is_stmt 1 view .LVU143
 148:Core/Src/spi.c ****     {
 403              		.loc 1 148 9 is_stmt 0 view .LVU144
 404 003c 04A8     		add	r0, sp, #16
 405 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 406              	.LVL12:
 148:Core/Src/spi.c ****     {
 407              		.loc 1 148 8 discriminator 1 view .LVU145
 408 0042 30BB     		cbnz	r0, .L25
 409              	.L19:
 154:Core/Src/spi.c **** 
 410              		.loc 1 154 5 is_stmt 1 view .LVU146
 411              	.LBB2:
 154:Core/Src/spi.c **** 
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 12


 412              		.loc 1 154 5 view .LVU147
 154:Core/Src/spi.c **** 
 413              		.loc 1 154 5 view .LVU148
 414 0044 324B     		ldr	r3, .L27+8
 415 0046 D3F8A420 		ldr	r2, [r3, #164]
 416 004a 42F48052 		orr	r2, r2, #4096
 417 004e C3F8A420 		str	r2, [r3, #164]
 154:Core/Src/spi.c **** 
 418              		.loc 1 154 5 view .LVU149
 419 0052 D3F8A420 		ldr	r2, [r3, #164]
 420 0056 02F48052 		and	r2, r2, #4096
 421 005a 0092     		str	r2, [sp]
 154:Core/Src/spi.c **** 
 422              		.loc 1 154 5 view .LVU150
 423 005c 009A     		ldr	r2, [sp]
 424              	.LBE2:
 154:Core/Src/spi.c **** 
 425              		.loc 1 154 5 view .LVU151
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 426              		.loc 1 156 5 view .LVU152
 427              	.LBB3:
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 428              		.loc 1 156 5 view .LVU153
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 429              		.loc 1 156 5 view .LVU154
 430 005e D3F88C20 		ldr	r2, [r3, #140]
 431 0062 42F00102 		orr	r2, r2, #1
 432 0066 C3F88C20 		str	r2, [r3, #140]
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 433              		.loc 1 156 5 view .LVU155
 434 006a D3F88C30 		ldr	r3, [r3, #140]
 435 006e 03F00103 		and	r3, r3, #1
 436 0072 0193     		str	r3, [sp, #4]
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 437              		.loc 1 156 5 view .LVU156
 438 0074 019B     		ldr	r3, [sp, #4]
 439              	.LBE3:
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 440              		.loc 1 156 5 view .LVU157
 162:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 162 5 view .LVU158
 162:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 162 25 is_stmt 0 view .LVU159
 443 0076 C223     		movs	r3, #194
 444 0078 3593     		str	r3, [sp, #212]
 163:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445              		.loc 1 163 5 is_stmt 1 view .LVU160
 163:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446              		.loc 1 163 26 is_stmt 0 view .LVU161
 447 007a 0223     		movs	r3, #2
 448 007c 3693     		str	r3, [sp, #216]
 164:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 449              		.loc 1 164 5 is_stmt 1 view .LVU162
 164:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 450              		.loc 1 164 26 is_stmt 0 view .LVU163
 451 007e 0023     		movs	r3, #0
 452 0080 3793     		str	r3, [sp, #220]
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 13


 165:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 453              		.loc 1 165 5 is_stmt 1 view .LVU164
 165:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 454              		.loc 1 165 27 is_stmt 0 view .LVU165
 455 0082 3893     		str	r3, [sp, #224]
 166:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 456              		.loc 1 166 5 is_stmt 1 view .LVU166
 166:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 457              		.loc 1 166 31 is_stmt 0 view .LVU167
 458 0084 0523     		movs	r3, #5
 459 0086 3993     		str	r3, [sp, #228]
 167:Core/Src/spi.c **** 
 460              		.loc 1 167 5 is_stmt 1 view .LVU168
 461 0088 35A9     		add	r1, sp, #212
 462 008a 2248     		ldr	r0, .L27+12
 463 008c FFF7FEFF 		bl	HAL_GPIO_Init
 464              	.LVL13:
 465 0090 CAE7     		b	.L17
 466              	.L25:
 150:Core/Src/spi.c ****     }
 467              		.loc 1 150 7 view .LVU169
 468 0092 FFF7FEFF 		bl	Error_Handler
 469              	.LVL14:
 470 0096 D5E7     		b	.L19
 471              	.L24:
 181:Core/Src/spi.c ****     PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 472              		.loc 1 181 5 view .LVU170
 181:Core/Src/spi.c ****     PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 473              		.loc 1 181 40 is_stmt 0 view .LVU171
 474 0098 4FF08072 		mov	r2, #16777216
 475 009c 0023     		movs	r3, #0
 476 009e CDE90423 		strd	r2, [sp, #16]
 182:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 477              		.loc 1 182 5 is_stmt 1 view .LVU172
 182:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 478              		.loc 1 182 38 is_stmt 0 view .LVU173
 479 00a2 4FF48033 		mov	r3, #65536
 480 00a6 3193     		str	r3, [sp, #196]
 183:Core/Src/spi.c ****     {
 481              		.loc 1 183 5 is_stmt 1 view .LVU174
 183:Core/Src/spi.c ****     {
 482              		.loc 1 183 9 is_stmt 0 view .LVU175
 483 00a8 04A8     		add	r0, sp, #16
 484 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 485              	.LVL15:
 183:Core/Src/spi.c ****     {
 486              		.loc 1 183 8 discriminator 1 view .LVU176
 487 00ae 38BB     		cbnz	r0, .L26
 488              	.L21:
 189:Core/Src/spi.c **** 
 489              		.loc 1 189 5 is_stmt 1 view .LVU177
 490              	.LBB4:
 189:Core/Src/spi.c **** 
 491              		.loc 1 189 5 view .LVU178
 189:Core/Src/spi.c **** 
 492              		.loc 1 189 5 view .LVU179
 493 00b0 174B     		ldr	r3, .L27+8
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 14


 494 00b2 D3F89C20 		ldr	r2, [r3, #156]
 495 00b6 42F48042 		orr	r2, r2, #16384
 496 00ba C3F89C20 		str	r2, [r3, #156]
 189:Core/Src/spi.c **** 
 497              		.loc 1 189 5 view .LVU180
 498 00be D3F89C20 		ldr	r2, [r3, #156]
 499 00c2 02F48042 		and	r2, r2, #16384
 500 00c6 0292     		str	r2, [sp, #8]
 189:Core/Src/spi.c **** 
 501              		.loc 1 189 5 view .LVU181
 502 00c8 029A     		ldr	r2, [sp, #8]
 503              	.LBE4:
 189:Core/Src/spi.c **** 
 504              		.loc 1 189 5 view .LVU182
 191:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 505              		.loc 1 191 5 view .LVU183
 506              	.LBB5:
 191:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 507              		.loc 1 191 5 view .LVU184
 191:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 508              		.loc 1 191 5 view .LVU185
 509 00ca D3F88C20 		ldr	r2, [r3, #140]
 510 00ce 42F00202 		orr	r2, r2, #2
 511 00d2 C3F88C20 		str	r2, [r3, #140]
 191:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 512              		.loc 1 191 5 view .LVU186
 513 00d6 D3F88C30 		ldr	r3, [r3, #140]
 514 00da 03F00203 		and	r3, r3, #2
 515 00de 0393     		str	r3, [sp, #12]
 191:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 516              		.loc 1 191 5 view .LVU187
 517 00e0 039B     		ldr	r3, [sp, #12]
 518              	.LBE5:
 191:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 519              		.loc 1 191 5 view .LVU188
 197:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 520              		.loc 1 197 5 view .LVU189
 197:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 521              		.loc 1 197 25 is_stmt 0 view .LVU190
 522 00e2 4FF46043 		mov	r3, #57344
 523 00e6 3593     		str	r3, [sp, #212]
 198:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 524              		.loc 1 198 5 is_stmt 1 view .LVU191
 198:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 525              		.loc 1 198 26 is_stmt 0 view .LVU192
 526 00e8 0223     		movs	r3, #2
 527 00ea 3693     		str	r3, [sp, #216]
 199:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 528              		.loc 1 199 5 is_stmt 1 view .LVU193
 199:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 529              		.loc 1 199 26 is_stmt 0 view .LVU194
 530 00ec 0023     		movs	r3, #0
 531 00ee 3793     		str	r3, [sp, #220]
 200:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 532              		.loc 1 200 5 is_stmt 1 view .LVU195
 200:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 533              		.loc 1 200 27 is_stmt 0 view .LVU196
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 15


 534 00f0 3893     		str	r3, [sp, #224]
 201:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 535              		.loc 1 201 5 is_stmt 1 view .LVU197
 201:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 536              		.loc 1 201 31 is_stmt 0 view .LVU198
 537 00f2 0523     		movs	r3, #5
 538 00f4 3993     		str	r3, [sp, #228]
 202:Core/Src/spi.c **** 
 539              		.loc 1 202 5 is_stmt 1 view .LVU199
 540 00f6 35A9     		add	r1, sp, #212
 541 00f8 0748     		ldr	r0, .L27+16
 542 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 543              	.LVL16:
 544              		.loc 1 208 1 is_stmt 0 view .LVU200
 545 00fe 93E7     		b	.L17
 546              	.L26:
 185:Core/Src/spi.c ****     }
 547              		.loc 1 185 7 is_stmt 1 view .LVU201
 548 0100 FFF7FEFF 		bl	Error_Handler
 549              	.LVL17:
 550 0104 D4E7     		b	.L21
 551              	.L28:
 552 0106 00BF     		.align	2
 553              	.L27:
 554 0108 00300140 		.word	1073819648
 555 010c 00380040 		.word	1073756160
 556 0110 000C0246 		.word	1174539264
 557 0114 00000242 		.word	1107427328
 558 0118 00040242 		.word	1107428352
 559              		.cfi_endproc
 560              	.LFE159:
 562              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 563              		.align	1
 564              		.global	HAL_SPI_MspDeInit
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	HAL_SPI_MspDeInit:
 570              	.LVL18:
 571              	.LFB160:
 209:Core/Src/spi.c **** 
 210:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 211:Core/Src/spi.c **** {
 572              		.loc 1 211 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		.loc 1 211 1 is_stmt 0 view .LVU203
 577 0000 08B5     		push	{r3, lr}
 578              	.LCFI12:
 579              		.cfi_def_cfa_offset 8
 580              		.cfi_offset 3, -8
 581              		.cfi_offset 14, -4
 212:Core/Src/spi.c **** 
 213:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 582              		.loc 1 213 3 is_stmt 1 view .LVU204
 583              		.loc 1 213 15 is_stmt 0 view .LVU205
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 16


 584 0002 0368     		ldr	r3, [r0]
 585              		.loc 1 213 5 view .LVU206
 586 0004 0F4A     		ldr	r2, .L35
 587 0006 9342     		cmp	r3, r2
 588 0008 03D0     		beq	.L33
 214:Core/Src/spi.c ****   {
 215:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 216:Core/Src/spi.c **** 
 217:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 218:Core/Src/spi.c ****     /* Peripheral clock disable */
 219:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 220:Core/Src/spi.c **** 
 221:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 222:Core/Src/spi.c ****     PA1     ------> SPI1_SCK
 223:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 224:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 225:Core/Src/spi.c ****     */
 226:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, LCD_CLK_Pin|GPIO_PIN_6|GPIO_PIN_7);
 227:Core/Src/spi.c **** 
 228:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 229:Core/Src/spi.c **** 
 230:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 231:Core/Src/spi.c ****   }
 232:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 589              		.loc 1 232 8 is_stmt 1 view .LVU207
 590              		.loc 1 232 10 is_stmt 0 view .LVU208
 591 000a 0F4A     		ldr	r2, .L35+4
 592 000c 9342     		cmp	r3, r2
 593 000e 0CD0     		beq	.L34
 594              	.LVL19:
 595              	.L29:
 233:Core/Src/spi.c ****   {
 234:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 235:Core/Src/spi.c **** 
 236:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 237:Core/Src/spi.c ****     /* Peripheral clock disable */
 238:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 239:Core/Src/spi.c **** 
 240:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 241:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 242:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 243:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 244:Core/Src/spi.c ****     */
 245:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, FLASH_SCLK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin);
 246:Core/Src/spi.c **** 
 247:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 248:Core/Src/spi.c **** 
 249:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 250:Core/Src/spi.c ****   }
 251:Core/Src/spi.c **** }
 596              		.loc 1 251 1 view .LVU209
 597 0010 08BD     		pop	{r3, pc}
 598              	.LVL20:
 599              	.L33:
 219:Core/Src/spi.c **** 
 600              		.loc 1 219 5 is_stmt 1 view .LVU210
 601 0012 0E4A     		ldr	r2, .L35+8
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 17


 602 0014 D2F8A430 		ldr	r3, [r2, #164]
 603 0018 23F48053 		bic	r3, r3, #4096
 604 001c C2F8A430 		str	r3, [r2, #164]
 226:Core/Src/spi.c **** 
 605              		.loc 1 226 5 view .LVU211
 606 0020 C221     		movs	r1, #194
 607 0022 0B48     		ldr	r0, .L35+12
 608              	.LVL21:
 226:Core/Src/spi.c **** 
 609              		.loc 1 226 5 is_stmt 0 view .LVU212
 610 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 611              	.LVL22:
 612 0028 F2E7     		b	.L29
 613              	.LVL23:
 614              	.L34:
 238:Core/Src/spi.c **** 
 615              		.loc 1 238 5 is_stmt 1 view .LVU213
 616 002a 084A     		ldr	r2, .L35+8
 617 002c D2F89C30 		ldr	r3, [r2, #156]
 618 0030 23F48043 		bic	r3, r3, #16384
 619 0034 C2F89C30 		str	r3, [r2, #156]
 245:Core/Src/spi.c **** 
 620              		.loc 1 245 5 view .LVU214
 621 0038 4FF46041 		mov	r1, #57344
 622 003c 0548     		ldr	r0, .L35+16
 623              	.LVL24:
 245:Core/Src/spi.c **** 
 624              		.loc 1 245 5 is_stmt 0 view .LVU215
 625 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 626              	.LVL25:
 627              		.loc 1 251 1 view .LVU216
 628 0042 E5E7     		b	.L29
 629              	.L36:
 630              		.align	2
 631              	.L35:
 632 0044 00300140 		.word	1073819648
 633 0048 00380040 		.word	1073756160
 634 004c 000C0246 		.word	1174539264
 635 0050 00000242 		.word	1107427328
 636 0054 00040242 		.word	1107428352
 637              		.cfi_endproc
 638              	.LFE160:
 640              		.global	hspi2
 641              		.section	.bss.hspi2,"aw",%nobits
 642              		.align	2
 645              	hspi2:
 646 0000 00000000 		.space	144
 646      00000000 
 646      00000000 
 646      00000000 
 646      00000000 
 647              		.global	hspi1
 648              		.section	.bss.hspi1,"aw",%nobits
 649              		.align	2
 652              	hspi1:
 653 0000 00000000 		.space	144
 653      00000000 
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 18


 653      00000000 
 653      00000000 
 653      00000000 
 654              		.text
 655              	.Letext0:
 656              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 657              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 658              		.file 4 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 659              		.file 5 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 660              		.file 6 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_rcc_ex.h"
 661              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_gpio.h"
 662              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma.h"
 663              		.file 9 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma_ex.h"
 664              		.file 10 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_spi.h"
 665              		.file 11 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_spi_ex.h"
 666              		.file 12 "Core/Inc/spi.h"
 667              		.file 13 "Core/Inc/main.h"
 668              		.file 14 "<built-in>"
ARM GAS  C:\usertemp\ccKtJ9uA.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\usertemp\ccKtJ9uA.s:22     .text.MX_SPI1_Init:00000000 $t
C:\usertemp\ccKtJ9uA.s:28     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\usertemp\ccKtJ9uA.s:171    .text.MX_SPI1_Init:00000080 $d
C:\usertemp\ccKtJ9uA.s:652    .bss.hspi1:00000000 hspi1
C:\usertemp\ccKtJ9uA.s:177    .text.MX_SPI2_Init:00000000 $t
C:\usertemp\ccKtJ9uA.s:183    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\usertemp\ccKtJ9uA.s:324    .text.MX_SPI2_Init:00000078 $d
C:\usertemp\ccKtJ9uA.s:645    .bss.hspi2:00000000 hspi2
C:\usertemp\ccKtJ9uA.s:330    .text.HAL_SPI_MspInit:00000000 $t
C:\usertemp\ccKtJ9uA.s:336    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\usertemp\ccKtJ9uA.s:554    .text.HAL_SPI_MspInit:00000108 $d
C:\usertemp\ccKtJ9uA.s:563    .text.HAL_SPI_MspDeInit:00000000 $t
C:\usertemp\ccKtJ9uA.s:569    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\usertemp\ccKtJ9uA.s:632    .text.HAL_SPI_MspDeInit:00000044 $d
C:\usertemp\ccKtJ9uA.s:642    .bss.hspi2:00000000 $d
C:\usertemp\ccKtJ9uA.s:649    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
HAL_SPIEx_SetConfigAutonomousMode
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
