#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-y' '/gro/cad/synopsys/syn/G-2012.06-SP5-4/dw/sim_ver' '+incdir+/gro/cad/synopsys/syn/G-2012.06-SP5-4/dw/sim_ver' '+incdir+/homes/mbt/raw/murn/code/include' '+incdir+../../../bsg_test' '+libext+.v' '-PP' '-notice' '-full64' '+lint=all,noVCDE' '+v2k' '-sverilog' '-timescale=100ps/10ps' '/homes/mbt/raw/murn/code/include/rnet_common.v' '../../../bsg_misc/bsg_defines.v' '../../../bsg_misc/bsg_circular_ptr.v' '../../../bsg_misc/bsg_cycle_counter.v' '../../../bsg_misc/bsg_encode_one_hot.v' '../../../bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v' '../../../bsg_dataflow/bsg_fifo_1rw_large.v' '../../../bsg_dataflow/bsg_two_fifo.v' '../../../bsg_dataflow/bsg_round_robin_n_to_1.v' '../../../bsg_test/bsg_nonsynth_reset_gen.v' '../../../bsg_test/bsg_nonsynth_clock_gen.v' '../../../bsg_mem/bsg_mem_1rw_sync.v' 'test_bsg_fifo_1r1w_pseudo_large.v' '+define+CHANNEL_WIDTH=8' '+define+RING_BYTES=10' '+define+NUM_CHANNELS=1' '+define+CORE_0_PERIOD=2' '+define+IO_MASTER_0_PERIOD=6' '+define+CORE_1_PERIOD=1' '+define+IO_MASTER_1_PERIOD=2' '+vcs+loopreport' '+define+BSG_IP_CORES_UNIT_TEST' 2>&1
