import vsc

from uvc.sdt.src import *
from cl_marb_tb_base_seq import cl_marb_tb_base_seq
from reg_model.seq_lib.cl_reg_setup_dynamic_seq import cl_reg_setup_dynamic_seq

############################
# Worked on it:            #
# - Tobias                 #
############################

@vsc.randobj
class cl_reg_dynamic_seq(cl_marb_tb_base_seq, object):
    """Setup and start Memory Arbiter with static configuration"""

    def __init__(self, name = "cl_reg_simple_seq"):
        cl_marb_tb_base_seq.__init__(self, name)
        object.__init__(self)

    async def body(self):
        await super().body()

        # Setup seqs and set reg_model
        setup_seq  = cl_reg_setup_dynamic_seq.create("setup_seq")

        # Start sequences
        self.sequencer.logger.debug("Starting setup seq")
        await setup_seq.start(self.sequencer)

