# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../CA_test.srcs/sources_1/new/Celda_Load.sv" \
"../../../../CA_test.srcs/sources_1/new/Celda_corner.sv" \
"../../../../CA_test.srcs/sources_1/new/FSM_Load.sv" \
"../../../../CA_test.srcs/sources_1/new/Grid_load.sv" \
"../../../../CA_test.srcs/sim_1/new/sim_Load_data.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
