/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 * Copyright 2017 Data Modul AG, Reyhaneh Yazdani <reyhane.y84@gmail.com>
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/net/ti-dp83867.h>

/ {
	chosen {
		linux,stdout-path = &uart1;
	};

	clocks {
		rmii_clk: clock@0 {
			compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
			clock-frequency = <50000000>; /* 50MHz */
		};
		
		anaclk1 {
			compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
			clock-frequency = <100000000>; /* 100MHz */
		};
	};

	soc {
		pcie2: pcie2@0x01000000 {
			compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
			reg = <0x01ffc000 0x04000>,
			      <0x01f00000 0x80000>;
			reg-names = "dbi", "config";
			#address-cells = <3>;
			#size-cells = <2>;
			device_type = "pci";
			ranges = <0x00000800 0 0x01f00000 0x01f00000 0 0x00080000 /* configuration space */
				  0x81000000 0 0          0x01f80000 0 0x00010000 /* downstream I/O  */
				  0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; /* non-prefetchable  memory */
			num-lanes = <1>;
			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "msi";
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0x7>;
			interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
			                <0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
			                <0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
			                <0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clks IMX6QDL_CLK_PCIE_AXI>,
				 <&clks IMX6QDL_CLK_LVDS1_GATE>,
				 <&clks IMX6QDL_CLK_PCIE_REF_125M>;
			clock-names = "pcie", "pcie_bus", "pcie_phy";
			status = "disabled";
		};

		aips-bus@02100000 { /* AIPS2 */
			fec: ethernet@02188000 {
				compatible = "fsl,imx6q-fec";
				reg = <0x02188000 0x4000>;
				interrupts-extended =
					<&intc 0 118 IRQ_TYPE_LEVEL_HIGH>,
					<&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&clks IMX6QDL_CLK_ENET>,
					 <&clks IMX6QDL_CLK_ENET>,
					 <&clks IMX6QDL_CLK_ENET_REF>,
					 <&rmii_clk>;
				clock-names = "ipg", "ahb", "ptp";
				status = "disabled";
			};

			ocotp: ocotp@021bc000 {
				compatible = "fsl,imx6q-ocotp", "syscon";
				reg = <0x021bc000 0x4000>;
				clocks = <&clks IMX6QDL_CLK_IIM>;
			};
		};
	};

	backlight1: backlight {
		compatible = "pwm-backlight";

		pwms = <&pwm1 0 5000000>;

		enable-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
		power-supply = <&reg_sys_4v2>;

		brightness-levels = <0 1 10 20 30 40 50 60 70 75 80 90 100>;
		default-brightness-level = <7>;
	};

	regulators {
		compatible = "simple-bus";

		#address-cells = <1>;
		#size-cells = <0>;

		reg_sys_4v2: regulator@1 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "sys_4v2";
			regulator-min-microvolt = <4200000>;
			regulator-max-microvolt = <4200000>;
			regulator-boot-on;
			regulator-always-on;
		};

		reg_stmpe_vcc: regulator@2 {
			compatible = "regulator-fixed";
			reg = <1>;

			regulator-name = "stmpe_vcc";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 19 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_pcie_vcc: regulator@3 {
			compatible = "regulator-fixed";
			reg = <2>;

			regulator-name = "pcie_vcc";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 19 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
		};

		reg_sys_3v3: regulator@4 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "sys_3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-boot-on;
			regulator-always-on;
		};

		reg_sys_2v5: regulator@5 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "sys_2v5";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-boot-on;
			regulator-always-on;
		};
	};

	sound {
		compatible = "fsl,imx-audio-sgtl5000";
		model = "imx6qdl-dmo-ppc-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"Line Out Jack", "LINE_OUT",
			"Headphone Jack", "HP_OUT",
			"Mic Jack", "MIC_IN",
			"Mic Bias", "Mic Jack";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	watchdog-gpio {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_watchdog>;
		compatible = "linux,wdt-gpio";
		gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
		hw_algo = "level";
		hw_margin_ms = <306>;
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&ecspi3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;

	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;

	status = "okay";

	flash: m25p80@0 {
		compatible = "m25p80";
		spi-max-frequency = <40000000>;
		reg = <0>;

		#address-cells = <1>;
		#size-cells = <1>;
	};
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;

	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio4 9 GPIO_ACTIVE_HIGH>, /* GPIO4_09 */
		   <&gpio5 9 GPIO_ACTIVE_HIGH>; /* GPIO5_09 */

	status = "okay";

	/* The spidev node is not available by default since it is no more
	 * supported in device trees. To have a dummy spi device, the following
	 * nodes should be enabled( status = "okay" ) and in kernel config
	 * CONFIG_SPI_SPIDEV=y
	 */

	spidev@0 {
		reg = <0>;
		compatible = "spidev";
		spi-max-frequency = <1000000>;
		status = "disabled";
	};

	spidev@1 {
		reg = <1>;
		compatible = "spidev";
		spi-max-frequency = <1000000>;
		status = "disabled";
	};
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;

	clock-frequency = <100000>;

	status = "okay";
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;

	clock-frequency = <100000>;

	status = "okay";

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
				regulator-always-on;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_codec>;

		clocks = <&clks IMX6QDL_CLK_CKO>;

		VDDA-supply = <&reg_sys_3v3>;
		VDDIO-supply = <&reg_sys_3v3>;
		VDDD-supply = <&sw4_reg>;
	};

	rtc: m41t62@86 {
		compatible = "stm,m41t62";
		reg = <0x68>;
	};
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;

	clock-frequency = <400000>;

	status = "okay";
};

&iomuxc {
	imx6qdl-dmo-ppc {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* hwid 0 */
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11		0x1b0b0
				/* hwid 1 */
				MX6QDL_PAD_SD2_CLK__GPIO1_IO10		0x1b0b0
				/* hwid 2 */
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15		0x1b0b0
				/* hwid 3 */
				MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x1b0b0
				/* hwid 4 */
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13		0x1b0b0
				/* hwid 5 */
				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12		0x1b0b0
				/* hwid 6 */
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18		0x1b0b0
				/* hwid 7 */
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20		0x1b0b0
				/* dram id 0 */
				MX6QDL_PAD_EIM_D18__GPIO3_IO18		0x0001B0B0
				/* dram id 1 */
				MX6QDL_PAD_EIM_D17__GPIO3_IO17		0x1b0b0
				/* jog dial ina */
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	0x0001B0B0
				/* jog dial inb */
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	0x0001B0B0
				/* jog dial push in */
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x0001B0B0
			>;
		};

		pinctrl_watchdog: watchdoggrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x0001B0B0 /* wdg EN */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x0001B0B0 /* wdg kick */
				>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x0001B0B0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x0001B0B0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x0001B0B0
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x0001B0B0
				MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x0001B0B0 /* en pwr audio !!!!! */
				>;
		};

		pinctrl_codec: codecgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x0001B0B0
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x1b0b0 /* pwr en */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x1b0b0 /* wakeup */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x130b0 /* reset */
				MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x1b0b0	/* dis */
			>;
		};

		pinctrl_pwm_backlight: backlightgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT		0x0001B0B0
				MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x0001B0B0 /* en pwr LVDS*/
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x0001B0B0
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x0001B0B0
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x0001B0B0
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x0001B0B0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x0001B0B0
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x0001B0B0
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x0001B0B0
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x0001B0B0
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09		0x0001B0B0
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001B8B0
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001B8B0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001B8B0
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001B8B0
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001B8B0
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001B8B0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x0001B0B0
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x0001B0B0
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x0001B0B0
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x0001B0B0
				MX6QDL_PAD_EIM_D28__UART2_CTS_B		0x0001B0B0
				MX6QDL_PAD_EIM_D28__UART2_RTS_B		0x0001B0B0
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b0
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b0
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	0x0001B0B0
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	0x0001B0B0
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	0x0001B0B0
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	0x0001B0B0
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x1b0B0
				MX6QDL_PAD_EIM_D21__USB_OTG_OC		0x1b0b0
				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x0001B0B0
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x1b0b0
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x1b0b1
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x1b0b0
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x1b0b0
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x1b0b0
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x1b0b0
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x1b0b0 /* CD */
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x1b0b0 /* WP */
			>;
		};

		pinctrl_usdhc4: usdhc4grp { /* eMMC */
			fsl,pins = <
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x1b0b1
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x1b0b0
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x1b0b0
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x1b0b0
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x1b0b0
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x1b0b0
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x1b0b0
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x1b0b0
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x1b0b0
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x1b0b0
			>;
		};

		pinctrl_can1: can1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x0001B0B0
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x0001B0B0
			>;
		};

		pinctrl_can2: can2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x0001B0B0
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x0001B0B0
			>;
		};

		pinctrl_fec: fecgrp { /* Ethernet */
			fsl,pins = <
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x0001B0B0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x0001B0B0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x00013030
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x0001B030
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x0001B030
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x0001B030
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x0001B030
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x00013030
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x00013030
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x0001B030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x0001B030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x0001B030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x0001B030
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x00013030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x00013030
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x0001B0B0 /* enet reset */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x0001B0B0 /* INT/PWDN */
			>;
		};

		pinctrl_hdmi: hdmigrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA	0x0001B0B0
				MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL	0x0001B0B0
			>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy>;
	phy-reset-gpios = <&gpio1 25 0>; /* GPIO1_IO25  */
	phy-supply = <&sw4_reg>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		ethphy: ethernet-phy@0 {
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_1_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,clk_out = <DP83867_CLK_OUT_CHAN_A_RX_CLK>;
		};
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio7 12 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm_backlight>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&snvs_rtc {
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	vbus-supply = <&reg_sys_4v2>;
	dr_mode = "host";
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
	/* WP cannot be really used on uSD socket */
	wp-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	non-removable;
	bus-width = <8>;
	status = "okay";
};

&vpu {
	power-domains = <&gpc 1>;
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can2>;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	vbus-supply = <&reg_sys_3v3>;
	dr_mode = "host";
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		status = "disabled";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
	};

	lvds-channel@1 {
		status = "disabled";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
	};
};
