`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
package rv_plic_reg_pkg;

`line 9 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
  parameter int NumSrc = 49;
  parameter int NumTarget = 1;
  parameter int PrioWidth = 2;

`line 14 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
  parameter int BlockAw = 10;

`line 17 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
   
   
  typedef struct packed {
    logic        q;
  } rv_plic_reg2hw_le_mreg_t;

`line 24 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio0_reg_t;

`line 28 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio1_reg_t;

`line 32 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio2_reg_t;

`line 36 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio3_reg_t;

`line 40 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio4_reg_t;

`line 44 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio5_reg_t;

`line 48 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio6_reg_t;

`line 52 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio7_reg_t;

`line 56 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio8_reg_t;

`line 60 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio9_reg_t;

`line 64 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio10_reg_t;

`line 68 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio11_reg_t;

`line 72 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio12_reg_t;

`line 76 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio13_reg_t;

`line 80 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio14_reg_t;

`line 84 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio15_reg_t;

`line 88 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio16_reg_t;

`line 92 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio17_reg_t;

`line 96 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio18_reg_t;

`line 100 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio19_reg_t;

`line 104 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio20_reg_t;

`line 108 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio21_reg_t;

`line 112 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio22_reg_t;

`line 116 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio23_reg_t;

`line 120 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio24_reg_t;

`line 124 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio25_reg_t;

`line 128 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio26_reg_t;

`line 132 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio27_reg_t;

`line 136 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio28_reg_t;

`line 140 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio29_reg_t;

`line 144 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio30_reg_t;

`line 148 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio31_reg_t;

`line 152 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio32_reg_t;

`line 156 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio33_reg_t;

`line 160 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio34_reg_t;

`line 164 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio35_reg_t;
  
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio36_reg_t;

`line 172 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio37_reg_t;

`line 176 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio38_reg_t;

`line 180 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio39_reg_t;

`line 184 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio40_reg_t;

`line 188 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio41_reg_t;

`line 192 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio42_reg_t;

`line 196 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio43_reg_t;

`line 200 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio44_reg_t;

`line 204 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio45_reg_t;

`line 208 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio46_reg_t;

`line 212 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio47_reg_t;

`line 216 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_prio48_reg_t;

`line 220 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic        q;
  } rv_plic_reg2hw_ie0_mreg_t;

`line 224 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [1:0]  q;
  } rv_plic_reg2hw_threshold0_reg_t;

`line 228 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [5:0]  q;
    logic        qe;
    logic        re;
  } rv_plic_reg2hw_cc0_reg_t;

`line 234 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic        q;
  } rv_plic_reg2hw_msip0_reg_t;

`line 238 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic        d;
    logic        de;
  } rv_plic_hw2reg_ip_mreg_t;

`line 243 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
  typedef struct packed {
    logic [5:0]  d;
  } rv_plic_hw2reg_cc0_reg_t;


`line 248 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
   
   
  typedef struct packed {
    rv_plic_reg2hw_le_mreg_t [48:0] le;
    rv_plic_reg2hw_prio0_reg_t prio0;
    rv_plic_reg2hw_prio1_reg_t prio1;
    rv_plic_reg2hw_prio2_reg_t prio2;
    rv_plic_reg2hw_prio3_reg_t prio3;
    rv_plic_reg2hw_prio4_reg_t prio4;
    rv_plic_reg2hw_prio5_reg_t prio5;
    rv_plic_reg2hw_prio6_reg_t prio6;
    rv_plic_reg2hw_prio7_reg_t prio7;
    rv_plic_reg2hw_prio8_reg_t prio8;
    rv_plic_reg2hw_prio9_reg_t prio9;
    rv_plic_reg2hw_prio10_reg_t prio10;
    rv_plic_reg2hw_prio11_reg_t prio11;
    rv_plic_reg2hw_prio12_reg_t prio12;
    rv_plic_reg2hw_prio13_reg_t prio13;
    rv_plic_reg2hw_prio14_reg_t prio14;
    rv_plic_reg2hw_prio15_reg_t prio15;
    rv_plic_reg2hw_prio16_reg_t prio16;
    rv_plic_reg2hw_prio17_reg_t prio17;
    rv_plic_reg2hw_prio18_reg_t prio18;
    rv_plic_reg2hw_prio19_reg_t prio19;
    rv_plic_reg2hw_prio20_reg_t prio20;
    rv_plic_reg2hw_prio21_reg_t prio21;
    rv_plic_reg2hw_prio22_reg_t prio22;
    rv_plic_reg2hw_prio23_reg_t prio23;
    rv_plic_reg2hw_prio24_reg_t prio24;
    rv_plic_reg2hw_prio25_reg_t prio25;
    rv_plic_reg2hw_prio26_reg_t prio26;
    rv_plic_reg2hw_prio27_reg_t prio27;
    rv_plic_reg2hw_prio28_reg_t prio28;
    rv_plic_reg2hw_prio29_reg_t prio29;
    rv_plic_reg2hw_prio30_reg_t prio30;
    rv_plic_reg2hw_prio31_reg_t prio31;
    rv_plic_reg2hw_prio32_reg_t prio32;
    rv_plic_reg2hw_prio33_reg_t prio33;
    rv_plic_reg2hw_prio34_reg_t prio34;
    rv_plic_reg2hw_prio35_reg_t prio35;
    rv_plic_reg2hw_prio36_reg_t prio36;
    rv_plic_reg2hw_prio36_reg_t prio37;
    rv_plic_reg2hw_prio36_reg_t prio38;
    rv_plic_reg2hw_prio36_reg_t prio39;
    rv_plic_reg2hw_prio36_reg_t prio40;
    rv_plic_reg2hw_prio36_reg_t prio41;
    rv_plic_reg2hw_prio36_reg_t prio42;
    rv_plic_reg2hw_prio36_reg_t prio43;
    rv_plic_reg2hw_prio36_reg_t prio44;
    rv_plic_reg2hw_prio36_reg_t prio45;
    rv_plic_reg2hw_prio36_reg_t prio46;
    rv_plic_reg2hw_prio36_reg_t prio47;
    rv_plic_reg2hw_prio36_reg_t prio48;

`line 303 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
    rv_plic_reg2hw_ie0_mreg_t [48:0] ie0;
    rv_plic_reg2hw_threshold0_reg_t threshold0;
    rv_plic_reg2hw_cc0_reg_t cc0;
    rv_plic_reg2hw_msip0_reg_t msip0;
  } rv_plic_reg2hw_t;

`line 309 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
   
   
  typedef struct packed {
    rv_plic_hw2reg_ip_mreg_t [48:0] ip;
    rv_plic_hw2reg_cc0_reg_t cc0;
  } rv_plic_hw2reg_t;

`line 317 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
  parameter logic [BlockAw-1:0] RV_PLIC_IP_0_OFFSET       = 10'h 0;
  parameter logic [BlockAw-1:0] RV_PLIC_IP_1_OFFSET       = 10'h 4;
  parameter logic [BlockAw-1:0] RV_PLIC_LE_0_OFFSET       = 10'h 8;
  parameter logic [BlockAw-1:0] RV_PLIC_LE_1_OFFSET       = 10'h c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO0_OFFSET      = 10'h 10;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO1_OFFSET      = 10'h 14;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO2_OFFSET      = 10'h 18;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO3_OFFSET      = 10'h 1c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO4_OFFSET      = 10'h 20;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO5_OFFSET      = 10'h 24;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO6_OFFSET      = 10'h 28;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO7_OFFSET      = 10'h 2c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO8_OFFSET      = 10'h 30;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO9_OFFSET      = 10'h 34;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO10_OFFSET     = 10'h 38;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO11_OFFSET     = 10'h 3c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO12_OFFSET     = 10'h 40;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO13_OFFSET     = 10'h 44;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO14_OFFSET     = 10'h 48;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO15_OFFSET     = 10'h 4c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO16_OFFSET     = 10'h 50;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO17_OFFSET     = 10'h 54;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO18_OFFSET     = 10'h 58;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO19_OFFSET     = 10'h 5c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO20_OFFSET     = 10'h 60;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO21_OFFSET     = 10'h 64;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO22_OFFSET     = 10'h 68;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO23_OFFSET     = 10'h 6c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO24_OFFSET     = 10'h 70;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO25_OFFSET     = 10'h 74;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO26_OFFSET     = 10'h 78;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO27_OFFSET     = 10'h 7c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO28_OFFSET     = 10'h 80;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO29_OFFSET     = 10'h 84;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO30_OFFSET     = 10'h 88;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO31_OFFSET     = 10'h 8c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO32_OFFSET     = 10'h 90;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO33_OFFSET     = 10'h 94;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO34_OFFSET     = 10'h 98;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO35_OFFSET     = 10'h 9c;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO36_OFFSET     = 10'h a0;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO37_OFFSET     = 10'h a4;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO38_OFFSET     = 10'h a8;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO39_OFFSET     = 10'h ac;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO40_OFFSET     = 10'h b0;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO41_OFFSET     = 10'h b4;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO42_OFFSET     = 10'h b8;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO43_OFFSET     = 10'h bc;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO44_OFFSET     = 10'h c0;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO45_OFFSET     = 10'h c4;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO46_OFFSET     = 10'h c8;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO47_OFFSET     = 10'h cc;
  parameter logic [BlockAw-1:0] RV_PLIC_PRIO48_OFFSET     = 10'h d0;
  parameter logic [BlockAw-1:0] RV_PLIC_IE0_0_OFFSET      = 10'h d4;
  parameter logic [BlockAw-1:0] RV_PLIC_IE0_1_OFFSET      = 10'h d8;
  parameter logic [BlockAw-1:0] RV_PLIC_THRESHOLD0_OFFSET = 10'h dc;
  parameter logic [BlockAw-1:0] RV_PLIC_CC0_OFFSET        = 10'h e0;
  parameter logic [BlockAw-1:0] RV_PLIC_MSIP0_OFFSET      = 10'h e4;

`line 377 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
  typedef enum int {
    RV_PLIC_IP_0,
    RV_PLIC_IP_1,
    RV_PLIC_LE_0,
    RV_PLIC_LE_1,
    RV_PLIC_PRIO0,
    RV_PLIC_PRIO1,
    RV_PLIC_PRIO2,
    RV_PLIC_PRIO3,
    RV_PLIC_PRIO4,
    RV_PLIC_PRIO5,
    RV_PLIC_PRIO6,
    RV_PLIC_PRIO7,
    RV_PLIC_PRIO8,
    RV_PLIC_PRIO9,
    RV_PLIC_PRIO10,
    RV_PLIC_PRIO11,
    RV_PLIC_PRIO12,
    RV_PLIC_PRIO13,
    RV_PLIC_PRIO14,
    RV_PLIC_PRIO15,
    RV_PLIC_PRIO16,
    RV_PLIC_PRIO17,
    RV_PLIC_PRIO18,
    RV_PLIC_PRIO19,
    RV_PLIC_PRIO20,
    RV_PLIC_PRIO21,
    RV_PLIC_PRIO22,
    RV_PLIC_PRIO23,
    RV_PLIC_PRIO24,
    RV_PLIC_PRIO25,
    RV_PLIC_PRIO26,
    RV_PLIC_PRIO27,
    RV_PLIC_PRIO28,
    RV_PLIC_PRIO29,
    RV_PLIC_PRIO30,
    RV_PLIC_PRIO31,
    RV_PLIC_PRIO32,
    RV_PLIC_PRIO33,
    RV_PLIC_PRIO34,
    RV_PLIC_PRIO35,
    RV_PLIC_PRIO36,
    RV_PLIC_PRIO37,
    RV_PLIC_PRIO38,
    RV_PLIC_PRIO39,
    RV_PLIC_PRIO40,
    RV_PLIC_PRIO41,
    RV_PLIC_PRIO42,
    RV_PLIC_PRIO43,
    RV_PLIC_PRIO44,
    RV_PLIC_PRIO45,
    RV_PLIC_PRIO46,
    RV_PLIC_PRIO47,
    RV_PLIC_PRIO48,
    RV_PLIC_IE0_0,
    RV_PLIC_IE0_1,
    RV_PLIC_THRESHOLD0,
    RV_PLIC_CC0,
    RV_PLIC_MSIP0
  } rv_plic_id_e;

`line 439 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
   
  parameter logic [3:0] RV_PLIC_PERMIT [58] = '{
    4'b 1111,  
    4'b 1111,  
    4'b 1111,  
    4'b 1111,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001,  
    4'b 1111,  
    4'b 1111,  
    4'b 0001,  
    4'b 0001,  
    4'b 0001   
  };

`line 501 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 0
endpackage

`line 503 "../src/merl_azadi-II_azadi-pkg_1.0/src/ip/rv_plic/rtl/rv_plic_reg_pkg.sv" 2
