===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.5732 seconds

  ----Wall Time----  ----Name----
    4.0204 ( 12.7%)  FIR Parser
   15.2363 ( 48.3%)  'firrtl.circuit' Pipeline
    0.5504 (  1.7%)    CreateSiFiveMetadata
    1.4045 (  4.4%)    'firrtl.module' Pipeline
    1.2638 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1407 (  0.4%)      LowerCHIRRTL
    0.0951 (  0.3%)    InferWidths
    0.7033 (  2.2%)    InferResets
    0.0189 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0189 (  0.1%)    PrefixModules
    0.6975 (  2.2%)    LowerFIRRTLTypes
    6.2500 ( 19.8%)    'firrtl.module' Pipeline
    0.8956 (  2.8%)      ExpandWhens
    5.3544 ( 17.0%)      Canonicalizer
    0.4009 (  1.3%)    Inliner
    1.0655 (  3.4%)    IMConstProp
    0.0298 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.0500 ( 12.8%)    'firrtl.module' Pipeline
    4.0500 ( 12.8%)      Canonicalizer
    2.4271 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    6.8713 ( 21.8%)  'hw.module' Pipeline
    0.0815 (  0.3%)    HWCleanup
    0.9999 (  3.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.7135 ( 18.1%)    Canonicalizer
    0.0764 (  0.2%)    HWLegalizeModules
    0.3327 (  1.1%)  HWLegalizeNames
    0.8459 (  2.7%)  'hw.module' Pipeline
    0.8459 (  2.7%)    PrettifyVerilog
    1.8376 (  5.8%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   31.5732 (100.0%)  Total

{
  totalTime: 31.597,
  maxMemory: 599035904
}
