set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/empty_int_reg[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[41]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[48]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[45]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[40]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[53]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[45]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/credits[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[32]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[40]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[45]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[33]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_credit_in_reg_0}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[42]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[54]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[61]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[44]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[57]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[60]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[34]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[54]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[51]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[55]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_empty}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_credit_in_int_0}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[60]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[40]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[51]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[36]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[42]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[46]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[58]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[49]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[31]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[62]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_wrreq}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_credit_out_int_0}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/credits[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[38]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[37]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[41]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[44]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[57]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[58]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[state][1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[48]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[58]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[59]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/receiving_fsm}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][31]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[50]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[38]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/credit_in_empty}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[56]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[44]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[46]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[63]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[43]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[52]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[55]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[44]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ahb_slv_in_ddr[0][htrans][1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[56]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[36]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[47]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[31]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ahb_slv_in_ddr[0][hready]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[47]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[57]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[43]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/sending[sync_clk]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[53]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[63]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[52]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[39]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[55]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[39]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[49]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[49]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[59]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[41]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[33]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[48]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[32]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[36]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[63]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[59]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[38]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[43]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[50]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[37]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[62]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[38]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[54]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[55]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[62]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[44]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[40]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[34]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[35]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/credit_in}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_rdreq}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_valid_out_int_0}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/credits[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/credits[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[49]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[61]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[47]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[60]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[62]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[53]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[46]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[33]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[52]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ahb_mst_out_ddr[0][1][htrans][0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[53]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[36]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[54]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[59]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[61]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/full_int}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[13]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[32]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[43]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[31]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[48]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[56]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[63]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[42]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[htrans][0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[31]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[60]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[12]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[48]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[45]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[42]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[33]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[45]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[62]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[52]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ahb_slv_in_ddr[0][htrans][0]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[42]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[14]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[46]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[35]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[51]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[35]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[31]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[37]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[40]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[50]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][28]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[41]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[58]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[57]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[37]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[37]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[38]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[39]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_full}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[34]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[17]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[50]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[30]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[46]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[50]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[51]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ahb_mst_out_ddr[0][1][htrans][1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[56]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[61]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwrite]_0}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[6]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[55]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[32]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[23]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[4]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[56]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[39]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[58]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[47]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[53]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[20]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[32]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[39]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[51]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[state][2]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[49]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[25]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][26]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[21]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[35]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[24]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[10]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[11]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[35]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[3]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[57]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[61]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[15]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[36]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[34]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[9]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[18]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[59]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[41]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[47]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[60]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[54]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[63]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[1]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[29]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[count][27]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[5]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[22]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[19]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[43]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[52]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[8]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[16]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[7]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[33]}]
set_property MARK_DEBUG true [get_nets {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[34]}]
set_property MARK_DEBUG true [get_nets fpga_credit_in_int_3]
set_property MARK_DEBUG true [get_nets fpga_credit_in_int_2]
set_property MARK_DEBUG true [get_nets fpga_credit_in_int_0]
set_property MARK_DEBUG true [get_nets fpga_credit_in_int_1]
set_property MARK_DEBUG true [get_nets fpga_credit_out_int_0]
set_property MARK_DEBUG true [get_nets fpga_credit_out_int_2]
set_property MARK_DEBUG true [get_nets fpga_credit_out_int_1]
set_property MARK_DEBUG true [get_nets fpga_credit_out_int_3]
set_property MARK_DEBUG true [get_nets fpga_valid_in_int_1]
set_property MARK_DEBUG true [get_nets fpga_valid_in_int_3]
set_property MARK_DEBUG true [get_nets fpga_valid_in_int_2]
set_property MARK_DEBUG true [get_nets fpga_valid_in_int_0]
set_property MARK_DEBUG true [get_nets fpga_valid_out_int_1]
set_property MARK_DEBUG true [get_nets fpga_valid_out_int_2]
set_property MARK_DEBUG true [get_nets fpga_valid_out_int_0]
set_property MARK_DEBUG true [get_nets fpga_valid_out_int_3]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list gen_mig.MCB_quad_mig_inst/u_mig_mig/c0_u_ddr3_infrastructure/gen_mmcm.mmcm_i_0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[0]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[1]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[2]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[3]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[4]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[5]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[6]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[7]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[8]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[9]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[10]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[11]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[12]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[13]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[14]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[15]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[16]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[17]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[18]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[19]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[20]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[21]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[22]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[23]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[24]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[25]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[26]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[27]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[28]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[29]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[30]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[31]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[32]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[33]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[34]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[35]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[36]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[37]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[38]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[39]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[40]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[41]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[42]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[43]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[44]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[45]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[46]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[47]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[48]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[49]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[50]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[51]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[52]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[53]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[54]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[55]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[56]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[57]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[58]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[59]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[60]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[61]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[62]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_in[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ahb_mst_out_ddr[0][1][htrans][0]} {fpga_io_gen[0].ext2ahbm_i/ahb_mst_out_ddr[0][1][htrans][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[0]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[1]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[2]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[3]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[4]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[5]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[6]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[7]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[8]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[9]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[10]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[11]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[12]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[13]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[14]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[15]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[16]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[17]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[18]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[19]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[20]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[21]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[22]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[23]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[24]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[25]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[26]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[27]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[28]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[29]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[30]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[31]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[32]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[33]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[34]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[35]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[36]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[37]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[38]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[39]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[40]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[41]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[42]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[43]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[44]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[45]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[46]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[47]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[48]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[49]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[50]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[51]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[52]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[53]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[54]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[55]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[56]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[57]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[58]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[59]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[60]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[61]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[62]} {fpga_io_gen[0].ext2ahbm_i/ext_snd_data_in[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/r_reg[count][0]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][1]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][2]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][3]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][4]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][5]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][6]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][7]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][8]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][9]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][10]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][11]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][12]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][13]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][14]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][15]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][16]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][17]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][18]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][19]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][20]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][21]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][22]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][23]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][24]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][25]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][26]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][27]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][28]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][29]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][30]} {fpga_io_gen[0].ext2ahbm_i/r_reg[count][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ahb_slv_in_ddr[0][htrans][0]} {fpga_io_gen[0].ext2ahbm_i/ahb_slv_in_ddr[0][htrans][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[0]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[1]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[2]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[3]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[4]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[5]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[6]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[7]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[8]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[9]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[10]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[11]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[12]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[13]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[14]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[15]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[16]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[17]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[18]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[19]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[20]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[21]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[22]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[23]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[24]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[25]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[26]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[27]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[28]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[29]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[30]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[31]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[32]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[33]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[34]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[35]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[36]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[37]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[38]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[39]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[40]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[41]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[42]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[43]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[44]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[45]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[46]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[47]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[48]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[49]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[50]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[51]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[52]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[53]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[54]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[55]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[56]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[57]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[58]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[59]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[60]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[61]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[62]} {fpga_io_gen[0].ext2ahbm_i/ext_rcv_data_out[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/credits[0]} {fpga_io_gen[0].ext2ahbm_i/credits[1]} {fpga_io_gen[0].ext2ahbm_i/credits[2]} {fpga_io_gen[0].ext2ahbm_i/credits[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/r_reg[state][1]} {fpga_io_gen[0].ext2ahbm_i/r_reg[state][2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 31 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[0]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[1]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[2]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[3]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[4]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[5]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[6]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[7]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[8]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[9]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[10]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[11]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[12]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[13]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[14]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[15]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[16]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[17]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[18]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[19]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[20]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[21]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[22]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[23]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[24]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[25]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[26]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[27]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[28]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[29]} {fpga_io_gen[0].ext2ahbm_i/r_reg[haddr][31]_0[30]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[0]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[1]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[2]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[3]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[4]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[5]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[6]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[7]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[8]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[9]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[10]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[11]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[12]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[13]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[14]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[15]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[16]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[17]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[18]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[19]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[20]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[21]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[22]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[23]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[24]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[25]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[26]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[27]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[28]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[29]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[30]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[31]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[32]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[33]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[34]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[35]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[36]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[37]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[38]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[39]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[40]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[41]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[42]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[43]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[44]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[45]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[46]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[47]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[48]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[49]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[50]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[51]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[52]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[53]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[54]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[55]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[56]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[57]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[58]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[59]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[60]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[61]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[62]} {fpga_io_gen[0].ext2ahbm_i/r_reg[hwdata][63]_0[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ahb_slv_in_ddr[0][hready]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/credit_in}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/credit_in_empty}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ext_rcv_empty}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ext_rcv_rdreq}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ext_snd_full}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/ext_snd_wrreq}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list fpga_credit_in_int_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/fpga_credit_in_int_0}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/fpga_credit_in_reg_0}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/fpga_credit_out_int_0}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list fpga_credit_out_int_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list fpga_valid_in_int_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list fpga_valid_out_int_0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/fpga_valid_out_int_0}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/full_int}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/r_reg[htrans][0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/r_reg[hwrite]_0}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/receiving_fsm}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/sending[sync_clk]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list {fpga_io_gen[0].fpga_clk_out_pad/xcv2.u0/fpga_clk_out_int_0}]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 64 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[0]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[1]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[2]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[3]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[4]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[5]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[6]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[7]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[8]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[9]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[10]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[11]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[12]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[13]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[14]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[15]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[16]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[17]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[18]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[19]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[20]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[21]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[22]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[23]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[24]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[25]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[26]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[27]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[28]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[29]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[30]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[31]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[32]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[33]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[34]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[35]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[36]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[37]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[38]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[39]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[40]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[41]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[42]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[43]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[44]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[45]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[46]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[47]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[48]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[49]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[50]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[51]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[52]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[53]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[54]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[55]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[56]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[57]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[58]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[59]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[60]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[61]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[62]} {fpga_io_gen[0].ext2ahbm_i/fpga_data_out[63]}]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list gen_mig.MCB_quad_mig_inst/u_mig_mig/c1_u_ddr3_infrastructure/CLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list fpga_credit_in_int_1]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list fpga_credit_out_int_1]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list fpga_valid_in_int_1]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property port_width 1 [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list fpga_valid_out_int_1]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list gen_mig.MCB_quad_mig_inst/u_mig_mig/c2_u_ddr3_infrastructure/CLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property port_width 1 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list fpga_credit_in_int_2]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
set_property port_width 1 [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list fpga_credit_out_int_2]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
set_property port_width 1 [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list fpga_valid_in_int_2]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list fpga_valid_out_int_2]]
create_debug_core u_ila_4 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property port_width 1 [get_debug_ports u_ila_4/clk]
connect_debug_port u_ila_4/clk [get_nets [list gen_mig.MCB_quad_mig_inst/u_mig_mig/c3_u_ddr3_infrastructure/CLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
set_property port_width 1 [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list fpga_credit_in_int_3]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
set_property port_width 1 [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list fpga_credit_out_int_3]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
set_property port_width 1 [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list fpga_valid_in_int_3]]
create_debug_port u_ila_4 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
set_property port_width 1 [get_debug_ports u_ila_4/probe3]
connect_debug_port u_ila_4/probe3 [get_nets [list fpga_valid_out_int_3]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets sys_clk[3]]
