# do FINAL.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:59:41 on Dec 07,2015
# vlog -work work FINAL.vo 
# -- Compiling module CENTRAL_PROCESSOR
# 
# Top level modules:
# 	CENTRAL_PROCESSOR
# End time: 16:59:43 on Dec 07,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:59:43 on Dec 07,2015
# vlog -work work CPU.vwf.vt 
# -- Compiling module CENTRAL_PROCESSOR_vlg_sample_tst
# -- Compiling module CENTRAL_PROCESSOR_vlg_check_tst
# -- Compiling module CENTRAL_PROCESSOR_vlg_vec_tst
# 
# Top level modules:
# 	CENTRAL_PROCESSOR_vlg_vec_tst
# End time: 16:59:47 on Dec 07,2015, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -c -do "FINAL.do" 
# Start time: 16:59:47 on Dec 07,2015
# Loading work.CENTRAL_PROCESSOR_vlg_vec_tst
# Loading work.CENTRAL_PROCESSOR
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.CENTRAL_PROCESSOR_vlg_sample_tst
# Loading work.CENTRAL_PROCESSOR_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : CPU.vwf.vt(574)
#    Time: 1 us  Iteration: 0  Instance: /CENTRAL_PROCESSOR_vlg_vec_tst/tb_out
# End time: 16:59:48 on Dec 07,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
