/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [25:0] _03_;
  wire [2:0] _04_;
  wire [3:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [28:0] celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [28:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = _00_ ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_30z = celloutsig_0_20z[0] ? celloutsig_0_12z[2] : _01_;
  assign celloutsig_0_31z = celloutsig_0_30z ? celloutsig_0_16z[2] : celloutsig_0_1z;
  assign celloutsig_0_3z = celloutsig_0_2z ? in_data[28] : in_data[66];
  assign celloutsig_0_33z = celloutsig_0_0z[3] ? celloutsig_0_22z : celloutsig_0_31z;
  assign celloutsig_1_1z = in_data[144] ? celloutsig_1_0z[2] : celloutsig_1_0z[0];
  assign celloutsig_1_2z = celloutsig_1_0z[0] ? celloutsig_1_0z[0] : celloutsig_1_0z[2];
  assign celloutsig_1_6z = celloutsig_1_5z[0] ? _02_ : celloutsig_1_3z[19];
  assign celloutsig_1_13z = celloutsig_1_3z[19] ? _02_ : celloutsig_1_2z;
  assign celloutsig_1_14z = celloutsig_1_6z ? celloutsig_1_10z[2] : celloutsig_1_13z;
  assign celloutsig_1_16z = celloutsig_1_12z[15] ? celloutsig_1_1z : celloutsig_1_13z;
  assign celloutsig_1_17z = celloutsig_1_14z ? celloutsig_1_9z[5] : celloutsig_1_1z;
  assign celloutsig_0_5z = celloutsig_0_4z[0] ? celloutsig_0_1z : in_data[34];
  assign celloutsig_1_19z = celloutsig_1_18z[9] ? celloutsig_1_16z : celloutsig_1_17z;
  assign celloutsig_0_9z = celloutsig_0_8z[1] ? celloutsig_0_1z : in_data[87];
  assign celloutsig_0_10z = celloutsig_0_5z ? celloutsig_0_7z[6] : celloutsig_0_1z;
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? in_data[82] : celloutsig_0_0z[0];
  assign celloutsig_0_15z = celloutsig_0_12z[5] ? celloutsig_0_14z[6] : celloutsig_0_0z[5];
  assign celloutsig_0_17z = celloutsig_0_9z ? celloutsig_0_8z[3] : celloutsig_0_4z[0];
  assign celloutsig_0_18z = celloutsig_0_15z ? celloutsig_0_12z[0] : celloutsig_0_16z[4];
  assign celloutsig_0_22z = celloutsig_0_0z[4] ? celloutsig_0_21z[1] : celloutsig_0_7z[22];
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[44] : celloutsig_0_1z;
  reg [25:0] _28_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 26'h0000000;
    else _28_ <= { celloutsig_1_3z[22:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _03_[25:16], _02_, _03_[14:0] } = _28_;
  reg [2:0] _29_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 3'h0;
    else _29_ <= { celloutsig_0_7z[20:19], celloutsig_0_15z };
  assign { _04_[2], _00_, _04_[0] } = _29_;
  reg [3:0] _30_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 4'h0;
    else _30_ <= { celloutsig_0_19z[8:7], celloutsig_0_5z, celloutsig_0_17z };
  assign { _01_, _05_[2:0] } = _30_;
  assign celloutsig_0_0z = in_data[79:74] % { 1'h1, in_data[13:9] };
  assign celloutsig_0_34z = { celloutsig_0_19z[8:6], celloutsig_0_28z, celloutsig_0_10z } % { 1'h1, celloutsig_0_13z[2], celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[160:158] % { 1'h1, in_data[101:100] };
  assign celloutsig_1_3z = { in_data[176:153], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[162:142], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[1], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, _03_[24:21] };
  assign celloutsig_1_7z = { in_data[148:146], celloutsig_1_0z, celloutsig_1_6z } % { 1'h1, _02_, _03_[14], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_7z[4:0] % { 1'h1, in_data[112:109] };
  assign celloutsig_1_9z = { celloutsig_1_8z[3:0], celloutsig_1_6z, celloutsig_1_6z } % { 1'h1, celloutsig_1_8z[2:0], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[15:13] % { 1'h1, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_10z = { _03_[16], _02_, _03_[14:10] } % { 1'h1, celloutsig_1_3z[18:13] };
  assign celloutsig_1_12z = { celloutsig_1_3z[9:0], celloutsig_1_9z } % { 1'h1, in_data[178:164] };
  assign celloutsig_1_18z = { celloutsig_1_3z[23:13], celloutsig_1_9z } % { 1'h1, celloutsig_1_10z[4:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[34:10], celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, in_data[89:70], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_6z[28:20], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[27:5] };
  assign celloutsig_0_8z = { celloutsig_0_4z[1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[6:4] };
  assign celloutsig_0_12z = { celloutsig_0_7z[21:18], celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[21:16] };
  assign celloutsig_0_13z = celloutsig_0_12z[6:1] % { 1'h1, celloutsig_0_6z[8:4] };
  assign celloutsig_0_14z = { celloutsig_0_6z[16:7], celloutsig_0_1z, celloutsig_0_10z } % { 1'h1, celloutsig_0_7z[21:17], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z } % { 1'h1, in_data[2], celloutsig_0_13z[5:1], in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_6z[15:9], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_9z } % { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_13z };
  assign celloutsig_0_20z = celloutsig_0_16z[6:3] % { 1'h1, celloutsig_0_0z[4:3], celloutsig_0_18z };
  assign celloutsig_0_21z = { celloutsig_0_6z[3:2], celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[10], in_data[0] };
  assign _03_[15] = _02_;
  assign _04_[1] = _00_;
  assign _05_[3] = _01_;
  assign { out_data[144:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
