DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "i_encryp"
duLibraryName "snrf031"
duName "fsi_core_encryp"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 14598,0
)
(Instance
name "i_decryp"
duLibraryName "snrf031"
duName "fsi_core_decryp"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 14676,0
)
(Instance
name "i_eth"
duLibraryName "snrf031"
duName "fsi_core_eth"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 15078,0
)
(Instance
name "i_srv"
duLibraryName "snrf031"
duName "fsi_core_srv"
elements [
(GiElement
name "g_version"
type "std_logic_vector(31 downto 0)"
value "c_version"
)
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 16597,0
)
(Instance
name "i_flink"
duLibraryName "ip_flink"
duName "ip_flink_master"
elements [
(GiElement
name "g_addr_len"
type "natural"
value "g_add_size"
e "-- bit len of address from proc interface"
)
(GiElement
name "g_data_len"
type "natural"
value "32"
)
]
mwi 0
uid 18392,0
)
(Instance
name "i_logic"
duLibraryName "snrf031"
duName "fsi_core_logic"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 19146,0
)
(Instance
name "i_temp"
duLibraryName "ip_temp_if"
duName "ip_temp_if"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 20078,0
)
(Instance
name "i_bus"
duLibraryName "snrf031"
duName "fsi_core_bus"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
(GiElement
name "g_slave_bus_size"
type "integer"
value "g_slave_bus_size"
)
]
mwi 0
uid 21168,0
)
(Instance
name "i_aurora"
duLibraryName "module_fsi_aurora"
duName "fsi_aurora"
elements [
(GiElement
name "g_frame_size"
type "integer"
value "128"
e "--! Size in number of data beats, not in Bytes"
)
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
mwi 0
uid 22021,0
)
(Instance
name "i_dds"
duLibraryName "ip_dds"
duName "ip_dds"
elements [
(GiElement
name "g_addr_len"
type "natural"
value "g_add_size"
)
]
mwi 0
uid 23148,0
)
]
libraryRefs [
"ieee"
"module_fsi_aurora"
"ip_flink"
"ip_temp_if"
"module_dds"
]
)
version "31.1"
appVersion "2017.1a (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core"
)
(vvPair
variable "d_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core"
)
(vvPair
variable "date"
value "23/07/2025"
)
(vvPair
variable "day"
value "mi."
)
(vvPair
variable "day_long"
value "miércoles"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "entity_name"
value "fsi_core"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "graphical_source_author"
value "jose.sanchez"
)
(vvPair
variable "graphical_source_date"
value "23/07/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "CPU-G83HX84"
)
(vvPair
variable "graphical_source_time"
value "16:21:42"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CPU-G83HX84"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "fsi_core"
)
(vvPair
variable "month"
value "jul."
)
(vvPair
variable "month_long"
value "julio"
)
(vvPair
variable "p"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "system"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "16:21:42"
)
(vvPair
variable "unit"
value "fsi_core"
)
(vvPair
variable "user"
value "jose.sanchez"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 20,0
optionalChildren [
*1 (CommentText
uid 765,0
shape (Rectangle
uid 766,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-37000,11800,-33011,13000"
)
oxt "0,0,15000,5000"
text (MLText
uid 767,0
va (VaSet
fg "0,0,32768"
)
xt "-36800,12000,-33800,12800"
st "
25Mhz

"
tm "CommentText"
wrapOption 3
visibleHeight 1200
visibleWidth 3989
)
)
*2 (CommentText
uid 774,0
shape (Rectangle
uid 775,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-38000,-5200,-34011,-4000"
)
oxt "0,0,15000,5000"
text (MLText
uid 776,0
va (VaSet
fg "0,0,32768"
)
xt "-37800,-5000,-34800,-4200"
st "
25Mhz

"
tm "CommentText"
wrapOption 3
visibleHeight 1200
visibleWidth 3989
)
)
*3 (CommentText
uid 777,0
shape (Rectangle
uid 778,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-37000,8800,-33011,10000"
)
oxt "0,0,15000,5000"
text (MLText
uid 779,0
va (VaSet
fg "0,0,32768"
)
xt "-36800,9000,-33800,9800"
st "
25Mhz

"
tm "CommentText"
wrapOption 3
visibleHeight 1200
visibleWidth 3989
)
)
*4 (CommentText
uid 780,0
shape (Rectangle
uid 781,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-38000,-2200,-34011,-1000"
)
oxt "0,0,15000,5000"
text (MLText
uid 782,0
va (VaSet
fg "0,0,32768"
)
xt "-37800,-2000,-34800,-1200"
st "
25Mhz

"
tm "CommentText"
wrapOption 3
visibleHeight 1200
visibleWidth 3989
)
)
*5 (Net
uid 1191,0
lang 2
decl (Decl
n "clk_eth"
t "std_logic"
o 10
suid 4,0
)
declText (MLText
uid 1192,0
va (VaSet
isHidden 1
)
xt "23000,-13800,46000,-13000"
st "signal EthernetClk_fsi_adt     : std_logic"
)
)
*6 (Net
uid 1297,0
lang 2
decl (Decl
n "eth_rx_enable"
t "std_logic"
o 123
suid 57,0
)
declText (MLText
uid 1298,0
va (VaSet
isHidden 1
)
xt "23000,30200,46000,31000"
st "signal rl_adt_sel_eth_imp1     : std_logic"
)
)
*7 (Net
uid 1299,0
lang 2
decl (Decl
n "eth_rx_sel"
t "std_logic"
o 124
suid 58,0
)
declText (MLText
uid 1300,0
va (VaSet
isHidden 1
)
xt "23000,25400,46000,26200"
st "signal fl_adt_sel_eth_imp1     : std_logic"
)
)
*8 (Net
uid 1303,0
lang 2
decl (Decl
n "eth_tx_sel"
t "std_logic"
o 130
suid 60,0
)
declText (MLText
uid 1304,0
va (VaSet
isHidden 1
)
xt "23000,29400,46000,30200"
st "signal rl_adt_enable_imp1      : std_logic"
)
)
*9 (Net
uid 1379,0
lang 2
decl (Decl
n "ProcDataOut_encryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 78
suid 65,0
)
declText (MLText
uid 1380,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30500,-16300"
st "ProcDataOut_encryp      : std_logic_vector(31 downto 0)"
)
)
*10 (Net
uid 1381,0
lang 2
decl (Decl
n "ProcCs_encryp"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 66,0
)
declText (MLText
uid 1382,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "ProcCs_encryp           : std_logic"
)
)
*11 (Net
uid 1385,0
lang 11
decl (Decl
n "ProcWrAck_encryp"
t "std_logic"
o 100
suid 68,0
)
declText (MLText
uid 1386,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "ProcWrAck_encryp        : std_logic"
)
)
*12 (Net
uid 1387,0
lang 11
decl (Decl
n "ProcRdAck_encryp"
t "std_logic"
o 90
suid 69,0
)
declText (MLText
uid 1388,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "ProcRdAck_encryp        : std_logic"
)
)
*13 (Net
uid 1461,0
lang 2
decl (Decl
n "ProcDataOut_decryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 77
suid 73,0
)
declText (MLText
uid 1462,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30500,-16300"
st "ProcDataOut_decryp      : std_logic_vector(31 downto 0)"
)
)
*14 (Net
uid 1463,0
lang 2
decl (Decl
n "ProcCs_decryp"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 74,0
)
declText (MLText
uid 1464,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "ProcCs_decryp           : std_logic"
)
)
*15 (Net
uid 1467,0
lang 11
decl (Decl
n "ProcWrAck_decryp"
t "std_logic"
o 99
suid 76,0
)
declText (MLText
uid 1468,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "ProcWrAck_decryp        : std_logic"
)
)
*16 (Net
uid 1469,0
lang 11
decl (Decl
n "ProcRdAck_decryp"
t "std_logic"
o 89
suid 77,0
)
declText (MLText
uid 1470,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "ProcRdAck_decryp        : std_logic"
)
)
*17 (Net
uid 2059,0
lang 2
decl (Decl
n "ProcDataOut_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 80
suid 87,0
)
declText (MLText
uid 2060,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30500,-16300"
st "ProcDataOut_mii         : std_logic_vector(31 downto 0)"
)
)
*18 (Net
uid 2095,0
lang 2
decl (Decl
n "ProcDataOut_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 81
suid 90,0
)
declText (MLText
uid 2096,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30500,-16300"
st "ProcDataOut_rgmii       : std_logic_vector(31 downto 0)"
)
)
*19 (Net
uid 2231,0
lang 2
decl (Decl
n "mii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 37
suid 99,0
)
declText (MLText
uid 2232,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-13900"
st "------------------------------
-- Interface Ethernet SMI   --
------------------------------
mii_mdc                 : std_logic"
)
)
*20 (PortIoOut
uid 2237,0
shape (CompositeShape
uid 2238,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2239,0
sl 0
ro 90
xt "-39000,15625,-37500,16375"
)
(Line
uid 2240,0
sl 0
ro 90
xt "-37500,16000,-37000,16000"
pts [
"-37000,16000"
"-37500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2241,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2242,0
va (VaSet
)
xt "-44000,15600,-40000,16400"
st "mii_mdc"
ju 2
blo "-40000,16200"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 2243,0
lang 2
decl (Decl
n "mii_md"
t "std_logic"
o 55
suid 100,0
)
declText (MLText
uid 2244,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_md                  : std_logic"
)
)
*22 (PortIoInOut
uid 2249,0
shape (CompositeShape
uid 2250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2251,0
sl 0
ro 180
xt "-39000,16625,-37500,17375"
)
(Line
uid 2252,0
sl 0
ro 180
xt "-37500,17000,-37000,17000"
pts [
"-37000,17000"
"-37500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2253,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2254,0
va (VaSet
)
xt "-43500,16600,-40000,17400"
st "mii_md"
ju 2
blo "-40000,17200"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 2255,0
shape (CompositeShape
uid 2256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2257,0
sl 0
ro 270
xt "-39250,5625,-37750,6375"
)
(Line
uid 2258,0
sl 0
ro 270
xt "-37750,6000,-37250,6000"
pts [
"-37750,6000"
"-37250,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2259,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2260,0
va (VaSet
)
xt "-46500,5600,-40000,6400"
st "mii_rx_data"
ju 2
blo "-40000,6200"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 2261,0
shape (CompositeShape
uid 2262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2263,0
sl 0
ro 270
xt "-39250,6625,-37750,7375"
)
(Line
uid 2264,0
sl 0
ro 270
xt "-37750,7000,-37250,7000"
pts [
"-37750,7000"
"-37250,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2265,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2266,0
va (VaSet
)
xt "-45000,6600,-40000,7400"
st "mii_rx_dv"
ju 2
blo "-40000,7200"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 2267,0
shape (CompositeShape
uid 2268,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2269,0
sl 0
ro 270
xt "-39250,8625,-37750,9375"
)
(Line
uid 2270,0
sl 0
ro 270
xt "-37750,9000,-37250,9000"
pts [
"-37750,9000"
"-37250,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2271,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2272,0
va (VaSet
)
xt "-46000,8600,-40000,9400"
st "mii_rx_col"
ju 2
blo "-40000,9200"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 2273,0
shape (CompositeShape
uid 2274,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2275,0
sl 0
ro 270
xt "-39250,9625,-37750,10375"
)
(Line
uid 2276,0
sl 0
ro 270
xt "-37750,10000,-37250,10000"
pts [
"-37750,10000"
"-37250,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2277,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2278,0
va (VaSet
)
xt "-46000,9600,-40000,10400"
st "mii_rx_crs"
ju 2
blo "-40000,10200"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 2279,0
shape (CompositeShape
uid 2280,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2281,0
sl 0
ro 270
xt "-39250,7625,-37750,8375"
)
(Line
uid 2282,0
sl 0
ro 270
xt "-37750,8000,-37250,8000"
pts [
"-37750,8000"
"-37250,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2283,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2284,0
va (VaSet
)
xt "-45000,7600,-40000,8400"
st "mii_rx_er"
ju 2
blo "-40000,8200"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 2285,0
shape (CompositeShape
uid 2286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2287,0
sl 0
ro 270
xt "-39250,10625,-37750,11375"
)
(Line
uid 2288,0
sl 0
ro 270
xt "-37750,11000,-37250,11000"
pts [
"-37750,11000"
"-37250,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2289,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2290,0
va (VaSet
)
xt "-46000,10600,-40000,11400"
st "mii_rx_clk"
ju 2
blo "-40000,11200"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 2297,0
shape (CompositeShape
uid 2298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2299,0
sl 0
ro 270
xt "-39250,13625,-37750,14375"
)
(Line
uid 2300,0
sl 0
ro 270
xt "-37750,14000,-37250,14000"
pts [
"-37750,14000"
"-37250,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2301,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2302,0
va (VaSet
)
xt "-46000,13600,-40000,14400"
st "mii_tx_clk"
ju 2
blo "-40000,14200"
tm "WireNameMgr"
)
)
)
*30 (PortIoOut
uid 2309,0
shape (CompositeShape
uid 2310,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2311,0
sl 0
ro 90
xt "-39250,11625,-37750,12375"
)
(Line
uid 2312,0
sl 0
ro 90
xt "-37750,12000,-37250,12000"
pts [
"-37250,12000"
"-37750,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2313,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2314,0
va (VaSet
)
xt "-46500,11600,-40000,12400"
st "mii_tx_data"
ju 2
blo "-40000,12200"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 2315,0
shape (CompositeShape
uid 2316,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2317,0
sl 0
ro 90
xt "-39250,12625,-37750,13375"
)
(Line
uid 2318,0
sl 0
ro 90
xt "-37750,13000,-37250,13000"
pts [
"-37250,13000"
"-37750,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2319,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2320,0
va (VaSet
)
xt "-45000,12600,-40000,13400"
st "mii_tx_en"
ju 2
blo "-40000,13200"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 2321,0
lang 2
decl (Decl
n "rgmii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 48
suid 101,0
)
declText (MLText
uid 2322,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-13900"
st "------------------------------
-- Interface Ethernet SMI   --
------------------------------
rgmii_mdc               : std_logic"
)
)
*33 (PortIoOut
uid 2327,0
shape (CompositeShape
uid 2328,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2329,0
sl 0
ro 90
xt "-39000,625,-37500,1375"
)
(Line
uid 2330,0
sl 0
ro 90
xt "-37500,1000,-37000,1000"
pts [
"-37000,1000"
"-37500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2331,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2332,0
va (VaSet
)
xt "-45000,600,-40000,1400"
st "rgmii_mdc"
ju 2
blo "-40000,1200"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 2333,0
lang 2
decl (Decl
n "rgmii_md"
t "std_logic"
o 56
suid 102,0
)
declText (MLText
uid 2334,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "rgmii_md                : std_logic"
)
)
*35 (PortIoInOut
uid 2339,0
shape (CompositeShape
uid 2340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2341,0
sl 0
ro 180
xt "-39000,1625,-37500,2375"
)
(Line
uid 2342,0
sl 0
ro 180
xt "-37500,2000,-37000,2000"
pts [
"-37000,2000"
"-37500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2343,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2344,0
va (VaSet
)
xt "-44500,1600,-40000,2400"
st "rgmii_md"
ju 2
blo "-40000,2200"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 2345,0
shape (CompositeShape
uid 2346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2347,0
sl 0
ro 270
xt "-39250,-6375,-37750,-5625"
)
(Line
uid 2348,0
sl 0
ro 270
xt "-37750,-6000,-37250,-6000"
pts [
"-37750,-6000"
"-37250,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2349,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2350,0
va (VaSet
)
xt "-47500,-6400,-40000,-5600"
st "rgmii_rx_data"
ju 2
blo "-40000,-5800"
tm "WireNameMgr"
)
)
)
*37 (PortIoIn
uid 2351,0
shape (CompositeShape
uid 2352,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2353,0
sl 0
ro 270
xt "-39250,-4375,-37750,-3625"
)
(Line
uid 2354,0
sl 0
ro 270
xt "-37750,-4000,-37250,-4000"
pts [
"-37750,-4000"
"-37250,-4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2355,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2356,0
va (VaSet
)
xt "-47000,-4400,-40000,-3600"
st "rgmii_rx_clk"
ju 2
blo "-40000,-3800"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 2357,0
shape (CompositeShape
uid 2358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2359,0
sl 0
ro 270
xt "-39250,-5375,-37750,-4625"
)
(Line
uid 2360,0
sl 0
ro 270
xt "-37750,-5000,-37250,-5000"
pts [
"-37750,-5000"
"-37250,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2361,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2362,0
va (VaSet
)
xt "-47000,-5400,-40000,-4600"
st "rgmii_rx_ctl"
ju 2
blo "-40000,-4800"
tm "WireNameMgr"
)
)
)
*39 (PortIoOut
uid 2363,0
shape (CompositeShape
uid 2364,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2365,0
sl 0
ro 90
xt "-39250,-3375,-37750,-2625"
)
(Line
uid 2366,0
sl 0
ro 90
xt "-37750,-3000,-37250,-3000"
pts [
"-37250,-3000"
"-37750,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2367,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2368,0
va (VaSet
)
xt "-47500,-3400,-40000,-2600"
st "rgmii_tx_data"
ju 2
blo "-40000,-2800"
tm "WireNameMgr"
)
)
)
*40 (PortIoOut
uid 2369,0
shape (CompositeShape
uid 2370,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2371,0
sl 0
ro 90
xt "-39250,-1375,-37750,-625"
)
(Line
uid 2372,0
sl 0
ro 90
xt "-37750,-1000,-37250,-1000"
pts [
"-37250,-1000"
"-37750,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2373,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2374,0
va (VaSet
)
xt "-47000,-1400,-40000,-600"
st "rgmii_tx_clk"
ju 2
blo "-40000,-800"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 2375,0
shape (CompositeShape
uid 2376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2377,0
sl 0
ro 90
xt "-39250,-2375,-37750,-1625"
)
(Line
uid 2378,0
sl 0
ro 90
xt "-37750,-2000,-37250,-2000"
pts [
"-37250,-2000"
"-37750,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2379,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2380,0
va (VaSet
)
xt "-47000,-2400,-40000,-1600"
st "rgmii_tx_ctl"
ju 2
blo "-40000,-1800"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 2381,0
lang 11
decl (Decl
n "rgmii_tx_clk"
t "std_logic"
o 50
suid 103,0
)
declText (MLText
uid 2382,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "rgmii_tx_clk            : std_logic"
)
)
*43 (Net
uid 2383,0
lang 11
decl (Decl
n "rgmii_tx_ctl"
t "std_logic"
o 51
suid 104,0
)
declText (MLText
uid 2384,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "rgmii_tx_ctl            : std_logic"
)
)
*44 (Net
uid 2385,0
lang 11
decl (Decl
n "rgmii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 52
suid 105,0
)
declText (MLText
uid 2386,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30000,-16300"
st "rgmii_tx_data           : std_logic_vector(3 DOWNTO 0)"
)
)
*45 (Net
uid 2389,0
lang 11
decl (Decl
n "rgmii_rx_clk"
t "std_logic"
o 21
suid 107,0
i "'0'"
)
declText (MLText
uid 2390,0
va (VaSet
isHidden 1
)
xt "1000,-17100,24000,-16300"
st "rgmii_rx_clk            : std_logic := '0'"
)
)
*46 (Net
uid 2391,0
lang 11
decl (Decl
n "rgmii_rx_ctl"
t "std_logic"
o 22
suid 108,0
)
declText (MLText
uid 2392,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "rgmii_rx_ctl            : std_logic"
)
)
*47 (Net
uid 2393,0
lang 11
decl (Decl
n "rgmii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 109,0
)
declText (MLText
uid 2394,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30000,-16300"
st "rgmii_rx_data           : std_logic_vector(3 DOWNTO 0)"
)
)
*48 (Net
uid 2395,0
lang 11
decl (Decl
n "mii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 110,0
)
declText (MLText
uid 2396,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30000,-16300"
st "mii_rx_data             : std_logic_vector(3 DOWNTO 0)"
)
)
*49 (Net
uid 2397,0
lang 11
decl (Decl
n "mii_rx_dv"
t "std_logic"
o 18
suid 111,0
)
declText (MLText
uid 2398,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_rx_dv               : std_logic"
)
)
*50 (Net
uid 2399,0
lang 11
decl (Decl
n "mii_rx_er"
t "std_logic"
o 19
suid 112,0
)
declText (MLText
uid 2400,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_rx_er               : std_logic"
)
)
*51 (Net
uid 2401,0
lang 11
decl (Decl
n "mii_rx_col"
t "std_logic"
o 15
suid 113,0
)
declText (MLText
uid 2402,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_rx_col              : std_logic"
)
)
*52 (Net
uid 2403,0
lang 11
decl (Decl
n "mii_rx_crs"
t "std_logic"
o 16
suid 114,0
)
declText (MLText
uid 2404,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_rx_crs              : std_logic"
)
)
*53 (Net
uid 2405,0
lang 11
decl (Decl
n "mii_rx_clk"
t "std_logic"
o 14
suid 115,0
i "'0'"
)
declText (MLText
uid 2406,0
va (VaSet
isHidden 1
)
xt "1000,-17100,24000,-16300"
st "mii_rx_clk              : std_logic := '0'"
)
)
*54 (Net
uid 2407,0
lang 11
decl (Decl
n "mii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 39
suid 116,0
)
declText (MLText
uid 2408,0
va (VaSet
isHidden 1
)
xt "1000,-17100,30000,-16300"
st "mii_tx_data             : std_logic_vector(3 DOWNTO 0)"
)
)
*55 (Net
uid 2409,0
lang 11
decl (Decl
n "mii_tx_en"
t "std_logic"
o 40
suid 117,0
)
declText (MLText
uid 2410,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_tx_en               : std_logic"
)
)
*56 (Net
uid 2411,0
lang 11
decl (Decl
n "mii_tx_clk"
t "std_logic"
o 20
suid 118,0
)
declText (MLText
uid 2412,0
va (VaSet
isHidden 1
)
xt "1000,-17100,20000,-16300"
st "mii_tx_clk              : std_logic"
)
)
*57 (Net
uid 2817,0
lang 11
decl (Decl
n "TXP"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 128,0
)
declText (MLText
uid 2818,0
va (VaSet
isHidden 1
)
)
)
*58 (PortIoOut
uid 2823,0
shape (CompositeShape
uid 2824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2825,0
sl 0
ro 270
xt "103500,-6375,105000,-5625"
)
(Line
uid 2826,0
sl 0
ro 270
xt "103000,-6000,103500,-6000"
pts [
"103000,-6000"
"103500,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2827,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2828,0
va (VaSet
)
xt "106000,-6400,108000,-5600"
st "TXP"
blo "106000,-5800"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 2829,0
lang 11
decl (Decl
n "TXN"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 129,0
)
declText (MLText
uid 2830,0
va (VaSet
isHidden 1
)
)
)
*60 (PortIoOut
uid 2835,0
shape (CompositeShape
uid 2836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2837,0
sl 0
ro 270
xt "103500,-5375,105000,-4625"
)
(Line
uid 2838,0
sl 0
ro 270
xt "103000,-5000,103500,-5000"
pts [
"103000,-5000"
"103500,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2839,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2840,0
va (VaSet
)
xt "106000,-5400,108000,-4600"
st "TXN"
blo "106000,-4800"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 2841,0
lang 11
decl (Decl
n "RXP"
t "std_logic"
prec "-- GTX Serial I/O"
preAdd 0
posAdd 0
o 6
suid 130,0
)
declText (MLText
uid 2842,0
va (VaSet
isHidden 1
)
)
)
*62 (PortIoIn
uid 2847,0
shape (CompositeShape
uid 2848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2849,0
sl 0
ro 90
xt "103500,-3375,105000,-2625"
)
(Line
uid 2850,0
sl 0
ro 90
xt "103000,-3000,103500,-3000"
pts [
"103500,-3000"
"103000,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2851,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2852,0
va (VaSet
)
xt "106000,-3400,108000,-2600"
st "RXP"
blo "106000,-2800"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 2853,0
lang 11
decl (Decl
n "RXN"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 131,0
)
declText (MLText
uid 2854,0
va (VaSet
isHidden 1
)
)
)
*64 (PortIoIn
uid 2859,0
shape (CompositeShape
uid 2860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2861,0
sl 0
ro 90
xt "103500,-2375,105000,-1625"
)
(Line
uid 2862,0
sl 0
ro 90
xt "103000,-2000,103500,-2000"
pts [
"103500,-2000"
"103000,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2863,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2864,0
va (VaSet
)
xt "106000,-2400,108000,-1600"
st "RXN"
blo "106000,-1800"
tm "WireNameMgr"
)
)
)
*65 (PortIoIn
uid 2871,0
shape (CompositeShape
uid 2872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2873,0
sl 0
ro 90
xt "103500,625,105000,1375"
)
(Line
uid 2874,0
sl 0
ro 90
xt "103000,1000,103500,1000"
pts [
"103500,1000"
"103000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2875,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2876,0
va (VaSet
)
xt "106000,600,112000,1400"
st "clk_aurora"
blo "106000,1200"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 3015,0
lang 2
decl (Decl
n "clk"
t "std_logic"
o 7
suid 136,0
)
declText (MLText
uid 3016,0
va (VaSet
isHidden 1
)
)
)
*67 (Panel
uid 3181,0
shape (RectFrame
uid 3182,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-76000,-12000,113000,144000"
)
title (TextAssociate
uid 3183,0
ps "TopLeftStrategy"
text (Text
uid 3184,0
va (VaSet
font "Courier New,8,1"
)
xt "-75000,-11000,-71500,-9900"
st "Panel0"
blo "-75000,-10200"
tm "PanelText"
)
)
)
*68 (GlobalConnector
uid 4901,0
shape (Circle
uid 4902,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-58000,44000,-56000,46000"
radius 1000
)
name (Text
uid 4903,0
va (VaSet
font "Courier New,8,1"
)
xt "-57500,44450,-56500,45550"
st "G"
blo "-57500,45250"
)
)
*69 (GlobalConnector
uid 4904,0
shape (Circle
uid 4905,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-58000,46000,-56000,48000"
radius 1000
)
name (Text
uid 4906,0
va (VaSet
font "Courier New,8,1"
)
xt "-57500,46450,-56500,47550"
st "G"
blo "-57500,47250"
)
)
*70 (GlobalConnector
uid 4907,0
shape (Circle
uid 4908,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-58000,48000,-56000,50000"
radius 1000
)
name (Text
uid 4909,0
va (VaSet
font "Courier New,8,1"
)
xt "-57500,48450,-56500,49550"
st "G"
blo "-57500,49250"
)
)
*71 (PortIoIn
uid 4910,0
shape (CompositeShape
uid 4911,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4912,0
sl 0
ro 270
xt "-62000,44625,-60500,45375"
)
(Line
uid 4913,0
sl 0
ro 270
xt "-60500,45000,-60000,45000"
pts [
"-60500,45000"
"-60000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4914,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4915,0
va (VaSet
)
xt "-67000,44600,-63000,45400"
st "clk_eth"
ju 2
blo "-63000,45200"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 4916,0
shape (CompositeShape
uid 4917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4918,0
sl 0
ro 270
xt "-62000,46625,-60500,47375"
)
(Line
uid 4919,0
sl 0
ro 270
xt "-60500,47000,-60000,47000"
pts [
"-60500,47000"
"-60000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4920,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4921,0
va (VaSet
)
xt "-65000,46600,-63000,47400"
st "clk"
ju 2
blo "-63000,47200"
tm "WireNameMgr"
)
)
)
*73 (PortIoIn
uid 4922,0
shape (CompositeShape
uid 4923,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4924,0
sl 0
ro 270
xt "-62000,48625,-60500,49375"
)
(Line
uid 4925,0
sl 0
ro 270
xt "-60500,49000,-60000,49000"
pts [
"-60500,49000"
"-60000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4926,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4927,0
va (VaSet
)
xt "-66000,48600,-63000,49400"
st "rst_n"
ju 2
blo "-63000,49200"
tm "WireNameMgr"
)
)
)
*74 (CommentText
uid 4934,0
shape (Rectangle
uid 4935,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-55000,43800,-51011,45000"
)
oxt "0,0,15000,5000"
text (MLText
uid 4936,0
va (VaSet
fg "0,0,32768"
)
xt "-54800,44000,-51800,44800"
st "
25Mhz

"
tm "CommentText"
wrapOption 3
visibleHeight 1200
visibleWidth 3989
)
)
*75 (CommentText
uid 4937,0
shape (Rectangle
uid 4938,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-55000,45800,-51011,47000"
)
oxt "0,0,15000,5000"
text (MLText
uid 4939,0
va (VaSet
fg "0,0,32768"
)
xt "-54800,46000,-51800,46800"
st "
50Mhz

"
tm "CommentText"
wrapOption 3
visibleHeight 1200
visibleWidth 3989
)
)
*76 (Net
uid 5059,0
lang 2
decl (Decl
n "ProcCs_mii"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 147,0
)
declText (MLText
uid 5060,0
va (VaSet
isHidden 1
)
)
)
*77 (Net
uid 5065,0
lang 2
decl (Decl
n "ProcRNW_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 150,0
)
declText (MLText
uid 5066,0
va (VaSet
isHidden 1
)
)
)
*78 (Net
uid 5067,0
lang 2
decl (Decl
n "ProcWrAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 151,0
)
declText (MLText
uid 5068,0
va (VaSet
isHidden 1
)
)
)
*79 (Net
uid 5069,0
lang 2
decl (Decl
n "ProcRdAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 152,0
)
declText (MLText
uid 5070,0
va (VaSet
isHidden 1
)
)
)
*80 (Net
uid 5071,0
lang 2
decl (Decl
n "ProcWrAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 153,0
)
declText (MLText
uid 5072,0
va (VaSet
isHidden 1
)
)
)
*81 (Net
uid 5073,0
lang 2
decl (Decl
n "ProcRdAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 154,0
)
declText (MLText
uid 5074,0
va (VaSet
isHidden 1
)
)
)
*82 (Net
uid 5342,0
lang 2
decl (Decl
n "ProcDataOut_core"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
suid 157,0
)
declText (MLText
uid 5343,0
va (VaSet
isHidden 1
)
)
)
*83 (Net
uid 5344,0
lang 2
decl (Decl
n "ProcCs_core"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 158,0
)
declText (MLText
uid 5345,0
va (VaSet
isHidden 1
)
)
)
*84 (Net
uid 5873,0
lang 2
decl (Decl
n "eth_tx_enable"
t "std_logic"
o 129
suid 161,0
)
declText (MLText
uid 5874,0
va (VaSet
isHidden 1
)
)
)
*85 (Net
uid 5988,0
lang 2
decl (Decl
n "ProcWrAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 162,0
)
declText (MLText
uid 5989,0
va (VaSet
isHidden 1
)
)
)
*86 (Net
uid 5990,0
lang 2
decl (Decl
n "ProcRdAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 163,0
)
declText (MLText
uid 5991,0
va (VaSet
isHidden 1
)
)
)
*87 (Net
uid 6355,0
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 24
suid 164,0
)
declText (MLText
uid 6356,0
va (VaSet
isHidden 1
)
)
)
*88 (Net
uid 6461,0
lang 2
decl (Decl
n "ProcDataOut_aurora"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 74
suid 167,0
)
declText (MLText
uid 6462,0
va (VaSet
isHidden 1
)
)
)
*89 (Net
uid 6463,0
lang 2
decl (Decl
n "ProcCs_aurora"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 168,0
)
declText (MLText
uid 6464,0
va (VaSet
isHidden 1
)
)
)
*90 (Net
uid 6467,0
lang 11
decl (Decl
n "ProcWrAck_aurora"
t "std_logic"
o 96
suid 170,0
)
declText (MLText
uid 6468,0
va (VaSet
isHidden 1
)
)
)
*91 (Net
uid 6469,0
lang 11
decl (Decl
n "ProcRdAck_aurora"
t "std_logic"
o 86
suid 171,0
)
declText (MLText
uid 6470,0
va (VaSet
isHidden 1
)
)
)
*92 (Net
uid 6931,0
lang 2
decl (Decl
n "encryp_bypass"
t "std_logic"
o 117
suid 172,0
)
declText (MLText
uid 6932,0
va (VaSet
isHidden 1
)
)
)
*93 (Net
uid 6935,0
lang 2
decl (Decl
n "eth_tx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 131
suid 174,0
)
declText (MLText
uid 6936,0
va (VaSet
isHidden 1
)
)
)
*94 (Net
uid 6937,0
lang 2
decl (Decl
n "eth_tx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 132
suid 175,0
)
declText (MLText
uid 6938,0
va (VaSet
isHidden 1
)
)
)
*95 (Net
uid 6939,0
lang 2
decl (Decl
n "eth_tx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 134
suid 176,0
)
declText (MLText
uid 6940,0
va (VaSet
isHidden 1
)
)
)
*96 (Net
uid 6941,0
lang 2
decl (Decl
n "eth_tx_tready"
t "std_logic"
o 133
suid 177,0
)
declText (MLText
uid 6942,0
va (VaSet
isHidden 1
)
)
)
*97 (Net
uid 6943,0
lang 2
decl (Decl
n "eth_rx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 125
suid 178,0
)
declText (MLText
uid 6944,0
va (VaSet
isHidden 1
)
)
)
*98 (Net
uid 6945,0
lang 2
decl (Decl
n "eth_rx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 126
suid 179,0
)
declText (MLText
uid 6946,0
va (VaSet
isHidden 1
)
)
)
*99 (Net
uid 6947,0
lang 2
decl (Decl
n "eth_rx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 128
suid 180,0
)
declText (MLText
uid 6948,0
va (VaSet
isHidden 1
)
)
)
*100 (Net
uid 6955,0
lang 2
decl (Decl
n "eth_rx_tready"
t "std_logic"
o 127
suid 182,0
)
declText (MLText
uid 6956,0
va (VaSet
isHidden 1
)
)
)
*101 (Net
uid 6957,0
lang 2
decl (Decl
n "decryp_bypass"
t "std_logic"
o 107
suid 183,0
)
declText (MLText
uid 6958,0
va (VaSet
isHidden 1
)
)
)
*102 (Net
uid 7201,0
lang 2
decl (Decl
n "decryp_enable"
t "std_logic"
o 108
suid 184,0
)
declText (MLText
uid 7202,0
va (VaSet
isHidden 1
)
)
)
*103 (Net
uid 7207,0
lang 2
decl (Decl
n "encryp_tdata"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 120
suid 185,0
)
declText (MLText
uid 7208,0
va (VaSet
isHidden 1
)
)
)
*104 (Net
uid 7209,0
lang 2
decl (Decl
n "encryp_tvalid"
t "std_logic"
eolc "-- data valid"
preAdd 0
posAdd 0
o 122
suid 186,0
)
declText (MLText
uid 7210,0
va (VaSet
isHidden 1
)
)
)
*105 (Net
uid 7211,0
lang 2
decl (Decl
n "encryp_tready"
t "std_logic"
preAdd 0
posAdd 0
o 121
suid 187,0
)
declText (MLText
uid 7212,0
va (VaSet
isHidden 1
)
)
)
*106 (Net
uid 7213,0
lang 2
decl (Decl
n "decryp_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 109
suid 188,0
)
declText (MLText
uid 7214,0
va (VaSet
isHidden 1
)
)
)
*107 (Net
uid 7215,0
lang 2
decl (Decl
n "decryp_tvalid"
t "std_logic"
o 111
suid 189,0
)
declText (MLText
uid 7216,0
va (VaSet
isHidden 1
)
)
)
*108 (Net
uid 7217,0
lang 2
decl (Decl
n "decryp_tready"
t "std_logic"
o 110
suid 190,0
)
declText (MLText
uid 7218,0
va (VaSet
isHidden 1
)
)
)
*109 (Net
uid 7219,0
lang 2
decl (Decl
n "demux_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 112
suid 191,0
)
declText (MLText
uid 7220,0
va (VaSet
isHidden 1
)
)
)
*110 (Net
uid 7221,0
lang 2
decl (Decl
n "demux_tvalid"
t "std_logic"
o 114
suid 192,0
)
declText (MLText
uid 7222,0
va (VaSet
isHidden 1
)
)
)
*111 (Net
uid 7223,0
lang 2
decl (Decl
n "demux_tready"
t "std_logic"
o 113
suid 193,0
)
declText (MLText
uid 7224,0
va (VaSet
isHidden 1
)
)
)
*112 (Net
uid 7327,0
lang 2
decl (Decl
n "encryp_enable"
t "std_logic"
o 118
suid 194,0
)
declText (MLText
uid 7328,0
va (VaSet
isHidden 1
)
)
)
*113 (Net
uid 7333,0
lang 2
decl (Decl
n "encryp_newkey"
t "std_logic"
o 119
suid 195,0
)
declText (MLText
uid 7334,0
va (VaSet
isHidden 1
)
)
)
*114 (Net
uid 7417,0
lang 2
decl (Decl
n "fl_pmec_sync_out"
t "std_logic"
o 136
suid 196,0
)
declText (MLText
uid 7418,0
va (VaSet
isHidden 1
)
)
)
*115 (Net
uid 7425,0
lang 2
decl (Decl
n "pn_code_gen_trck_st_in"
t "std_logic_vector"
b "(1 downto 0)"
o 140
suid 197,0
)
declText (MLText
uid 7426,0
va (VaSet
isHidden 1
)
)
)
*116 (Net
uid 7433,0
lang 2
decl (Decl
n "fl_pmec_sync_in"
t "std_logic"
o 135
suid 198,0
)
declText (MLText
uid 7434,0
va (VaSet
isHidden 1
)
)
)
*117 (Net
uid 8400,0
lang 11
decl (Decl
n "mux_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 137
suid 199,0
)
declText (MLText
uid 8401,0
va (VaSet
isHidden 1
)
)
)
*118 (Net
uid 8402,0
lang 11
decl (Decl
n "mux_tvalid"
t "std_logic"
o 139
suid 200,0
)
declText (MLText
uid 8403,0
va (VaSet
isHidden 1
)
)
)
*119 (Net
uid 8404,0
lang 11
decl (Decl
n "mux_tready"
t "std_logic"
o 138
suid 201,0
)
declText (MLText
uid 8405,0
va (VaSet
isHidden 1
)
)
)
*120 (Net
uid 9305,0
decl (Decl
n "clk_aurora"
t "std_ulogic"
o 8
suid 207,0
i "'0'"
)
declText (MLText
uid 9306,0
va (VaSet
isHidden 1
)
)
)
*121 (PortIoOut
uid 9432,0
shape (CompositeShape
uid 9433,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9434,0
sl 0
ro 90
xt "-39000,2625,-37500,3375"
)
(Line
uid 9435,0
sl 0
ro 90
xt "-37500,3000,-37000,3000"
pts [
"-37000,3000"
"-37500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9436,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9437,0
va (VaSet
)
xt "-46500,2600,-40000,3400"
st "rgmii_rst_n"
ju 2
blo "-40000,3200"
tm "WireNameMgr"
)
)
)
*122 (PortIoOut
uid 9446,0
shape (CompositeShape
uid 9447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9448,0
sl 0
ro 90
xt "-39000,3625,-37500,4375"
)
(Line
uid 9449,0
sl 0
ro 90
xt "-37500,4000,-37000,4000"
pts [
"-37000,4000"
"-37500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9450,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9451,0
va (VaSet
)
xt "-45000,3600,-40000,4400"
st "rgmii_cfg"
ju 2
blo "-40000,4200"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 9452,0
lang 2
decl (Decl
n "rgmii_rst_n"
t "std_logic"
o 49
suid 210,0
)
declText (MLText
uid 9453,0
va (VaSet
isHidden 1
)
)
)
*124 (Net
uid 9454,0
lang 2
decl (Decl
n "rgmii_cfg"
t "std_logic"
o 47
suid 211,0
)
declText (MLText
uid 9455,0
va (VaSet
isHidden 1
)
)
)
*125 (PortIoOut
uid 9468,0
shape (CompositeShape
uid 9469,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9470,0
sl 0
ro 90
xt "-39000,17625,-37500,18375"
)
(Line
uid 9471,0
sl 0
ro 90
xt "-37500,18000,-37000,18000"
pts [
"-37000,18000"
"-37500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9472,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9473,0
va (VaSet
)
xt "-45000,17600,-40000,18400"
st "mii_rst_n"
ju 2
blo "-40000,18200"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 9488,0
lang 2
decl (Decl
n "mii_rst_n"
t "std_logic"
o 38
suid 214,0
)
declText (MLText
uid 9489,0
va (VaSet
isHidden 1
)
)
)
*127 (PortIoIn
uid 10115,0
shape (CompositeShape
uid 10116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10117,0
sl 0
ro 270
xt "-62000,42625,-60500,43375"
)
(Line
uid 10118,0
sl 0
ro 270
xt "-60500,43000,-60000,43000"
pts [
"-60500,43000"
"-60000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10120,0
va (VaSet
)
xt "-67000,42600,-63000,43400"
st "clk_dly"
ju 2
blo "-63000,43200"
tm "WireNameMgr"
)
)
)
*128 (GlobalConnector
uid 10121,0
shape (Circle
uid 10122,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-58000,42000,-56000,44000"
radius 1000
)
name (Text
uid 10123,0
va (VaSet
font "Courier New,8,1"
)
xt "-57500,42450,-56500,43550"
st "G"
blo "-57500,43250"
)
)
*129 (Net
uid 10130,0
lang 2
decl (Decl
n "clk_dly"
t "std_logic"
o 9
suid 217,0
)
declText (MLText
uid 10131,0
va (VaSet
isHidden 1
)
)
)
*130 (Net
uid 12352,0
lang 2
decl (Decl
n "enable_fsi_tx"
t "std_logic"
o 116
suid 218,0
)
declText (MLText
uid 12353,0
va (VaSet
isHidden 1
)
)
)
*131 (Net
uid 12358,0
lang 2
decl (Decl
n "enable_fsi_rx"
t "std_logic"
o 115
suid 219,0
)
declText (MLText
uid 12359,0
va (VaSet
isHidden 1
)
)
)
*132 (Net
uid 14243,0
lang 2
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 142
suid 222,0
)
declText (MLText
uid 14244,0
va (VaSet
isHidden 1
)
)
)
*133 (Net
uid 14253,0
lang 2
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 141
suid 223,0
)
declText (MLText
uid 14254,0
va (VaSet
isHidden 1
)
)
)
*134 (SaComponent
uid 14598,0
optionalChildren [
*135 (CptPort
uid 14525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-1375,50000,-625"
)
tg (CPTG
uid 14527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14528,0
va (VaSet
)
xt "51000,-1600,54500,-800"
st "bypass"
blo "51000,-1000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "bypass"
t "STD_LOGIC"
o 5
suid 1,0
i "'0'"
)
)
)
*136 (CptPort
uid 14529,0
optionalChildren [
*137 (FFT
pts [
"50750,14000"
"50000,14375"
"50000,13625"
]
uid 14533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,13625,50750,14375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,13625,50000,14375"
)
tg (CPTG
uid 14531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14532,0
va (VaSet
)
xt "51000,13400,53000,14200"
st "clk"
blo "51000,14000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! System Clock"
o 6
suid 2,0
)
)
)
*138 (CptPort
uid 14534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14535,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,-4375,64750,-3625"
)
tg (CPTG
uid 14536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14537,0
va (VaSet
)
xt "58500,-4600,63000,-3800"
st "m_tready"
ju 2
blo "63000,-4000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
eolc "--! AXI-S master interface, ready"
o 8
suid 5,0
)
)
)
*139 (CptPort
uid 14538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,-6375,64750,-5625"
)
tg (CPTG
uid 14540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14541,0
va (VaSet
)
xt "59000,-6600,63000,-5800"
st "m_tdata"
ju 2
blo "63000,-6000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S master interface, data"
o 16
suid 23,0
)
)
)
*140 (CptPort
uid 14542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,-5375,64750,-4625"
)
tg (CPTG
uid 14544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14545,0
va (VaSet
)
xt "58500,-5600,63000,-4800"
st "m_tvalid"
ju 2
blo "63000,-5000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 17
suid 24,0
)
)
)
*141 (CptPort
uid 14546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,3625,50000,4375"
)
tg (CPTG
uid 14548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14549,0
va (VaSet
)
xt "51000,3400,55500,4200"
st "ProcAddr"
blo "51000,4000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 1
suid 26,0
i "(others=>'0')"
)
)
)
*142 (CptPort
uid 14550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,4625,50000,5375"
)
tg (CPTG
uid 14552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14553,0
va (VaSet
)
xt "51000,4400,57000,5200"
st "ProcDataIn"
blo "51000,5000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 27,0
i "(others=>'0')"
)
)
)
*143 (CptPort
uid 14554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,5625,50000,6375"
)
tg (CPTG
uid 14556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14557,0
va (VaSet
)
xt "51000,5400,57500,6200"
st "ProcDataOut"
blo "51000,6000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 28,0
i "(others=>'0')"
)
)
)
*144 (CptPort
uid 14558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,6625,50000,7375"
)
tg (CPTG
uid 14560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14561,0
va (VaSet
)
xt "51000,6400,54500,7200"
st "ProcCs"
blo "51000,7000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 29,0
i "'0'"
)
)
)
*145 (CptPort
uid 14562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,7625,50000,8375"
)
tg (CPTG
uid 14564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14565,0
va (VaSet
)
xt "51000,7400,55000,8200"
st "ProcRNW"
blo "51000,8000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcRNW"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 4
suid 30,0
i "'0'"
)
)
)
*146 (CptPort
uid 14566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14567,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,8625,50000,9375"
)
tg (CPTG
uid 14568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14569,0
va (VaSet
)
xt "51000,8400,56000,9200"
st "ProcWrAck"
blo "51000,9000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
o 15
suid 31,0
i "'0'"
)
)
)
*147 (CptPort
uid 14570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14571,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,9625,50000,10375"
)
tg (CPTG
uid 14572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14573,0
va (VaSet
)
xt "51000,9400,56000,10200"
st "ProcRdAck"
blo "51000,10000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 14
suid 32,0
i "'0'"
)
)
)
*148 (CptPort
uid 14574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-2375,50000,-1625"
)
tg (CPTG
uid 14576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14577,0
va (VaSet
)
xt "51000,-2600,54500,-1800"
st "enable"
blo "51000,-2000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "STD_LOGIC"
prec "-----------------------------
-- Interface Control
-----------------------------"
preAdd 0
o 7
suid 37,0
)
)
)
*149 (CptPort
uid 14578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,14625,50000,15375"
)
tg (CPTG
uid 14580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14581,0
va (VaSet
)
xt "51000,14600,54000,15400"
st "rst_n"
blo "51000,15200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_n"
t "std_logic"
eolc "--! System Reset"
o 10
suid 38,0
)
)
)
*150 (CptPort
uid 14582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-375,50000,375"
)
tg (CPTG
uid 14584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14585,0
va (VaSet
)
xt "51000,-400,54500,400"
st "newkey"
blo "51000,200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "newkey"
t "STD_LOGIC"
o 9
suid 39,0
i "'0'"
)
)
)
*151 (CptPort
uid 14586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-5375,50000,-4625"
)
tg (CPTG
uid 14588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14589,0
va (VaSet
)
xt "51000,-5400,55500,-4600"
st "s_tvalid"
blo "51000,-4800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! Write enable, port A"
posAdd 0
o 12
suid 40,0
)
)
)
*152 (CptPort
uid 14590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14591,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-4375,50000,-3625"
)
tg (CPTG
uid 14592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14593,0
va (VaSet
)
xt "51000,-4400,55500,-3600"
st "s_tready"
blo "51000,-3800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_tready"
t "std_logic"
o 18
suid 41,0
)
)
)
*153 (CptPort
uid 14594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,-6375,50000,-5625"
)
tg (CPTG
uid 14596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14597,0
va (VaSet
)
xt "51000,-6400,55000,-5600"
st "s_tdata"
blo "51000,-5800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 11
suid 42,0
)
)
)
]
shape (Rectangle
uid 14599,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,-7000,64000,16000"
)
oxt "15000,20000,29000,43000"
ttg (MlTextGroup
uid 14600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 14601,0
va (VaSet
font "Courier New,8,1"
)
xt "50600,-10100,54600,-9000"
st "snrf031"
blo "50600,-9300"
tm "BdLibraryNameMgr"
)
*155 (Text
uid 14602,0
va (VaSet
font "Courier New,8,1"
)
xt "50600,-9000,59100,-7900"
st "fsi_core_encryp"
blo "50600,-8200"
tm "CptNameMgr"
)
*156 (Text
uid 14603,0
va (VaSet
font "Courier New,8,1"
)
xt "50600,-7900,55100,-6800"
st "i_encryp"
blo "50600,-7100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14605,0
text (MLText
uid 14606,0
va (VaSet
isHidden 1
)
xt "50000,16200,72000,17000"
st "g_add_size = g_add_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*157 (SaComponent
uid 14676,0
optionalChildren [
*158 (CptPort
uid 14607,0
optionalChildren [
*159 (FFT
pts [
"50750,42000"
"50000,42375"
"50000,41625"
]
uid 14611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,41625,50750,42375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,41625,50000,42375"
)
tg (CPTG
uid 14609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14610,0
va (VaSet
)
xt "51000,41400,53000,42200"
st "clk"
blo "51000,42000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "STD_LOGIC"
prec "----------------------------
-- outgoing interface Sener
----------------------------"
eolc "--"
preAdd 0
posAdd 0
o 6
suid 3,0
)
)
)
*160 (CptPort
uid 14612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,35625,50000,36375"
)
tg (CPTG
uid 14614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14615,0
va (VaSet
)
xt "51000,35400,54500,36200"
st "ProcCs"
blo "51000,36000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 2
suid 5,0
)
)
)
*161 (CptPort
uid 14616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,36625,50000,37375"
)
tg (CPTG
uid 14618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14619,0
va (VaSet
)
xt "51000,36400,55000,37200"
st "ProcRNW"
blo "51000,37000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "STD_LOGIC"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 4
suid 6,0
)
)
)
*162 (CptPort
uid 14620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,32625,50000,33375"
)
tg (CPTG
uid 14622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14623,0
va (VaSet
)
xt "51000,32400,55500,33200"
st "ProcAddr"
blo "51000,33000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "STD_LOGIC_VECTOR"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 1
suid 7,0
)
)
)
*163 (CptPort
uid 14624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,33625,50000,34375"
)
tg (CPTG
uid 14626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14627,0
va (VaSet
)
xt "51000,33400,57000,34200"
st "ProcDataIn"
blo "51000,34000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "STD_LOGIC_VECTOR"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 3
suid 8,0
)
)
)
*164 (CptPort
uid 14628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14629,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,34625,50000,35375"
)
tg (CPTG
uid 14630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14631,0
va (VaSet
)
xt "51000,34400,57500,35200"
st "ProcDataOut"
blo "51000,35000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "STD_LOGIC_VECTOR"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 12
suid 9,0
)
)
)
*165 (CptPort
uid 14632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14633,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,37625,50000,38375"
)
tg (CPTG
uid 14634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14635,0
va (VaSet
)
xt "51000,37400,56000,38200"
st "ProcWrAck"
blo "51000,38000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 14
suid 10,0
)
)
)
*166 (CptPort
uid 14636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,38625,50000,39375"
)
tg (CPTG
uid 14638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14639,0
va (VaSet
)
xt "51000,38400,56000,39200"
st "ProcRdAck"
blo "51000,39000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 13
suid 11,0
)
)
)
*167 (CptPort
uid 14640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14641,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,22625,50000,23375"
)
tg (CPTG
uid 14642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14643,0
va (VaSet
)
xt "51000,22800,55000,23600"
st "m_tdata"
blo "51000,23400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S master interface, data"
o 15
suid 17,0
)
)
)
*168 (CptPort
uid 14644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14645,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,23625,50000,24375"
)
tg (CPTG
uid 14646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14647,0
va (VaSet
)
xt "51000,23800,55500,24600"
st "m_tvalid"
blo "51000,24400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 16
suid 18,0
)
)
)
*169 (CptPort
uid 14648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,24625,50000,25375"
)
tg (CPTG
uid 14650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14651,0
va (VaSet
)
xt "51000,24800,55500,25600"
st "m_tready"
blo "51000,25400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
eolc "--! AXI-S master interface, ready"
o 8
suid 19,0
)
)
)
*170 (CptPort
uid 14652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14653,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,22625,64750,23375"
)
tg (CPTG
uid 14654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14655,0
va (VaSet
)
xt "59000,22600,63000,23400"
st "s_tdata"
ju 2
blo "63000,23200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tdata"
t "STD_LOGIC_VECTOR"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
suid 23,0
)
)
)
*171 (CptPort
uid 14656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14657,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,23625,64750,24375"
)
tg (CPTG
uid 14658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14659,0
va (VaSet
)
xt "58500,23600,63000,24400"
st "s_tvalid"
ju 2
blo "63000,24200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tvalid"
t "STD_LOGIC"
eolc "-- data valid"
preAdd 0
posAdd 0
o 11
suid 24,0
)
)
)
*172 (CptPort
uid 14660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,24625,64750,25375"
)
tg (CPTG
uid 14662,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14663,0
va (VaSet
)
xt "58500,24600,63000,25400"
st "s_tready"
ju 2
blo "63000,25200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_tready"
t "STD_LOGIC"
eolc "-- ready"
preAdd 0
posAdd 0
o 17
suid 25,0
)
)
)
*173 (CptPort
uid 14664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,42625,50000,43375"
)
tg (CPTG
uid 14666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14667,0
va (VaSet
)
xt "51000,42600,54000,43400"
st "rst_n"
blo "51000,43200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 9
suid 26,0
)
)
)
*174 (CptPort
uid 14668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,26625,50000,27375"
)
tg (CPTG
uid 14670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14671,0
va (VaSet
)
xt "51000,26600,54500,27400"
st "enable"
blo "51000,27200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "STD_LOGIC"
prec "----------------------------- -- SENER
-- Interface Control -- SENER
----------------------------- -- SENER"
eolc "-- SENER"
preAdd 0
posAdd 0
o 7
suid 27,0
)
)
)
*175 (CptPort
uid 14672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,27625,50000,28375"
)
tg (CPTG
uid 14674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14675,0
va (VaSet
)
xt "51000,27600,54500,28400"
st "bypass"
blo "51000,28200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "bypass"
t "STD_LOGIC"
eolc "-- SENER"
preAdd 0
posAdd 0
o 5
suid 28,0
)
)
)
]
shape (Rectangle
uid 14677,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,22000,64000,44000"
)
oxt "15000,19000,29000,41000"
ttg (MlTextGroup
uid 14678,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 14679,0
va (VaSet
font "Courier New,8,1"
)
xt "50600,18900,54600,20000"
st "snrf031"
blo "50600,19700"
tm "BdLibraryNameMgr"
)
*177 (Text
uid 14680,0
va (VaSet
font "Courier New,8,1"
)
xt "50600,20000,59100,21100"
st "fsi_core_decryp"
blo "50600,20800"
tm "CptNameMgr"
)
*178 (Text
uid 14681,0
va (VaSet
font "Courier New,8,1"
)
xt "50600,21100,55100,22200"
st "i_decryp"
blo "50600,21900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14682,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14683,0
text (MLText
uid 14684,0
va (VaSet
isHidden 1
)
xt "30500,16600,52500,17400"
st "g_add_size = g_add_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*179 (SaComponent
uid 15078,0
optionalChildren [
*180 (CptPort
uid 14816,0
optionalChildren [
*181 (FFT
pts [
"-27250,54000"
"-28000,54375"
"-28000,53625"
]
uid 14821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-28000,53625,-27250,54375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,53625,-28000,54375"
)
tg (CPTG
uid 14818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14819,0
va (VaSet
)
xt "-27000,53600,-25000,54400"
st "clk"
blo "-27000,54200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 19
suid 1,0
)
)
)
*182 (CptPort
uid 14822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,8625,-28000,9375"
)
tg (CPTG
uid 14824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14825,0
va (VaSet
)
xt "-27000,8600,-23500,9400"
st "MiiCol"
blo "-27000,9200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiCol"
t "std_logic"
o 1
suid 2,0
)
)
)
*183 (CptPort
uid 14827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,9625,-28000,10375"
)
tg (CPTG
uid 14829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14830,0
va (VaSet
)
xt "-27000,9600,-23500,10400"
st "MiiCrs"
blo "-27000,10200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiCrs"
t "std_logic"
o 2
suid 3,0
)
)
)
*184 (CptPort
uid 14832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,6625,-28000,7375"
)
tg (CPTG
uid 14834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14835,0
va (VaSet
)
xt "-27000,6600,-24000,7400"
st "MiiDv"
blo "-27000,7200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiDv"
t "std_logic"
o 3
suid 4,0
)
)
)
*185 (CptPort
uid 14837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,7625,-28000,8375"
)
tg (CPTG
uid 14839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14840,0
va (VaSet
)
xt "-27000,7600,-24000,8400"
st "MiiEr"
blo "-27000,8200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiEr"
t "std_logic"
o 4
suid 5,0
)
)
)
*186 (CptPort
uid 14842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,10625,-28000,11375"
)
tg (CPTG
uid 14844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14845,0
va (VaSet
)
xt "-27000,10600,-23500,11400"
st "MiiRxc"
blo "-27000,11200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiRxc"
t "std_logic"
o 5
suid 6,0
)
)
)
*187 (CptPort
uid 14847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,5625,-28000,6375"
)
tg (CPTG
uid 14849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14850,0
va (VaSet
)
xt "-27000,5600,-23500,6400"
st "MiiRxd"
blo "-27000,6200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiRxd"
t "STD_LOGIC_VECTOR"
b "(3 downto 0)"
o 6
suid 7,0
)
)
)
*188 (CptPort
uid 14852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,13625,-28000,14375"
)
tg (CPTG
uid 14854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14855,0
va (VaSet
)
xt "-27000,13600,-23500,14400"
st "MiiTxc"
blo "-27000,14200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MiiTxc"
t "std_logic"
o 7
suid 8,0
)
)
)
*189 (CptPort
uid 14857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14858,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,11625,-28000,12375"
)
tg (CPTG
uid 14859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14860,0
va (VaSet
)
xt "-27000,11600,-23500,12400"
st "MiiTxd"
blo "-27000,12200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MiiTxd"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 9,0
)
)
)
*190 (CptPort
uid 14862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14863,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,12625,-28000,13375"
)
tg (CPTG
uid 14864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14865,0
va (VaSet
)
xt "-27000,12600,-23000,13400"
st "MiiTxEn"
blo "-27000,13200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MiiTxEn"
t "std_logic"
o 31
suid 10,0
)
)
)
*191 (CptPort
uid 14867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-4375,-28000,-3625"
)
tg (CPTG
uid 14869,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14870,0
va (VaSet
)
xt "-27000,-4400,-22500,-3600"
st "RgmiiRxc"
blo "-27000,-3800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RgmiiRxc"
t "std_logic"
o 17
suid 11,0
)
)
)
*192 (CptPort
uid 14872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-5375,-28000,-4625"
)
tg (CPTG
uid 14874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14875,0
va (VaSet
)
xt "-27000,-5400,-21000,-4600"
st "RgmiiRxCtl"
blo "-27000,-4800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RgmiiRxCtl"
t "std_logic"
o 16
suid 12,0
)
)
)
*193 (CptPort
uid 14877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-6375,-28000,-5625"
)
tg (CPTG
uid 14879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14880,0
va (VaSet
)
xt "-27000,-6400,-22500,-5600"
st "RgmiiRxd"
blo "-27000,-5800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RgmiiRxd"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 13,0
)
)
)
*194 (CptPort
uid 14882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14883,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-1375,-28000,-625"
)
tg (CPTG
uid 14884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14885,0
va (VaSet
)
xt "-27000,-1400,-22500,-600"
st "RgmiiTxc"
blo "-27000,-800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RgmiiTxc"
t "std_logic"
o 42
suid 14,0
)
)
)
*195 (CptPort
uid 14887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14888,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-2375,-28000,-1625"
)
tg (CPTG
uid 14889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14890,0
va (VaSet
)
xt "-27000,-2400,-21000,-1600"
st "RgmiiTxCtl"
blo "-27000,-1800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RgmiiTxCtl"
t "std_logic"
o 41
suid 15,0
)
)
)
*196 (CptPort
uid 14892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14893,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,-3375,-28000,-2625"
)
tg (CPTG
uid 14894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14895,0
va (VaSet
)
xt "-27000,-3400,-22500,-2600"
st "RgmiiTxd"
blo "-27000,-2800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RgmiiTxd"
t "std_logic_vector"
b "(3 downto 0)"
o 43
suid 16,0
)
)
)
*197 (CptPort
uid 14897,0
optionalChildren [
*198 (Circle
uid 14902,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-28908,54546,-28000,55454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29658,54625,-28908,55375"
)
tg (CPTG
uid 14899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14900,0
va (VaSet
)
xt "-27000,54600,-24000,55400"
st "rst_n"
blo "-27000,55200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 26
suid 17,0
)
)
)
*199 (CptPort
uid 14903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,-6375,-5250,-5625"
)
tg (CPTG
uid 14905,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14906,0
va (VaSet
)
xt "-13000,-6400,-7000,-5600"
st "m_tx_tdata"
ju 2
blo "-7000,-5800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "m_tx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 44
suid 21,0
)
)
)
*200 (CptPort
uid 14908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,-5375,-5250,-4625"
)
tg (CPTG
uid 14910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14911,0
va (VaSet
)
xt "-13000,-5400,-7000,-4600"
st "m_tx_tlast"
ju 2
blo "-7000,-4800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "m_tx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 22,0
)
)
)
*201 (CptPort
uid 14913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,-4375,-5250,-3625"
)
tg (CPTG
uid 14915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14916,0
va (VaSet
)
xt "-13500,-4400,-7000,-3600"
st "m_tx_tvalid"
ju 2
blo "-7000,-3800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "m_tx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 46
suid 23,0
)
)
)
*202 (CptPort
uid 14918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14919,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,-3375,-5250,-2625"
)
tg (CPTG
uid 14920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14921,0
va (VaSet
)
xt "-13500,-3400,-7000,-2600"
st "m_tx_tready"
ju 2
blo "-7000,-2800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "m_tx_tready"
t "std_logic"
o 25
suid 24,0
)
)
)
*203 (CptPort
uid 14923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14924,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,8625,-5250,9375"
)
tg (CPTG
uid 14925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14926,0
va (VaSet
)
xt "-13000,8600,-7000,9400"
st "eth_tx_sel"
ju 2
blo "-7000,9200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_tx_sel"
t "std_logic"
o 24
suid 41,0
)
)
)
*204 (CptPort
uid 14928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,7625,-5250,8375"
)
tg (CPTG
uid 14930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14931,0
va (VaSet
)
xt "-13000,7600,-7000,8400"
st "eth_rx_sel"
ju 2
blo "-7000,8200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_rx_sel"
t "std_logic"
o 22
suid 44,0
)
)
)
*205 (CptPort
uid 14933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14934,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,-375,-5250,375"
)
tg (CPTG
uid 14935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14936,0
va (VaSet
)
xt "-13000,-400,-7000,400"
st "s_rx_tdata"
ju 2
blo "-7000,200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_rx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 27
suid 47,0
)
)
)
*206 (CptPort
uid 14938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14939,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,625,-5250,1375"
)
tg (CPTG
uid 14940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14941,0
va (VaSet
)
xt "-13000,600,-7000,1400"
st "s_rx_tlast"
ju 2
blo "-7000,1200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_rx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 48,0
)
)
)
*207 (CptPort
uid 14943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14944,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,1625,-5250,2375"
)
tg (CPTG
uid 14945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14946,0
va (VaSet
)
xt "-13500,1600,-7000,2400"
st "s_rx_tvalid"
ju 2
blo "-7000,2200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_rx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 29
suid 49,0
)
)
)
*208 (CptPort
uid 14948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,2625,-5250,3375"
)
tg (CPTG
uid 14950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14951,0
va (VaSet
)
xt "-13500,2600,-7000,3400"
st "s_rx_tready"
ju 2
blo "-7000,3200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_rx_tready"
t "std_logic"
o 50
suid 50,0
)
)
)
*209 (CptPort
uid 14953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,22625,-28000,23375"
)
tg (CPTG
uid 14955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14956,0
va (VaSet
)
xt "-27000,22600,-20000,23400"
st "ProcAddr_mii"
blo "-27000,23200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr_mii"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 8
suid 52,0
)
)
)
*210 (CptPort
uid 14958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14959,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,24625,-28000,25375"
)
tg (CPTG
uid 14960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14961,0
va (VaSet
)
xt "-27000,24600,-18500,25400"
st "ProcDataOut_mii"
blo "-27000,25200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 34
suid 53,0
)
)
)
*211 (CptPort
uid 14963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,23625,-28000,24375"
)
tg (CPTG
uid 14965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14966,0
va (VaSet
)
xt "-27000,23600,-19000,24400"
st "ProcDataIn_mii"
blo "-27000,24200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
suid 54,0
)
)
)
*212 (CptPort
uid 14968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14969,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,27625,-28000,28375"
)
tg (CPTG
uid 14970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14971,0
va (VaSet
)
xt "-27000,27600,-19500,28400"
st "ProcWrAcq_mii"
blo "-27000,28200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAcq_mii"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 57,0
)
)
)
*213 (CptPort
uid 14973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14974,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,28625,-28000,29375"
)
tg (CPTG
uid 14975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14976,0
va (VaSet
)
xt "-27000,28600,-19500,29400"
st "ProcRdAcq_mii"
blo "-27000,29200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAcq_mii"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 58,0
)
)
)
*214 (CptPort
uid 14978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,34625,-28000,35375"
)
tg (CPTG
uid 14980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14981,0
va (VaSet
)
xt "-27000,34600,-19000,35400"
st "ProcAddr_rgmii"
blo "-27000,35200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr_rgmii"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 9
suid 59,0
)
)
)
*215 (CptPort
uid 14983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14984,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,36625,-28000,37375"
)
tg (CPTG
uid 14985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14986,0
va (VaSet
)
xt "-27000,36600,-17500,37400"
st "ProcDataOut_rgmii"
blo "-27000,37200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 35
suid 60,0
)
)
)
*216 (CptPort
uid 14988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,35625,-28000,36375"
)
tg (CPTG
uid 14990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14991,0
va (VaSet
)
xt "-27000,35600,-18000,36400"
st "ProcDataIn_rgmii"
blo "-27000,36200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 61,0
)
)
)
*217 (CptPort
uid 14993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14994,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,39625,-28000,40375"
)
tg (CPTG
uid 14995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14996,0
va (VaSet
)
xt "-27000,39600,-18500,40400"
st "ProcWrAcq_rgmii"
blo "-27000,40200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAcq_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 64,0
)
)
)
*218 (CptPort
uid 14998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14999,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,40625,-28000,41375"
)
tg (CPTG
uid 15000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15001,0
va (VaSet
)
xt "-27000,40600,-18500,41400"
st "ProcRdAcq_rgmii"
blo "-27000,41200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAcq_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 65,0
)
)
)
*219 (CptPort
uid 15003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15004,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,15625,-28000,16375"
)
tg (CPTG
uid 15005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15006,0
va (VaSet
)
xt "-27000,15600,-23000,16400"
st "Mii_Mdc"
blo "-27000,16200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "Mii_Mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 33
suid 66,0
)
)
)
*220 (CptPort
uid 15008,0
ps "OnEdgeStrategy"
shape (Diamond
uid 15009,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,16625,-28000,17375"
)
tg (CPTG
uid 15010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15011,0
va (VaSet
)
xt "-27000,16600,-23500,17400"
st "Mii_Md"
blo "-27000,17200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "Mii_Md"
t "std_logic"
o 51
suid 67,0
)
)
)
*221 (CptPort
uid 15013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15014,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,625,-28000,1375"
)
tg (CPTG
uid 15015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15016,0
va (VaSet
)
xt "-27000,600,-22000,1400"
st "RGMii_Mdc"
blo "-27000,1200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RGMii_Mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 40
suid 68,0
)
)
)
*222 (CptPort
uid 15018,0
ps "OnEdgeStrategy"
shape (Diamond
uid 15019,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,1625,-28000,2375"
)
tg (CPTG
uid 15020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15021,0
va (VaSet
)
xt "-27000,1600,-22500,2400"
st "RGMii_Md"
blo "-27000,2200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "RGMii_Md"
t "std_logic"
o 52
suid 69,0
)
)
)
*223 (CptPort
uid 15023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,25625,-28000,26375"
)
tg (CPTG
uid 15025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15026,0
va (VaSet
)
xt "-27000,25600,-21000,26400"
st "ProcCs_mii"
blo "-27000,26200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs_mii"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 70,0
)
)
)
*224 (CptPort
uid 15028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,26625,-28000,27375"
)
tg (CPTG
uid 15030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15031,0
va (VaSet
)
xt "-27000,26600,-20500,27400"
st "ProcRNW_mii"
blo "-27000,27200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW_mii"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 71,0
)
)
)
*225 (CptPort
uid 15033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,37625,-28000,38375"
)
tg (CPTG
uid 15035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15036,0
va (VaSet
)
xt "-27000,37600,-20000,38400"
st "ProcCs_rgmii"
blo "-27000,38200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 72,0
)
)
)
*226 (CptPort
uid 15038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,38625,-28000,39375"
)
tg (CPTG
uid 15040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15041,0
va (VaSet
)
xt "-27000,38600,-19500,39400"
st "ProcRNW_rgmii"
blo "-27000,39200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 73,0
)
)
)
*227 (CptPort
uid 15043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15044,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,6625,-5250,7375"
)
tg (CPTG
uid 15045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15046,0
va (VaSet
)
xt "-14500,6600,-7000,7400"
st "eth_tx_enable"
ju 2
blo "-7000,7200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_tx_enable"
t "std_logic"
o 23
suid 74,0
)
)
)
*228 (CptPort
uid 15048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15049,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,9625,-5250,10375"
)
tg (CPTG
uid 15050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15051,0
va (VaSet
)
xt "-14500,9600,-7000,10400"
st "eth_rx_enable"
ju 2
blo "-7000,10200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_rx_enable"
t "std_logic"
o 21
suid 75,0
)
)
)
*229 (CptPort
uid 15053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,52625,-28000,53375"
)
tg (CPTG
uid 15055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15056,0
va (VaSet
)
xt "-27000,52600,-23500,53400"
st "tx_clk"
blo "-27000,53200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_clk"
t "std_logic"
o 30
suid 78,0
)
)
)
*230 (CptPort
uid 15058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,51625,-28000,52375"
)
tg (CPTG
uid 15060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15061,0
va (VaSet
)
xt "-27000,51600,-23000,52400"
st "clk_dly"
blo "-27000,52200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_dly"
t "std_logic"
o 20
suid 79,0
)
)
)
*231 (CptPort
uid 15063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15064,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,3625,-28000,4375"
)
tg (CPTG
uid 15065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15066,0
va (VaSet
)
xt "-27000,3600,-22000,4400"
st "rgmii_cfg"
blo "-27000,4200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_cfg"
t "std_logic"
o 48
suid 80,0
)
)
)
*232 (CptPort
uid 15068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15069,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,2625,-28000,3375"
)
tg (CPTG
uid 15070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15071,0
va (VaSet
)
xt "-27000,2600,-20500,3400"
st "rgmii_rst_n"
blo "-27000,3200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_rst_n"
t "std_logic"
preAdd 0
o 49
suid 81,0
)
)
)
*233 (CptPort
uid 15073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15074,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-28750,17625,-28000,18375"
)
tg (CPTG
uid 15075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15076,0
va (VaSet
)
xt "-27000,17600,-22000,18400"
st "mii_rst_n"
blo "-27000,18200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mii_rst_n"
t "std_logic"
preAdd 0
o 47
suid 82,0
)
)
)
]
shape (Rectangle
uid 15079,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-28000,-7000,-6000,56000"
)
oxt "13000,-4000,35000,57000"
ttg (MlTextGroup
uid 15080,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
uid 15081,0
va (VaSet
font "Courier New,8,1"
)
xt "-28000,-10100,-24000,-9000"
st "snrf031"
blo "-28000,-9300"
tm "BdLibraryNameMgr"
)
*235 (Text
uid 15082,0
va (VaSet
font "Courier New,8,1"
)
xt "-28000,-9000,-21000,-7900"
st "fsi_core_eth"
blo "-28000,-8200"
tm "CptNameMgr"
)
*236 (Text
uid 15083,0
va (VaSet
font "Courier New,8,1"
)
xt "-28000,-7900,-25000,-6800"
st "i_eth"
blo "-28000,-7100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15084,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15085,0
text (MLText
uid 15086,0
va (VaSet
isHidden 1
)
xt "-28000,54200,-6000,55000"
st "g_add_size = g_add_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*237 (Net
uid 15493,0
lang 2
decl (Decl
n "ProcAddr_mst"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 61
suid 224,0
)
declText (MLText
uid 15494,0
va (VaSet
isHidden 1
)
)
)
*238 (Net
uid 15495,0
lang 2
decl (Decl
n "ProcDataIn_mst"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 73
suid 225,0
)
declText (MLText
uid 15496,0
va (VaSet
isHidden 1
)
)
)
*239 (Net
uid 15497,0
lang 2
decl (Decl
n "ProcRNW_mst"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 84
suid 226,0
)
declText (MLText
uid 15498,0
va (VaSet
isHidden 1
)
)
)
*240 (Net
uid 15501,0
lang 2
decl (Decl
n "ProcCs_mst"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 228,0
)
declText (MLText
uid 15502,0
va (VaSet
isHidden 1
)
)
)
*241 (BundleNet
uid 15522,0
bundleNetName "bus_int"
bundleContents [
*242 (Wire
uid 22491,0
shape (OrthoPolyLine
uid 22492,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22493,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22494,0
sl 0
va (VaSet
)
xt "0,0,7000,800"
st "ProcAddr_mst"
blo "0,600"
tm "WireNameMgr"
)
)
on &237
)
*243 (Wire
uid 22495,0
shape (OrthoPolyLine
uid 22496,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22497,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22498,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcCs_aurora"
blo "0,600"
tm "WireNameMgr"
)
)
on &89
)
*244 (Wire
uid 22503,0
shape (OrthoPolyLine
uid 22504,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22505,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22506,0
sl 0
va (VaSet
)
xt "0,0,6500,800"
st "ProcCs_core"
blo "0,600"
tm "WireNameMgr"
)
)
on &83
)
*245 (Wire
uid 22511,0
shape (OrthoPolyLine
uid 22512,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22513,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22514,0
sl 0
va (VaSet
)
xt "0,0,6000,800"
st "ProcCs_dds"
blo "0,600"
tm "WireNameMgr"
)
)
on *246 (Net
uid 20506,0
lang 2
decl (Decl
n "ProcCs_dds"
t "std_logic"
o 64
suid 305,0
)
declText (MLText
uid 20507,0
va (VaSet
isHidden 1
)
)
)
)
*247 (Wire
uid 22519,0
shape (OrthoPolyLine
uid 22520,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22521,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22522,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcCs_decryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &14
)
*248 (Wire
uid 22527,0
shape (OrthoPolyLine
uid 22528,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22529,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22530,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcCs_encryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &10
)
*249 (Wire
uid 22535,0
shape (OrthoPolyLine
uid 22536,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22537,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22538,0
sl 0
va (VaSet
)
xt "0,0,7000,800"
st "ProcCs_flink"
blo "0,600"
tm "WireNameMgr"
)
)
on *250 (Net
uid 18712,0
lang 2
decl (Decl
n "ProcCs_flink"
t "std_logic"
o 67
suid 283,0
)
declText (MLText
uid 18713,0
va (VaSet
isHidden 1
)
)
)
)
*251 (Wire
uid 22539,0
shape (OrthoPolyLine
uid 22540,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22541,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22542,0
sl 0
va (VaSet
)
xt "0,0,6000,800"
st "ProcCs_mii"
blo "0,600"
tm "WireNameMgr"
)
)
on &76
)
*252 (Wire
uid 22547,0
shape (OrthoPolyLine
uid 22548,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22549,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22550,0
sl 0
va (VaSet
)
xt "0,0,6000,800"
st "ProcCs_mst"
blo "0,600"
tm "WireNameMgr"
)
)
on &240
)
*253 (Wire
uid 22551,0
shape (OrthoPolyLine
uid 22552,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22553,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22554,0
sl 0
va (VaSet
)
xt "0,0,7000,800"
st "ProcCs_rgmii"
blo "0,600"
tm "WireNameMgr"
)
)
on *254 (Net
uid 15885,0
lang 2
decl (Decl
n "ProcCs_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 236,0
)
declText (MLText
uid 15886,0
va (VaSet
isHidden 1
)
)
)
)
*255 (Wire
uid 22555,0
shape (OrthoPolyLine
uid 22556,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22557,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22558,0
sl 0
va (VaSet
)
xt "0,0,6000,800"
st "ProcCs_srv"
blo "0,600"
tm "WireNameMgr"
)
)
on *256 (Net
uid 15873,0
lang 2
decl (Decl
n "ProcCs_srv"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 235,0
)
declText (MLText
uid 15874,0
va (VaSet
isHidden 1
)
)
)
)
*257 (Wire
uid 22563,0
shape (OrthoPolyLine
uid 22564,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22565,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22566,0
sl 0
va (VaSet
)
xt "0,0,6500,800"
st "ProcCs_temp"
blo "0,600"
tm "WireNameMgr"
)
)
on *258 (Net
uid 20906,0
lang 2
decl (Decl
n "ProcCs_temp"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 310,0
)
declText (MLText
uid 20907,0
va (VaSet
isHidden 1
)
)
)
)
*259 (Wire
uid 22575,0
shape (OrthoPolyLine
uid 22576,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22577,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22578,0
sl 0
va (VaSet
)
xt "0,0,8000,800"
st "ProcDataIn_mst"
blo "0,600"
tm "WireNameMgr"
)
)
on &238
)
*260 (Wire
uid 22587,0
shape (OrthoPolyLine
uid 22588,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22589,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22590,0
sl 0
va (VaSet
)
xt "0,0,10000,800"
st "ProcDataOut_aurora"
blo "0,600"
tm "WireNameMgr"
)
)
on &88
)
*261 (Wire
uid 22595,0
shape (OrthoPolyLine
uid 22596,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22597,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22598,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcDataOut_core"
blo "0,600"
tm "WireNameMgr"
)
)
on &82
)
*262 (Wire
uid 22603,0
shape (OrthoPolyLine
uid 22604,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22605,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22606,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcDataOut_dds"
blo "0,600"
tm "WireNameMgr"
)
)
on *263 (Net
uid 20504,0
lang 2
decl (Decl
n "ProcDataOut_dds"
t "std_logic_vector"
b "(31 downto 0)"
o 76
suid 304,0
)
declText (MLText
uid 20505,0
va (VaSet
isHidden 1
)
)
)
)
*264 (Wire
uid 22611,0
shape (OrthoPolyLine
uid 22612,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22613,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22614,0
sl 0
va (VaSet
)
xt "0,0,10000,800"
st "ProcDataOut_decryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &13
)
*265 (Wire
uid 22619,0
shape (OrthoPolyLine
uid 22620,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22621,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22622,0
sl 0
va (VaSet
)
xt "0,0,10000,800"
st "ProcDataOut_encryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &9
)
*266 (Wire
uid 22627,0
shape (OrthoPolyLine
uid 22628,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22629,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22630,0
sl 0
va (VaSet
)
xt "0,0,9500,800"
st "ProcDataOut_flink"
blo "0,600"
tm "WireNameMgr"
)
)
on *267 (Net
uid 18724,0
lang 2
decl (Decl
n "ProcDataOut_flink"
t "std_logic_vector"
b "(31 downto 0)"
o 79
suid 284,0
)
declText (MLText
uid 18725,0
va (VaSet
isHidden 1
)
)
)
)
*268 (Wire
uid 22631,0
shape (OrthoPolyLine
uid 22632,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22633,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22634,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcDataOut_mii"
blo "0,600"
tm "WireNameMgr"
)
)
on &17
)
*269 (Wire
uid 22639,0
shape (OrthoPolyLine
uid 22640,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22641,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22642,0
sl 0
va (VaSet
)
xt "0,0,9500,800"
st "ProcDataOut_rgmii"
blo "0,600"
tm "WireNameMgr"
)
)
on &18
)
*270 (Wire
uid 22647,0
shape (OrthoPolyLine
uid 22648,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22649,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22650,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcDataOut_srv"
blo "0,600"
tm "WireNameMgr"
)
)
on *271 (Net
uid 15933,0
lang 2
decl (Decl
n "ProcDataOut_srv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 82
suid 240,0
)
declText (MLText
uid 15934,0
va (VaSet
isHidden 1
)
)
)
)
*272 (Wire
uid 22651,0
shape (OrthoPolyLine
uid 22652,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22653,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22654,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcDataOut_temp"
blo "0,600"
tm "WireNameMgr"
)
)
on *273 (Net
uid 20904,0
lang 2
decl (Decl
n "ProcDataOut_temp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 83
suid 309,0
)
declText (MLText
uid 20905,0
va (VaSet
isHidden 1
)
)
)
)
*274 (Wire
uid 22663,0
shape (OrthoPolyLine
uid 22664,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22665,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22666,0
sl 0
va (VaSet
)
xt "0,0,6500,800"
st "ProcRNW_mst"
blo "0,600"
tm "WireNameMgr"
)
)
on &239
)
*275 (Wire
uid 22671,0
shape (OrthoPolyLine
uid 22672,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22673,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22674,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcRNW_rgmii"
blo "0,600"
tm "WireNameMgr"
)
)
on &77
)
*276 (Wire
uid 22679,0
shape (OrthoPolyLine
uid 22680,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22681,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22682,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcRdAck_aurora"
blo "0,600"
tm "WireNameMgr"
)
)
on &91
)
*277 (Wire
uid 22687,0
shape (OrthoPolyLine
uid 22688,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22689,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22690,0
sl 0
va (VaSet
)
xt "0,0,8000,800"
st "ProcRdAck_core"
blo "0,600"
tm "WireNameMgr"
)
)
on &86
)
*278 (Wire
uid 22695,0
shape (OrthoPolyLine
uid 22696,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22697,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22698,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcRdAck_dds"
blo "0,600"
tm "WireNameMgr"
)
)
on *279 (Net
uid 20510,0
lang 2
decl (Decl
n "ProcRdAck_dds"
t "std_logic"
o 88
suid 307,0
)
declText (MLText
uid 20511,0
va (VaSet
isHidden 1
)
)
)
)
*280 (Wire
uid 22703,0
shape (OrthoPolyLine
uid 22704,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22705,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22706,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcRdAck_decryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &16
)
*281 (Wire
uid 22711,0
shape (OrthoPolyLine
uid 22712,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22713,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22714,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcRdAck_encryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &12
)
*282 (Wire
uid 22719,0
shape (OrthoPolyLine
uid 22720,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22721,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22722,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcRdAck_flink"
blo "0,600"
tm "WireNameMgr"
)
)
on *283 (Net
uid 18678,0
lang 2
decl (Decl
n "ProcRdAck_flink"
t "std_logic"
o 91
suid 281,0
)
declText (MLText
uid 18679,0
va (VaSet
isHidden 1
)
)
)
)
*284 (Wire
uid 22723,0
shape (OrthoPolyLine
uid 22724,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22725,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22726,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcRdAck_mii"
blo "0,600"
tm "WireNameMgr"
)
)
on &79
)
*285 (Wire
uid 22731,0
shape (OrthoPolyLine
uid 22732,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22733,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22734,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcRdAck_rgmii"
blo "0,600"
tm "WireNameMgr"
)
)
on &81
)
*286 (Wire
uid 22739,0
shape (OrthoPolyLine
uid 22740,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22741,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22742,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcRdAck_srv"
blo "0,600"
tm "WireNameMgr"
)
)
on *287 (Net
uid 16157,0
lang 2
decl (Decl
n "ProcRdAck_srv"
t "std_logic"
o 94
suid 255,0
)
declText (MLText
uid 16158,0
va (VaSet
isHidden 1
)
)
)
)
*288 (Wire
uid 22743,0
shape (OrthoPolyLine
uid 22744,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22745,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22746,0
sl 0
va (VaSet
)
xt "0,0,8000,800"
st "ProcRdAck_temp"
blo "0,600"
tm "WireNameMgr"
)
)
on *289 (Net
uid 20910,0
lang 2
decl (Decl
n "ProcRdAck_temp"
t "std_logic"
o 95
suid 312,0
)
declText (MLText
uid 20911,0
va (VaSet
isHidden 1
)
)
)
)
*290 (Wire
uid 22755,0
shape (OrthoPolyLine
uid 22756,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22757,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22758,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcWrAck_aurora"
blo "0,600"
tm "WireNameMgr"
)
)
on &90
)
*291 (Wire
uid 22763,0
shape (OrthoPolyLine
uid 22764,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22765,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22766,0
sl 0
va (VaSet
)
xt "0,0,8000,800"
st "ProcWrAck_core"
blo "0,600"
tm "WireNameMgr"
)
)
on &85
)
*292 (Wire
uid 22771,0
shape (OrthoPolyLine
uid 22772,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22773,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22774,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcWrAck_dds"
blo "0,600"
tm "WireNameMgr"
)
)
on *293 (Net
uid 20508,0
lang 2
decl (Decl
n "ProcWrAck_dds"
t "std_logic"
o 98
suid 306,0
)
declText (MLText
uid 20509,0
va (VaSet
isHidden 1
)
)
)
)
*294 (Wire
uid 22779,0
shape (OrthoPolyLine
uid 22780,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22781,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22782,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcWrAck_decryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &15
)
*295 (Wire
uid 22787,0
shape (OrthoPolyLine
uid 22788,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22789,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22790,0
sl 0
va (VaSet
)
xt "0,0,9000,800"
st "ProcWrAck_encryp"
blo "0,600"
tm "WireNameMgr"
)
)
on &11
)
*296 (Wire
uid 22795,0
shape (OrthoPolyLine
uid 22796,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22797,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22798,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcWrAck_flink"
blo "0,600"
tm "WireNameMgr"
)
)
on *297 (Net
uid 18698,0
lang 2
decl (Decl
n "ProcWrAck_flink"
t "std_logic"
o 101
suid 282,0
)
declText (MLText
uid 18699,0
va (VaSet
isHidden 1
)
)
)
)
*298 (Wire
uid 22799,0
shape (OrthoPolyLine
uid 22800,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22801,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22802,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcWrAck_mii"
blo "0,600"
tm "WireNameMgr"
)
)
on &78
)
*299 (Wire
uid 22807,0
shape (OrthoPolyLine
uid 22808,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22809,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22810,0
sl 0
va (VaSet
)
xt "0,0,8500,800"
st "ProcWrAck_rgmii"
blo "0,600"
tm "WireNameMgr"
)
)
on &80
)
*300 (Wire
uid 22815,0
shape (OrthoPolyLine
uid 22816,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22817,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22818,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "ProcWrAck_srv"
blo "0,600"
tm "WireNameMgr"
)
)
on *301 (Net
uid 16061,0
lang 2
decl (Decl
n "ProcWrAck_srv"
t "std_logic"
preAdd 0
posAdd 0
o 104
suid 247,0
)
declText (MLText
uid 16062,0
va (VaSet
isHidden 1
)
)
)
)
*302 (Wire
uid 22819,0
shape (OrthoPolyLine
uid 22820,0
sl 0
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22821,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22822,0
sl 0
va (VaSet
)
xt "0,0,8000,800"
st "ProcWrAck_temp"
blo "0,600"
tm "WireNameMgr"
)
)
on *303 (Net
uid 20908,0
lang 2
decl (Decl
n "ProcWrAck_temp"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 311,0
)
declText (MLText
uid 20909,0
va (VaSet
isHidden 1
)
)
)
)
*304 (Wire
uid 22827,0
shape (OrthoPolyLine
uid 22828,0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
cm 0
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22829,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22830,0
sl 0
va (VaSet
)
xt "0,0,7500,800"
st "dds_phase_err"
blo "0,600"
tm "WireNameMgr"
)
)
on *305 (Net
uid 20550,0
lang 2
decl (Decl
n "dds_phase_err"
t "std_logic_vector"
b "(5 downto 0)"
o 106
suid 308,0
)
declText (MLText
uid 20551,0
va (VaSet
isHidden 1
)
)
)
)
]
)
&256
&254
&271
&301
&287
*306 (Net
uid 16428,0
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size+g_slave_bus_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 262,0
)
declText (MLText
uid 16429,0
va (VaSet
isHidden 1
)
)
)
*307 (PortIoIn
uid 16434,0
shape (CompositeShape
uid 16435,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16436,0
sl 0
ro 270
xt "-68000,63625,-66500,64375"
)
(Line
uid 16437,0
sl 0
ro 270
xt "-66500,64000,-66000,64000"
pts [
"-66500,64000"
"-66000,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16438,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16439,0
va (VaSet
)
xt "-73500,63600,-69000,64400"
st "ProcAddr"
ju 2
blo "-69000,64200"
tm "WireNameMgr"
)
)
)
*308 (Net
uid 16440,0
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 263,0
)
declText (MLText
uid 16441,0
va (VaSet
isHidden 1
)
)
)
*309 (PortIoIn
uid 16446,0
shape (CompositeShape
uid 16447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16448,0
sl 0
ro 270
xt "-68000,64625,-66500,65375"
)
(Line
uid 16449,0
sl 0
ro 270
xt "-66500,65000,-66000,65000"
pts [
"-66500,65000"
"-66000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16450,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16451,0
va (VaSet
)
xt "-75000,64600,-69000,65400"
st "ProcDataIn"
ju 2
blo "-69000,65200"
tm "WireNameMgr"
)
)
)
*310 (Net
uid 16452,0
lang 2
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 25
suid 264,0
)
declText (MLText
uid 16453,0
va (VaSet
isHidden 1
)
)
)
*311 (PortIoOut
uid 16458,0
shape (CompositeShape
uid 16459,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16460,0
sl 0
ro 90
xt "-68000,65625,-66500,66375"
)
(Line
uid 16461,0
sl 0
ro 90
xt "-66500,66000,-66000,66000"
pts [
"-66000,66000"
"-66500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16462,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16463,0
va (VaSet
)
xt "-75500,65600,-69000,66400"
st "ProcDataOut"
ju 2
blo "-69000,66200"
tm "WireNameMgr"
)
)
)
*312 (Net
uid 16464,0
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 265,0
)
declText (MLText
uid 16465,0
va (VaSet
isHidden 1
)
)
)
*313 (PortIoIn
uid 16470,0
shape (CompositeShape
uid 16471,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16472,0
sl 0
ro 270
xt "-68000,66625,-66500,67375"
)
(Line
uid 16473,0
sl 0
ro 270
xt "-66500,67000,-66000,67000"
pts [
"-66500,67000"
"-66000,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16474,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16475,0
va (VaSet
)
xt "-72500,66600,-69000,67400"
st "ProcCs"
ju 2
blo "-69000,67200"
tm "WireNameMgr"
)
)
)
*314 (Net
uid 16476,0
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 266,0
)
declText (MLText
uid 16477,0
va (VaSet
isHidden 1
)
)
)
*315 (PortIoIn
uid 16482,0
shape (CompositeShape
uid 16483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16484,0
sl 0
ro 270
xt "-68000,67625,-66500,68375"
)
(Line
uid 16485,0
sl 0
ro 270
xt "-66500,68000,-66000,68000"
pts [
"-66500,68000"
"-66000,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16486,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16487,0
va (VaSet
)
xt "-73000,67600,-69000,68400"
st "ProcRNW"
ju 2
blo "-69000,68200"
tm "WireNameMgr"
)
)
)
*316 (Net
uid 16488,0
lang 2
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 267,0
)
declText (MLText
uid 16489,0
va (VaSet
isHidden 1
)
)
)
*317 (PortIoOut
uid 16494,0
shape (CompositeShape
uid 16495,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16496,0
sl 0
ro 90
xt "-68000,68625,-66500,69375"
)
(Line
uid 16497,0
sl 0
ro 90
xt "-66500,69000,-66000,69000"
pts [
"-66000,69000"
"-66500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16498,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16499,0
va (VaSet
)
xt "-74000,68600,-69000,69400"
st "ProcWrAck"
ju 2
blo "-69000,69200"
tm "WireNameMgr"
)
)
)
*318 (Net
uid 16500,0
lang 2
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 268,0
)
declText (MLText
uid 16501,0
va (VaSet
isHidden 1
)
)
)
*319 (PortIoOut
uid 16506,0
shape (CompositeShape
uid 16507,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16508,0
sl 0
ro 90
xt "-68000,69625,-66500,70375"
)
(Line
uid 16509,0
sl 0
ro 90
xt "-66500,70000,-66000,70000"
pts [
"-66000,70000"
"-66500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16510,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16511,0
va (VaSet
)
xt "-74000,69600,-69000,70400"
st "ProcRdAck"
ju 2
blo "-69000,70200"
tm "WireNameMgr"
)
)
)
*320 (SaComponent
uid 16597,0
optionalChildren [
*321 (CptPort
uid 16559,0
optionalChildren [
*322 (FFT
pts [
"-10750,97000"
"-10000,96625"
"-10000,97375"
]
uid 16563,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10750,96625,-10000,97375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16560,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,96625,-9250,97375"
)
tg (CPTG
uid 16561,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16562,0
va (VaSet
)
xt "-13000,96600,-11000,97400"
st "clk"
ju 2
blo "-11000,97200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 5
suid 8,0
)
)
)
*323 (CptPort
uid 16564,0
optionalChildren [
*324 (Circle
uid 16568,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10000,97546,-9092,98454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16565,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9092,97625,-8342,98375"
)
tg (CPTG
uid 16566,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16567,0
va (VaSet
)
xt "-14000,97600,-11000,98400"
st "rst_n"
ju 2
blo "-11000,98200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
eolc "System reset"
o 6
suid 9,0
)
)
)
*325 (CptPort
uid 16569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,91625,-31000,92375"
)
tg (CPTG
uid 16571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16572,0
va (VaSet
)
xt "-30000,91600,-25500,92400"
st "ProcAddr"
blo "-30000,92200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 1
suid 10,0
)
)
)
*326 (CptPort
uid 16573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,94625,-31000,95375"
)
tg (CPTG
uid 16575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16576,0
va (VaSet
)
xt "-30000,94600,-26500,95400"
st "ProcCs"
blo "-30000,95200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 11,0
)
)
)
*327 (CptPort
uid 16577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,95625,-31000,96375"
)
tg (CPTG
uid 16579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16580,0
va (VaSet
)
xt "-30000,95600,-26000,96400"
st "ProcRNW"
blo "-30000,96200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 4
suid 12,0
)
)
)
*328 (CptPort
uid 16581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,92625,-31000,93375"
)
tg (CPTG
uid 16583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16584,0
va (VaSet
)
xt "-30000,92600,-24000,93400"
st "ProcDataIn"
blo "-30000,93200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 13,0
)
)
)
*329 (CptPort
uid 16585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16586,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,93625,-31000,94375"
)
tg (CPTG
uid 16587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16588,0
va (VaSet
)
xt "-30000,93600,-23500,94400"
st "ProcDataOut"
blo "-30000,94200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 14,0
)
)
)
*330 (CptPort
uid 16589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16590,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,96625,-31000,97375"
)
tg (CPTG
uid 16591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16592,0
va (VaSet
)
xt "-30000,96600,-25000,97400"
st "ProcWrAck"
blo "-30000,97200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 15,0
)
)
)
*331 (CptPort
uid 16593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16594,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,97625,-31000,98375"
)
tg (CPTG
uid 16595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16596,0
va (VaSet
)
xt "-30000,97600,-25000,98400"
st "ProcRdAck"
blo "-30000,98200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 8
suid 16,0
)
)
)
]
shape (Rectangle
uid 16598,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-31000,91000,-10000,99000"
)
oxt "15000,8000,25000,16000"
ttg (MlTextGroup
uid 16599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*332 (Text
uid 16600,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,87900,-27000,89000"
st "snrf031"
blo "-31000,88700"
tm "BdLibraryNameMgr"
)
*333 (Text
uid 16601,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,89000,-24000,90100"
st "fsi_core_srv"
blo "-31000,89800"
tm "CptNameMgr"
)
*334 (Text
uid 16602,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,90100,-28000,91200"
st "i_srv"
blo "-31000,90900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16604,0
text (MLText
uid 16605,0
va (VaSet
isHidden 1
)
xt "-31000,99200,2000,100800"
st "g_version  = c_version     ( std_logic_vector(31 downto 0) )  
g_add_size = g_add_size    ( integer                       )  "
)
header ""
)
elements [
(GiElement
name "g_version"
type "std_logic_vector(31 downto 0)"
value "c_version"
)
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*335 (CommentText
uid 17062,0
shape (Rectangle
uid 17063,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "8000,76000,27000,91000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 17064,0
va (VaSet
fg "0,0,32768"
)
xt "8200,76200,28700,85800"
st "
set c_fsi_service_base_add 0x000000000
set c_fsi_aurora_base_add  0x000100000
set c_fsi_core_base_add    0x000200000
set c_fsi_decryp_base_add  0x000300000
set c_fsi_encryp_base_add  0x000400000
set c_fsi_mii_base_add     0x000500000
set c_fsi_rgmii_base_add   0x000600000

set c_fts_service_base_add 0x000F00000
set c_fts_aurora_base_add  0x000F10000
set c_fts_tx_base_add      0x000F20000
set c_fts_rx_base_add      0x000F30000
"
tm "CommentText"
visibleHeight 15000
visibleWidth 19000
)
)
*336 (SaComponent
uid 18392,0
optionalChildren [
*337 (CptPort
uid 18401,0
optionalChildren [
*338 (FFT
pts [
"-10750,109000"
"-10000,108625"
"-10000,109375"
]
uid 18405,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10750,108625,-10000,109375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18402,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,108625,-9250,109375"
)
tg (CPTG
uid 18403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18404,0
va (VaSet
)
xt "-13000,108600,-11000,109400"
st "clk"
ju 2
blo "-11000,109200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 5
)
)
)
*339 (CptPort
uid 18406,0
optionalChildren [
*340 (Circle
uid 18410,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10000,109546,-9092,110454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18407,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9092,109625,-8342,110375"
)
tg (CPTG
uid 18408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18409,0
va (VaSet
)
xt "-15000,109600,-11000,110400"
st "reset_n"
ju 2
blo "-11000,110200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_n"
t "std_logic"
o 6
)
)
)
*341 (CptPort
uid 18411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,103625,-31000,104375"
)
tg (CPTG
uid 18413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18414,0
va (VaSet
)
xt "-30000,103600,-25500,104400"
st "ProcAddr"
blo "-30000,104200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_addr_len -1 downto 0)"
o 1
)
)
)
*342 (CptPort
uid 18415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,104625,-31000,105375"
)
tg (CPTG
uid 18417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18418,0
va (VaSet
)
xt "-30000,104600,-24000,105400"
st "ProcDataIn"
blo "-30000,105200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(g_data_len-1 DOWNTO 0)"
o 3
)
)
)
*343 (CptPort
uid 18419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18420,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,105625,-31000,106375"
)
tg (CPTG
uid 18421,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18422,0
va (VaSet
)
xt "-30000,105600,-23500,106400"
st "ProcDataOut"
blo "-30000,106200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(g_data_len-1 DOWNTO 0)"
o 7
)
)
)
*344 (CptPort
uid 18423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,106625,-31000,107375"
)
tg (CPTG
uid 18425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18426,0
va (VaSet
)
xt "-30000,106600,-26500,107400"
st "ProcCs"
blo "-30000,107200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
o 2
)
)
)
*345 (CptPort
uid 18427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,107625,-31000,108375"
)
tg (CPTG
uid 18429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18430,0
va (VaSet
)
xt "-30000,107600,-26000,108400"
st "ProcRNW"
blo "-30000,108200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
o 4
)
)
)
*346 (CptPort
uid 18431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18432,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,108625,-31000,109375"
)
tg (CPTG
uid 18433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18434,0
va (VaSet
)
xt "-30000,108600,-25000,109400"
st "ProcWrAck"
blo "-30000,109200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
o 9
)
)
)
*347 (CptPort
uid 18435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18436,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,109625,-31000,110375"
)
tg (CPTG
uid 18437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18438,0
va (VaSet
)
xt "-30000,109600,-25000,110400"
st "ProcRdAck"
blo "-30000,110200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 8
)
)
)
*348 (CptPort
uid 18439,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,104625,-9250,105375"
)
tg (CPTG
uid 18441,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18442,0
va (VaSet
)
xt "-14500,104600,-11000,105400"
st "data_n"
ju 2
blo "-11000,105200"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_n"
t "std_logic"
o 10
)
)
)
*349 (CptPort
uid 18443,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,103625,-9250,104375"
)
tg (CPTG
uid 18445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18446,0
va (VaSet
)
xt "-14500,103600,-11000,104400"
st "data_p"
ju 2
blo "-11000,104200"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "data_p"
t "std_logic"
o 11
)
)
)
*350 (CptPort
uid 18447,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,105625,-9250,106375"
)
tg (CPTG
uid 18449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18450,0
va (VaSet
)
xt "-15500,105600,-11000,106400"
st "strobe_p"
ju 2
blo "-11000,106200"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "strobe_p"
t "std_logic"
o 13
)
)
)
*351 (CptPort
uid 18451,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,106625,-9250,107375"
)
tg (CPTG
uid 18453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18454,0
va (VaSet
)
xt "-15500,106600,-11000,107400"
st "strobe_n"
ju 2
blo "-11000,107200"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "strobe_n"
t "std_logic"
o 12
)
)
)
]
shape (Rectangle
uid 18393,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-31000,103000,-10000,111000"
)
oxt "15000,6000,26000,17000"
ttg (MlTextGroup
uid 18394,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
uid 18395,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,99900,-26500,101000"
st "ip_flink"
blo "-31000,100700"
tm "BdLibraryNameMgr"
)
*353 (Text
uid 18396,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,101000,-22500,102100"
st "ip_flink_master"
blo "-31000,101800"
tm "CptNameMgr"
)
*354 (Text
uid 18397,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,102100,-27000,103200"
st "i_flink"
blo "-31000,102900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18398,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18399,0
text (MLText
uid 18400,0
va (VaSet
isHidden 1
)
xt "-31000,114800,11500,116400"
st "g_addr_len = g_add_size    ( natural ) -- bit len of address from proc interface 
g_data_len = 32            ( natural )                                           "
)
header ""
)
elements [
(GiElement
name "g_addr_len"
type "natural"
value "g_add_size"
e "-- bit len of address from proc interface"
)
(GiElement
name "g_data_len"
type "natural"
value "32"
)
]
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*355 (PortIoInOut
uid 18455,0
shape (CompositeShape
uid 18456,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 18457,0
sl 0
xt "-3500,105625,-2000,106375"
)
(Line
uid 18458,0
sl 0
xt "-4000,106000,-3500,106000"
pts [
"-4000,106000"
"-3500,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18459,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18460,0
va (VaSet
)
xt "-1000,105600,3500,106400"
st "strobe_p"
blo "-1000,106200"
tm "WireNameMgr"
)
)
)
*356 (PortIoInOut
uid 18461,0
shape (CompositeShape
uid 18462,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 18463,0
sl 0
xt "-3500,104625,-2000,105375"
)
(Line
uid 18464,0
sl 0
xt "-4000,105000,-3500,105000"
pts [
"-4000,105000"
"-3500,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18465,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18466,0
va (VaSet
)
xt "-1000,104600,2500,105400"
st "data_n"
blo "-1000,105200"
tm "WireNameMgr"
)
)
)
*357 (PortIoInOut
uid 18467,0
shape (CompositeShape
uid 18468,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 18469,0
sl 0
xt "-3500,106625,-2000,107375"
)
(Line
uid 18470,0
sl 0
xt "-4000,107000,-3500,107000"
pts [
"-4000,107000"
"-3500,107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18471,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18472,0
va (VaSet
)
xt "-1000,106600,3500,107400"
st "strobe_n"
blo "-1000,107200"
tm "WireNameMgr"
)
)
)
*358 (Net
uid 18485,0
decl (Decl
n "data_n"
t "std_logic"
o 53
suid 278,0
)
declText (MLText
uid 18486,0
va (VaSet
isHidden 1
)
)
)
*359 (Net
uid 18487,0
decl (Decl
n "strobe_n"
t "std_logic"
o 57
suid 279,0
)
declText (MLText
uid 18488,0
va (VaSet
isHidden 1
)
)
)
*360 (Net
uid 18489,0
decl (Decl
n "strobe_p"
t "std_logic"
o 58
suid 280,0
)
declText (MLText
uid 18490,0
va (VaSet
isHidden 1
)
)
)
&283
&297
&250
&267
*361 (Net
uid 18806,0
decl (Decl
n "data_p"
t "std_logic"
o 54
suid 285,0
)
declText (MLText
uid 18807,0
va (VaSet
isHidden 1
)
)
)
*362 (PortIoInOut
uid 18812,0
shape (CompositeShape
uid 18813,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 18814,0
sl 0
xt "-3500,103625,-2000,104375"
)
(Line
uid 18815,0
sl 0
xt "-4000,104000,-3500,104000"
pts [
"-4000,104000"
"-3500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18816,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18817,0
va (VaSet
)
xt "-1000,103600,2500,104400"
st "data_p"
blo "-1000,104200"
tm "WireNameMgr"
)
)
)
*363 (SaComponent
uid 19146,0
optionalChildren [
*364 (CptPort
uid 18988,0
optionalChildren [
*365 (FFT
pts [
"10750,54000"
"10000,54375"
"10000,53625"
]
uid 18992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,53625,10750,54375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,53625,10000,54375"
)
tg (CPTG
uid 18990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18991,0
va (VaSet
)
xt "11000,53600,13000,54400"
st "clk"
blo "11000,54200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! Clock signal"
o 5
suid 121,0
)
)
)
*366 (CptPort
uid 18993,0
optionalChildren [
*367 (Circle
uid 18997,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9092,54546,10000,55454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8342,54625,9092,55375"
)
tg (CPTG
uid 18995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18996,0
va (VaSet
)
xt "11000,54600,14000,55400"
st "rst_n"
blo "11000,55200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 10
suid 122,0
)
)
)
*368 (CptPort
uid 18998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,27625,30750,28375"
)
tg (CPTG
uid 19000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19001,0
va (VaSet
)
xt "21500,27600,29000,28400"
st "decryp_bypass"
ju 2
blo "29000,28200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "decryp_bypass"
t "std_logic"
o 20
suid 123,0
)
)
)
*369 (CptPort
uid 19002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,47625,30750,48375"
)
tg (CPTG
uid 19004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19005,0
va (VaSet
)
xt "20000,47600,29000,48400"
st "fl_pmec_sync_out"
ju 2
blo "29000,48200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fl_pmec_sync_out"
t "std_logic"
o 31
suid 124,0
)
)
)
*370 (CptPort
uid 19006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19007,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,49625,30750,50375"
)
tg (CPTG
uid 19008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19009,0
va (VaSet
)
xt "20500,49600,29000,50400"
st "fl_pmec_sync_in"
ju 2
blo "29000,50200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_pmec_sync_in"
t "std_logic"
o 6
suid 125,0
)
)
)
*371 (CptPort
uid 19010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19011,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,48625,30750,49375"
)
tg (CPTG
uid 19012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19013,0
va (VaSet
)
xt "16500,48600,29000,49400"
st "pn_code_gen_trck_st_in"
ju 2
blo "29000,49200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pn_code_gen_trck_st_in"
t "std_logic_vector"
b "(1 downto 0)"
o 9
suid 126,0
)
)
)
*372 (CptPort
uid 19014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,-2375,30750,-1625"
)
tg (CPTG
uid 19016,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19017,0
va (VaSet
)
xt "21500,-2400,29000,-1600"
st "encryp_enable"
ju 2
blo "29000,-1800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_enable"
t "std_logic"
o 25
suid 127,0
)
)
)
*373 (CptPort
uid 19018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,-375,30750,375"
)
tg (CPTG
uid 19020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19021,0
va (VaSet
)
xt "21500,-400,29000,400"
st "encryp_newkey"
ju 2
blo "29000,200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_newkey"
t "std_logic"
o 26
suid 128,0
)
)
)
*374 (CptPort
uid 19022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,-1375,30750,-625"
)
tg (CPTG
uid 19024,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19025,0
va (VaSet
)
xt "21500,-1400,29000,-600"
st "encryp_bypass"
ju 2
blo "29000,-800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "encryp_bypass"
t "std_logic"
o 24
suid 129,0
)
)
)
*375 (CptPort
uid 19026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19027,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,6625,10000,7375"
)
tg (CPTG
uid 19028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19029,0
va (VaSet
)
xt "11000,6600,18500,7400"
st "eth_tx_enable"
blo "11000,7200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_enable"
t "std_logic"
o 29
suid 130,0
)
)
)
*376 (CptPort
uid 19030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-6375,10000,-5625"
)
tg (CPTG
uid 19032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19033,0
va (VaSet
)
xt "11000,-6400,17000,-5600"
st "s_tx_tdata"
blo "11000,-5800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 13
suid 131,0
)
)
)
*377 (CptPort
uid 19034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-5375,10000,-4625"
)
tg (CPTG
uid 19036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19037,0
va (VaSet
)
xt "11000,-5400,17500,-4600"
st "s_tx_tvalid"
blo "11000,-4800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 15
suid 132,0
)
)
)
*378 (CptPort
uid 19038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-4375,10000,-3625"
)
tg (CPTG
uid 19040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19041,0
va (VaSet
)
xt "11000,-4400,17000,-3600"
st "s_tx_tlast"
blo "11000,-3800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_tx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 133,0
)
)
)
*379 (CptPort
uid 19042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19043,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-3375,10000,-2625"
)
tg (CPTG
uid 19044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19045,0
va (VaSet
)
xt "11000,-3400,17500,-2600"
st "s_tx_tready"
blo "11000,-2800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_tx_tready"
t "std_logic"
o 39
suid 134,0
)
)
)
*380 (CptPort
uid 19046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19047,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,8625,10000,9375"
)
tg (CPTG
uid 19048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19049,0
va (VaSet
)
xt "11000,8600,17000,9400"
st "eth_tx_sel"
blo "11000,9200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_sel"
t "std_logic"
o 30
suid 135,0
)
)
)
*381 (CptPort
uid 19050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19051,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,22625,30750,23375"
)
tg (CPTG
uid 19052,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19053,0
va (VaSet
)
xt "23000,22600,29000,23400"
st "s_rx_tdata"
ju 2
blo "29000,23200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_rx_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 11
suid 136,0
)
)
)
*382 (CptPort
uid 19054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19055,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,23625,30750,24375"
)
tg (CPTG
uid 19056,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19057,0
va (VaSet
)
xt "22500,23600,29000,24400"
st "s_rx_tvalid"
ju 2
blo "29000,24200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s_rx_tvalid"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 12
suid 138,0
)
)
)
*383 (CptPort
uid 19058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,24625,30750,25375"
)
tg (CPTG
uid 19060,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19061,0
va (VaSet
)
xt "22500,24600,29000,25400"
st "s_rx_tready"
ju 2
blo "29000,25200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s_rx_tready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 38
suid 139,0
)
)
)
*384 (CptPort
uid 19062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19063,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,9625,10000,10375"
)
tg (CPTG
uid 19064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19065,0
va (VaSet
)
xt "11000,9600,18500,10400"
st "eth_rx_enable"
blo "11000,10200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "eth_rx_enable"
t "std_logic"
o 27
suid 140,0
)
)
)
*385 (CptPort
uid 19066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,34625,10000,35375"
)
tg (CPTG
uid 19068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19069,0
va (VaSet
)
xt "11000,34600,15500,35400"
st "ProcAddr"
blo "11000,35200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 142,0
)
)
)
*386 (CptPort
uid 19070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19071,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,36625,10000,37375"
)
tg (CPTG
uid 19072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19073,0
va (VaSet
)
xt "11000,36600,17500,37400"
st "ProcDataout"
blo "11000,37200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcDataout"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 17
suid 143,0
)
)
)
*387 (CptPort
uid 19074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,35625,10000,36375"
)
tg (CPTG
uid 19076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19077,0
va (VaSet
)
xt "11000,35600,17000,36400"
st "ProcDatain"
blo "11000,36200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcDatain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 144,0
)
)
)
*388 (CptPort
uid 19078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,37625,10000,38375"
)
tg (CPTG
uid 19080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19081,0
va (VaSet
)
xt "11000,37600,14500,38400"
st "ProcCs"
blo "11000,38200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
o 2
suid 145,0
)
)
)
*389 (CptPort
uid 19082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,38625,10000,39375"
)
tg (CPTG
uid 19084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19085,0
va (VaSet
)
xt "11000,38600,15000,39400"
st "ProcRNW"
blo "11000,39200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 146,0
)
)
)
*390 (CptPort
uid 19086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19087,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,39625,10000,40375"
)
tg (CPTG
uid 19088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19089,0
va (VaSet
)
xt "11000,39600,16000,40400"
st "ProcWrAck"
blo "11000,40200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 147,0
)
)
)
*391 (CptPort
uid 19090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19091,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,40625,10000,41375"
)
tg (CPTG
uid 19092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19093,0
va (VaSet
)
xt "11000,40600,16000,41400"
st "ProcRdAck"
blo "11000,41200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 148,0
)
)
)
*392 (CptPort
uid 19094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,7625,10000,8375"
)
tg (CPTG
uid 19096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19097,0
va (VaSet
)
xt "11000,7600,17000,8400"
st "eth_rx_sel"
blo "11000,8200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_rx_sel"
t "std_logic"
o 28
suid 149,0
)
)
)
*393 (CptPort
uid 19098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,26625,30750,27375"
)
tg (CPTG
uid 19100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19101,0
va (VaSet
)
xt "21500,26600,29000,27400"
st "decryp_enable"
ju 2
blo "29000,27200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "decryp_enable"
t "std_logic"
o 21
suid 150,0
)
)
)
*394 (CptPort
uid 19102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,-6375,30750,-5625"
)
tg (CPTG
uid 19104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19105,0
va (VaSet
)
xt "23000,-6400,29000,-5600"
st "m_tx_tdata"
ju 2
blo "29000,-5800"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tx_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 151,0
)
)
)
*395 (CptPort
uid 19106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,-5375,30750,-4625"
)
tg (CPTG
uid 19108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19109,0
va (VaSet
)
xt "22500,-5400,29000,-4600"
st "m_tx_tvalid"
ju 2
blo "29000,-4800"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tx_tvalid"
t "std_logic"
o 36
suid 152,0
)
)
)
*396 (CptPort
uid 19110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19111,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,-4375,30750,-3625"
)
tg (CPTG
uid 19112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19113,0
va (VaSet
)
xt "22500,-4400,29000,-3600"
st "m_tx_tready"
ju 2
blo "29000,-3800"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tx_tready"
t "std_logic"
o 8
suid 153,0
)
)
)
*397 (CptPort
uid 19114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19115,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-375,10000,375"
)
tg (CPTG
uid 19116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19117,0
va (VaSet
)
xt "11000,-400,17000,400"
st "m_rx_tdata"
blo "11000,200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_rx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 32
suid 154,0
)
)
)
*398 (CptPort
uid 19118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19119,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,625,10000,1375"
)
tg (CPTG
uid 19120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19121,0
va (VaSet
)
xt "11000,600,17000,1400"
st "m_rx_tlast"
blo "11000,1200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_rx_tlast"
t "std_logic"
o 33
suid 155,0
)
)
)
*399 (CptPort
uid 19122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19123,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,1625,10000,2375"
)
tg (CPTG
uid 19124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19125,0
va (VaSet
)
xt "11000,1600,17500,2400"
st "m_rx_tvalid"
blo "11000,2200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_rx_tvalid"
t "std_logic"
o 34
suid 156,0
)
)
)
*400 (CptPort
uid 19126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,2625,10000,3375"
)
tg (CPTG
uid 19128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19129,0
va (VaSet
)
xt "11000,2600,17500,3400"
st "m_rx_tready"
blo "11000,3200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_rx_tready"
t "std_logic"
o 7
suid 157,0
)
)
)
*401 (CptPort
uid 19130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,44625,30750,45375"
)
tg (CPTG
uid 19132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19133,0
va (VaSet
)
xt "21500,44400,29000,45200"
st "enable_fsi_rx"
ju 2
blo "29000,45000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enable_fsi_rx"
t "std_logic"
o 22
suid 158,0
)
)
)
*402 (CptPort
uid 19134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,46625,30750,47375"
)
tg (CPTG
uid 19136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19137,0
va (VaSet
)
xt "22500,46400,29000,47200"
st "profile_cfg"
ju 2
blo "29000,47000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 37
suid 163,0
)
)
)
*403 (CptPort
uid 19138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,50625,30750,51375"
)
tg (CPTG
uid 19140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19141,0
va (VaSet
)
xt "22500,50400,29000,51200"
st "sel_adt_gdt"
ju 2
blo "29000,51000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 16
suid 164,0
)
)
)
*404 (CptPort
uid 19142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,16625,30750,17375"
)
tg (CPTG
uid 19144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19145,0
va (VaSet
)
xt "21500,16600,29000,17400"
st "enable_fsi_tx"
ju 2
blo "29000,17200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "enable_fsi_tx"
t "std_logic"
o 23
suid 165,0
)
)
)
]
shape (Rectangle
uid 19147,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,-7000,30000,56000"
)
oxt "33000,50000,53000,113000"
ttg (MlTextGroup
uid 19148,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*405 (Text
uid 19149,0
va (VaSet
font "Courier New,8,1"
)
xt "10000,-10100,14000,-9000"
st "snrf031"
blo "10000,-9300"
tm "BdLibraryNameMgr"
)
*406 (Text
uid 19150,0
va (VaSet
font "Courier New,8,1"
)
xt "10000,-9000,18000,-7900"
st "fsi_core_logic"
blo "10000,-8200"
tm "CptNameMgr"
)
*407 (Text
uid 19151,0
va (VaSet
font "Courier New,8,1"
)
xt "10000,-7900,14000,-6800"
st "i_logic"
blo "10000,-7100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19152,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19153,0
text (MLText
uid 19154,0
va (VaSet
isHidden 1
)
xt "10000,56200,32000,57000"
st "g_add_size = g_add_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*408 (CommentText
uid 19405,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 19406,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
)
xt "-80000,152000,-28000,298000"
)
autoResize 1
oxt "29000,25000,38000,29000"
text (MLText
uid 19407,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-79800,152200,-28800,297000"
st "
-- ----------------------------------------------------------------------------
--! @class fsi_core
--! @image html symbol_sbfsi_core.png
--! @author Alicia Bermejo
--! @version 1.0
--! @date 20/06/2023
--!
--! @brief 
--!  This module implements the Ethernet interface, the Ethernet frame multiplexer,
--!  the telecommand/telemetry interface in the FSI FPGA, the encryption interface, the decryption
--!  interface and the Aurora communications interface.
--!
--! @details
--!  The modem configuration determines the selection of both the transmitter (Multiplexer) 
--!   and the receiver (Demultiplexer) modules
--!
--! Requirements
--!   All
--!    SEN-WB-WF1-HW-94
--!    SEN-WB-WF1-HW-316
--!    SEN-WB-WF1-HW-317
--!    SEN-WB-WF1-HW-318
--! 
--!   TMTC Interface
--!    SEN-WB-WF1-HW-326
--!    SEN-WB-WF1-HW-610
--!    SEN-WB-WF1-HW-611
--!    SEN-WB-WF1-HW-334
--!    SEN-WB-WF1-HW-335
--!    SEN-WB-WF1-HW-336
--!    SEN-WB-WF1-HW-337
--!    SEN-WB-WF1-HW-379
--!    SEN-WB-WF1-HW-380
--!    SEN-WB-WF1-HW-382
--!    SEN-WB-WF1-HW-383
--!    SEN-WB-WF1-HW-479
--!    SEN-WB-WF1-HW-615
--!    SEN-WB-WF1-HW-616
--!    SEN-WB-WF1-HW-503
--!    SEN-WB-WF1-HW-504
--!    SEN-WB-WF1-HW-505
--!    SEN-WB-WF1-HW-513
--!    SEN-WB-WF1-HW-514
--!    SEN-WB-WF1-HW-515
--!    SEN-WB-WF1-HW-516
--!    SEN-WB-WF1-HW-517
--! 
--!  Multiplexer Interface
--!    SEN-WB-WF1-HW-594
--!    SEN-WB-WF1-HW-595
--!    SEN-WB-WF1-HW-610
--!    SEN-WB-WF1-HW-611
--!    SEN-WB-WF1-HW-327
--!    SEN-WB-WF1-HW-329
--!    SEN-WB-WF1-HW-330
--!    SEN-WB-WF1-HW-331
--!    SEN-WB-WF1-HW-332
--!    SEN-WB-WF1-HW-334
--!    SEN-WB-WF1-HW-335
--!    SEN-WB-WF1-HW-336
--!    SEN-WB-WF1-HW-337
--!    SEN-WB-WF1-HW-363
--!    SEN-WB-WF1-HW-364
--!    SEN-WB-WF1-HW-365
--!    SEN-WB-WF1-HW-366
--!    SEN-WB-WF1-HW-617
--!    SEN-WB-WF1-HW-339
--!    SEN-WB-WF1-HW-618
--!    SEN-WB-WF1-HW-340
--!    SEN-WB-WF1-HW-341
--!    SEN-WB-WF1-HW-342
--!    SEN-WB-WF1-HW-345
--!    SEN-WB-WF1-HW-346
--!    SEN-WB-WF1-HW-347
--!    SEN-WB-WF1-HW-348
--!    SEN-WB-WF1-HW-349
--!    SEN-WB-WF1-HW-350
--!    SEN-WB-WF1-HW-352
--!    SEN-WB-WF1-HW-353
--!    SEN-WB-WF1-HW-619
--!    SEN-WB-WF1-HW-356
--!    SEN-WB-WF1-HW-357
--!    SEN-WB-WF1-HW-358
--!    SEN-WB-WF1-HW-360
--!    SEN-WB-WF1-HW-361
--!    SEN-WB-WF1-HW-620
--!    SEN-WB-WF1-HW-368
--!    SEN-WB-WF1-HW-369
--!    SEN-WB-WF1-HW-370
--!    SEN-WB-WF1-HW-371
--!    SEN-WB-WF1-HW-372
--!    SEN-WB-WF1-HW-374
--!    SEN-WB-WF1-HW-375
--!    SEN-WB-WF1-HW-376
--!    SEN-WB-WF1-HW-377
--!    SEN-WB-WF1-HW-388
--!    SEN-WB-WF1-HW-389
--!    SEN-WB-WF1-HW-390
--!    SEN-WB-WF1-HW-391
--!    SEN-WB-WF1-HW-621
--!    SEN-WB-WF1-HW-592
--!    SEN-WB-WF1-HW-593
--!    SEN-WB-WF1-HW-615
--!    SEN-WB-WF1-HW-616
--!    SEN-WB-WF1-HW-480
--!    SEN-WB-WF1-HW-468
--!    SEN-WB-WF1-HW-469
--!    SEN-WB-WF1-HW-470
--!    SEN-WB-WF1-HW-471
--!    SEN-WB-WF1-HW-472
--!    SEN-WB-WF1-HW-622
--!    SEN-WB-WF1-HW-473
--!    SEN-WB-WF1-HW-474
--!    SEN-WB-WF1-HW-475
--!    SEN-WB-WF1-HW-481
--!    SEN-WB-WF1-HW-482
--!    SEN-WB-WF1-HW-483
--!    SEN-WB-WF1-HW-484
--!    SEN-WB-WF1-HW-485
--!    SEN-WB-WF1-HW-486
--!    SEN-WB-WF1-HW-487
--!    SEN-WB-WF1-HW-488
--!    SEN-WB-WF1-HW-623
--!    SEN-WB-WF1-HW-489
--!    SEN-WB-WF1-HW-490
--!    SEN-WB-WF1-HW-491
--!    SEN-WB-WF1-HW-492
--!    SEN-WB-WF1-HW-493
--!    SEN-WB-WF1-HW-625
--!    SEN-WB-WF1-HW-494
--!    SEN-WB-WF1-HW-495
--!    SEN-WB-WF1-HW-496
--!    SEN-WB-WF1-HW-497
--!    SEN-WB-WF1-HW-498
--!    SEN-WB-WF1-HW-499
--!    SEN-WB-WF1-HW-500
--!    SEN-WB-WF1-HW-501
--!    SEN-WB-WF1-HW-502
--!    SEN-WB-WF1-HW-503
--!    SEN-WB-WF1-HW-504
--!    SEN-WB-WF1-HW-505
--!    SEN-WB-WF1-HW-506
--!    SEN-WB-WF1-HW-507
--!    SEN-WB-WF1-HW-508
--!    SEN-WB-WF1-HW-509
--!    SEN-WB-WF1-HW-626
--!    SEN-WB-WF1-HW-510
--!    SEN-WB-WF1-HW-624
--!    SEN-WB-WF1-HW-511
--!    SEN-WB-WF1-HW-512
--!    SEN-WB-WF1-HW-518
--!    SEN-WB-WF1-HW-450
--!    SEN-WB-WF1-HW-451
--!    SEN-WB-WF1-HW-452
--!    SEN-WB-WF1-HW-453
--!    SEN-WB-WF1-HW-627
--!
--! Features:
--! 1.  FSI FPGA
--! 2.  Modem ADT Configuration: 
--! 2.1. Select the FSI_ADT_RL module: Multiplexer module 
--! 2.2. Select the FSI_ADT_FL module: Demultiplexer module 
--! 3.  Modem GDT Configuration: 
--! 3.1. Select the FSI_GDT_RL module: Demultiplexer module 
--! 3.2. Select the FSI_GDT_FL module: Multiplexer module 
--!
--! Limitations:
--! 1. All the possibilities in the FSI configuration are included in the same module
--! 2.  
--! 
--! Module performances
--! 1.   Frequency: 
--! 1.1. System Clock (Clk): 50 MHz
--! 1.2. Ethernet Clock (tx_clk): 25 MHz
--! 1.3. Reference Clock (Clk_dly): 200 MHzz
--!
--! 2.   Resources: 
--!
--! @class fsi_core.rtl
--! @image html rtl_bdfsi_core.png
-- ----------------------------------------------------------------------------
"
tm "CommentText"
visibleHeight 146000
visibleWidth 52000
)
included 4
ignorePrefs 1
excludeCommentLeader 1
titleBlock 1
)
*409 (SaComponent
uid 20078,0
optionalChildren [
*410 (CptPort
uid 20033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,80625,-31000,81375"
)
tg (CPTG
uid 20035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20036,0
va (VaSet
)
xt "-30000,80600,-25500,81400"
st "ProcAddr"
blo "-30000,81200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
o 1
suid 4,0
)
)
)
*411 (CptPort
uid 20037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,81625,-31000,82375"
)
tg (CPTG
uid 20039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20040,0
va (VaSet
)
xt "-30000,81600,-24000,82400"
st "ProcDataIn"
blo "-30000,82200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 5,0
)
)
)
*412 (CptPort
uid 20041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20042,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,82625,-31000,83375"
)
tg (CPTG
uid 20043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20044,0
va (VaSet
)
xt "-30000,82600,-23500,83400"
st "ProcDataOut"
blo "-30000,83200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 6,0
)
)
)
*413 (CptPort
uid 20045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,83625,-31000,84375"
)
tg (CPTG
uid 20047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20048,0
va (VaSet
)
xt "-30000,83600,-26500,84400"
st "ProcCs"
blo "-30000,84200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
o 2
suid 7,0
)
)
)
*414 (CptPort
uid 20049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,84625,-31000,85375"
)
tg (CPTG
uid 20051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20052,0
va (VaSet
)
xt "-30000,84600,-26000,85400"
st "ProcRNW"
blo "-30000,85200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ProcRNW"
t "std_logic"
o 4
suid 8,0
)
)
)
*415 (CptPort
uid 20053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20054,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,85625,-31000,86375"
)
tg (CPTG
uid 20055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20056,0
va (VaSet
)
xt "-30000,85600,-25000,86400"
st "ProcWrAck"
blo "-30000,86200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
o 9
suid 9,0
)
)
)
*416 (CptPort
uid 20057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20058,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,86625,-31000,87375"
)
tg (CPTG
uid 20059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20060,0
va (VaSet
)
xt "-30000,86600,-25000,87400"
st "ProcRdAck"
blo "-30000,87200"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 8
suid 10,0
)
)
)
*417 (CptPort
uid 20061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20062,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,85625,-9250,86375"
)
tg (CPTG
uid 20063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20064,0
va (VaSet
)
xt "-13000,85600,-11000,86400"
st "clk"
ju 2
blo "-11000,86200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 5
suid 11,0
)
)
)
*418 (CptPort
uid 20065,0
optionalChildren [
*419 (Circle
uid 20069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10000,86546,-9092,87454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 20066,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9092,86625,-8342,87375"
)
tg (CPTG
uid 20067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20068,0
va (VaSet
)
xt "-15000,86600,-11000,87400"
st "reset_n"
ju 2
blo "-11000,87200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset_n"
t "std_logic"
o 6
suid 12,0
)
)
)
*420 (CptPort
uid 20070,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,81625,-9250,82375"
)
tg (CPTG
uid 20072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20073,0
va (VaSet
)
xt "-13000,81600,-11000,82400"
st "sda"
ju 2
blo "-11000,82200"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "sda"
t "std_logic"
o 11
suid 18,0
)
)
)
*421 (CptPort
uid 20074,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,80625,-9250,81375"
)
tg (CPTG
uid 20076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20077,0
va (VaSet
)
xt "-13000,80600,-11000,81400"
st "scl"
ju 2
blo "-11000,81200"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "scl"
t "std_logic"
o 10
suid 19,0
)
)
)
]
shape (Rectangle
uid 20079,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-31000,80000,-10000,88000"
)
oxt "12000,11000,28000,21000"
ttg (MlTextGroup
uid 20080,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*422 (Text
uid 20081,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,76900,-25000,78000"
st "ip_temp_if"
blo "-31000,77700"
tm "BdLibraryNameMgr"
)
*423 (Text
uid 20082,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,78000,-25000,79100"
st "ip_temp_if"
blo "-31000,78800"
tm "CptNameMgr"
)
*424 (Text
uid 20083,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,79100,-27500,80200"
st "i_temp"
blo "-31000,79900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20084,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20085,0
text (MLText
uid 20086,0
va (VaSet
isHidden 1
)
xt "-30000,90200,-8000,91000"
st "g_add_size = g_add_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*425 (PortIoInOut
uid 20109,0
shape (CompositeShape
uid 20110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20111,0
sl 0
xt "-3500,80625,-2000,81375"
)
(Line
uid 20112,0
sl 0
xt "-4000,81000,-3500,81000"
pts [
"-4000,81000"
"-3500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20113,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20114,0
va (VaSet
)
xt "-1000,80600,3500,81400"
st "temp_scl"
blo "-1000,81200"
tm "WireNameMgr"
)
)
)
*426 (PortIoInOut
uid 20121,0
shape (CompositeShape
uid 20122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 20123,0
sl 0
xt "-3500,81625,-2000,82375"
)
(Line
uid 20124,0
sl 0
xt "-4000,82000,-3500,82000"
pts [
"-4000,82000"
"-3500,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20125,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20126,0
va (VaSet
)
xt "-1000,81600,3500,82400"
st "temp_sda"
blo "-1000,82200"
tm "WireNameMgr"
)
)
)
*427 (Net
uid 20127,0
lang 11
decl (Decl
n "temp_scl"
t "std_logic"
o 59
suid 288,0
)
declText (MLText
uid 20128,0
va (VaSet
isHidden 1
)
)
)
*428 (Net
uid 20129,0
lang 11
decl (Decl
n "temp_sda"
t "std_logic"
o 60
suid 289,0
)
declText (MLText
uid 20130,0
va (VaSet
isHidden 1
)
)
)
*429 (Net
uid 20264,0
lang 2
decl (Decl
n "dds_cs_n"
t "std_logic"
o 30
suid 290,0
)
declText (MLText
uid 20265,0
va (VaSet
isHidden 1
)
)
)
*430 (PortIoOut
uid 20270,0
shape (CompositeShape
uid 20271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20272,0
sl 0
ro 270
xt "-3500,116625,-2000,117375"
)
(Line
uid 20273,0
sl 0
ro 270
xt "-4000,117000,-3500,117000"
pts [
"-4000,117000"
"-3500,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20274,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20275,0
va (VaSet
)
xt "-1000,116600,3500,117400"
st "dds_cs_n"
blo "-1000,117200"
tm "WireNameMgr"
)
)
)
*431 (Net
uid 20276,0
lang 2
decl (Decl
n "dds_sclk"
t "std_logic"
o 33
suid 291,0
)
declText (MLText
uid 20277,0
va (VaSet
isHidden 1
)
)
)
*432 (PortIoOut
uid 20282,0
shape (CompositeShape
uid 20283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20284,0
sl 0
ro 270
xt "-3500,117625,-2000,118375"
)
(Line
uid 20285,0
sl 0
ro 270
xt "-4000,118000,-3500,118000"
pts [
"-4000,118000"
"-3500,118000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20286,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20287,0
va (VaSet
)
xt "-1000,117600,3500,118400"
st "dds_sclk"
blo "-1000,118200"
tm "WireNameMgr"
)
)
)
*433 (Net
uid 20288,0
lang 2
decl (Decl
n "dds_sdio_0"
t "std_logic"
o 34
suid 292,0
)
declText (MLText
uid 20289,0
va (VaSet
isHidden 1
)
)
)
*434 (PortIoOut
uid 20294,0
shape (CompositeShape
uid 20295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20296,0
sl 0
ro 270
xt "-3500,118625,-2000,119375"
)
(Line
uid 20297,0
sl 0
ro 270
xt "-4000,119000,-3500,119000"
pts [
"-4000,119000"
"-3500,119000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20298,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20299,0
va (VaSet
)
xt "-1000,118600,5000,119400"
st "dds_sdio_0"
blo "-1000,119200"
tm "WireNameMgr"
)
)
)
*435 (Net
uid 20300,0
lang 2
decl (Decl
n "dds_sdio_1"
t "std_logic"
o 12
suid 293,0
)
declText (MLText
uid 20301,0
va (VaSet
isHidden 1
)
)
)
*436 (PortIoIn
uid 20306,0
shape (CompositeShape
uid 20307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20308,0
sl 0
ro 90
xt "-3500,119625,-2000,120375"
)
(Line
uid 20309,0
sl 0
ro 90
xt "-4000,120000,-3500,120000"
pts [
"-3500,120000"
"-4000,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20310,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20311,0
va (VaSet
)
xt "-1000,119600,5000,120400"
st "dds_sdio_1"
blo "-1000,120200"
tm "WireNameMgr"
)
)
)
*437 (Net
uid 20312,0
lang 2
decl (Decl
n "dds_sdio_2"
t "std_logic"
o 13
suid 294,0
)
declText (MLText
uid 20313,0
va (VaSet
isHidden 1
)
)
)
*438 (PortIoIn
uid 20318,0
shape (CompositeShape
uid 20319,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20320,0
sl 0
ro 90
xt "-3500,120625,-2000,121375"
)
(Line
uid 20321,0
sl 0
ro 90
xt "-4000,121000,-3500,121000"
pts [
"-3500,121000"
"-4000,121000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20322,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20323,0
va (VaSet
)
xt "-1000,120600,5000,121400"
st "dds_sdio_2"
blo "-1000,121200"
tm "WireNameMgr"
)
)
)
*439 (Net
uid 20324,0
lang 2
decl (Decl
n "dds_sdio_3"
t "std_logic"
o 35
suid 295,0
)
declText (MLText
uid 20325,0
va (VaSet
isHidden 1
)
)
)
*440 (PortIoOut
uid 20330,0
shape (CompositeShape
uid 20331,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20332,0
sl 0
ro 270
xt "-3500,121625,-2000,122375"
)
(Line
uid 20333,0
sl 0
ro 270
xt "-4000,122000,-3500,122000"
pts [
"-4000,122000"
"-3500,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20334,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20335,0
va (VaSet
)
xt "-1000,121600,5000,122400"
st "dds_sdio_3"
blo "-1000,122200"
tm "WireNameMgr"
)
)
)
*441 (Net
uid 20348,0
lang 2
decl (Decl
n "dds_update"
t "std_logic"
o 36
suid 297,0
)
declText (MLText
uid 20349,0
va (VaSet
isHidden 1
)
)
)
*442 (PortIoOut
uid 20354,0
shape (CompositeShape
uid 20355,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20356,0
sl 0
ro 270
xt "-3500,123625,-2000,124375"
)
(Line
uid 20357,0
sl 0
ro 270
xt "-4000,124000,-3500,124000"
pts [
"-4000,124000"
"-3500,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20358,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20359,0
va (VaSet
)
xt "-1000,123600,5000,124400"
st "dds_update"
blo "-1000,124200"
tm "WireNameMgr"
)
)
)
*443 (Net
uid 20360,0
decl (Decl
n "pw_dw_clk_adc_bot_n"
t "std_logic"
o 41
suid 298,0
)
declText (MLText
uid 20361,0
va (VaSet
isHidden 1
)
)
)
*444 (PortIoOut
uid 20366,0
shape (CompositeShape
uid 20367,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20368,0
sl 0
ro 270
xt "-3500,128625,-2000,129375"
)
(Line
uid 20369,0
sl 0
ro 270
xt "-4000,129000,-3500,129000"
pts [
"-4000,129000"
"-3500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20370,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20371,0
va (VaSet
)
xt "-1000,128600,9500,129400"
st "pw_dw_clk_adc_bot_n"
blo "-1000,129200"
tm "WireNameMgr"
)
)
)
*445 (Net
uid 20372,0
decl (Decl
n "pw_dw_clk_adc_top_n"
t "std_logic"
o 42
suid 299,0
)
declText (MLText
uid 20373,0
va (VaSet
isHidden 1
)
)
)
*446 (PortIoOut
uid 20378,0
shape (CompositeShape
uid 20379,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20380,0
sl 0
ro 270
xt "-3500,127625,-2000,128375"
)
(Line
uid 20381,0
sl 0
ro 270
xt "-4000,128000,-3500,128000"
pts [
"-4000,128000"
"-3500,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20382,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20383,0
va (VaSet
)
xt "-1000,127600,9500,128400"
st "pw_dw_clk_adc_top_n"
blo "-1000,128200"
tm "WireNameMgr"
)
)
)
*447 (Net
uid 20384,0
decl (Decl
n "pw_dw_clk_dac_bot_n"
t "std_logic"
o 43
suid 300,0
)
declText (MLText
uid 20385,0
va (VaSet
isHidden 1
)
)
)
*448 (PortIoOut
uid 20390,0
shape (CompositeShape
uid 20391,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20392,0
sl 0
ro 270
xt "-3500,126625,-2000,127375"
)
(Line
uid 20393,0
sl 0
ro 270
xt "-4000,127000,-3500,127000"
pts [
"-4000,127000"
"-3500,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20394,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20395,0
va (VaSet
)
xt "-1000,126600,9500,127400"
st "pw_dw_clk_dac_bot_n"
blo "-1000,127200"
tm "WireNameMgr"
)
)
)
*449 (Net
uid 20396,0
decl (Decl
n "pw_dw_clk_dac_top_n"
t "std_logic"
o 44
suid 301,0
)
declText (MLText
uid 20397,0
va (VaSet
isHidden 1
)
)
)
*450 (PortIoOut
uid 20402,0
shape (CompositeShape
uid 20403,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20404,0
sl 0
ro 270
xt "-3500,129625,-2000,130375"
)
(Line
uid 20405,0
sl 0
ro 270
xt "-4000,130000,-3500,130000"
pts [
"-4000,130000"
"-3500,130000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20406,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20407,0
va (VaSet
)
xt "-1000,129600,9500,130400"
st "pw_dw_clk_dac_top_n"
blo "-1000,130200"
tm "WireNameMgr"
)
)
)
*451 (Net
uid 20408,0
decl (Decl
n "pw_dw_ref_fre_rx_n"
t "std_logic"
o 45
suid 302,0
)
declText (MLText
uid 20409,0
va (VaSet
isHidden 1
)
)
)
*452 (PortIoOut
uid 20414,0
shape (CompositeShape
uid 20415,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20416,0
sl 0
ro 270
xt "-3500,131625,-2000,132375"
)
(Line
uid 20417,0
sl 0
ro 270
xt "-4000,132000,-3500,132000"
pts [
"-4000,132000"
"-3500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20418,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20419,0
va (VaSet
)
xt "-1000,131600,9000,132400"
st "pw_dw_ref_fre_rx_n"
blo "-1000,132200"
tm "WireNameMgr"
)
)
)
*453 (Net
uid 20420,0
decl (Decl
n "pw_dw_ref_fre_tx_n"
t "std_logic"
o 46
suid 303,0
)
declText (MLText
uid 20421,0
va (VaSet
isHidden 1
)
)
)
*454 (PortIoOut
uid 20426,0
shape (CompositeShape
uid 20427,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20428,0
sl 0
ro 270
xt "-3500,132625,-2000,133375"
)
(Line
uid 20429,0
sl 0
ro 270
xt "-4000,133000,-3500,133000"
pts [
"-4000,133000"
"-3500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20430,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20431,0
va (VaSet
)
xt "-1000,132600,9000,133400"
st "pw_dw_ref_fre_tx_n"
blo "-1000,133200"
tm "WireNameMgr"
)
)
)
&263
&246
&293
&279
&305
&273
&258
&303
&289
*455 (SaComponent
uid 21168,0
optionalChildren [
*456 (CptPort
uid 20958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,67625,-40250,68375"
)
tg (CPTG
uid 20960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20961,0
va (VaSet
)
xt "-49500,67600,-42000,68400"
st "ProcCs_aurora"
ju 2
blo "-42000,68200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_aurora"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 53,0
)
)
)
*457 (CptPort
uid 20962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20963,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,78625,-40250,79375"
)
tg (CPTG
uid 20964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20965,0
va (VaSet
)
xt "-52000,78600,-42000,79400"
st "ProcDataOut_aurora"
ju 2
blo "-42000,79200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_aurora"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 56,0
)
)
)
*458 (CptPort
uid 20966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20967,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,100625,-40250,101375"
)
tg (CPTG
uid 20968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20969,0
va (VaSet
)
xt "-51000,100600,-42000,101400"
st "ProcRdAck_aurora"
ju 2
blo "-42000,101200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_aurora"
t "std_logic"
o 15
suid 57,0
)
)
)
*459 (CptPort
uid 20970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20971,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,90625,-40250,91375"
)
tg (CPTG
uid 20972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20973,0
va (VaSet
)
xt "-51000,90600,-42000,91400"
st "ProcWrAck_aurora"
ju 2
blo "-42000,91200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_aurora"
t "std_logic"
o 25
suid 58,0
)
)
)
*460 (CptPort
uid 20974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,73625,-40250,74375"
)
tg (CPTG
uid 20976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20977,0
va (VaSet
)
xt "-48000,73600,-42000,74400"
st "ProcCs_srv"
ju 2
blo "-42000,74200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_srv"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 74,0
)
)
)
*461 (CptPort
uid 20978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20979,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,84625,-40250,85375"
)
tg (CPTG
uid 20980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20981,0
va (VaSet
)
xt "-50500,84600,-42000,85400"
st "ProcDataOut_srv"
ju 2
blo "-42000,85200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_srv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
suid 77,0
)
)
)
*462 (CptPort
uid 20982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20983,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,106625,-40250,107375"
)
tg (CPTG
uid 20984,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20985,0
va (VaSet
)
xt "-49500,106600,-42000,107400"
st "ProcRdAck_srv"
ju 2
blo "-42000,107200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_srv"
t "std_logic"
o 23
suid 78,0
)
)
)
*463 (CptPort
uid 20986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20987,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,95625,-40250,96375"
)
tg (CPTG
uid 20988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20989,0
va (VaSet
)
xt "-49500,95600,-42000,96400"
st "ProcWrAck_srv"
ju 2
blo "-42000,96200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_srv"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 79,0
)
)
)
*464 (CptPort
uid 20990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,63625,-62000,64375"
)
tg (CPTG
uid 20992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20993,0
va (VaSet
)
xt "-61000,63600,-56500,64400"
st "ProcAddr"
blo "-61000,64200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size+g_slave_bus_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 80,0
)
)
)
*465 (CptPort
uid 20994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,64625,-62000,65375"
)
tg (CPTG
uid 20996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20997,0
va (VaSet
)
xt "-61000,64600,-55000,65400"
st "ProcDataIn"
blo "-61000,65200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 81,0
)
)
)
*466 (CptPort
uid 20998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,66625,-62000,67375"
)
tg (CPTG
uid 21000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21001,0
va (VaSet
)
xt "-61000,66600,-57500,67400"
st "ProcCs"
blo "-61000,67200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 82,0
)
)
)
*467 (CptPort
uid 21002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,67625,-62000,68375"
)
tg (CPTG
uid 21004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21005,0
va (VaSet
)
xt "-61000,67600,-57000,68400"
st "ProcRNW"
blo "-61000,68200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 83,0
)
)
)
*468 (CptPort
uid 21006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21007,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,68625,-62000,69375"
)
tg (CPTG
uid 21008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21009,0
va (VaSet
)
xt "-61000,68600,-56000,69400"
st "ProcWrAck"
blo "-61000,69200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 84,0
)
)
)
*469 (CptPort
uid 21010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21011,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,69625,-62000,70375"
)
tg (CPTG
uid 21012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21013,0
va (VaSet
)
xt "-61000,69600,-56000,70400"
st "ProcRdAck"
blo "-61000,70200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 85,0
)
)
)
*470 (CptPort
uid 21014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21015,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,65625,-62000,66375"
)
tg (CPTG
uid 21016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21017,0
va (VaSet
)
xt "-61000,65600,-54500,66400"
st "ProcDataOut"
blo "-61000,66200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 49
suid 86,0
)
)
)
*471 (CptPort
uid 21018,0
optionalChildren [
*472 (FFT
pts [
"-61250,111000"
"-62000,111375"
"-62000,110625"
]
uid 21022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-62000,110625,-61250,111375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-62750,110625,-62000,111375"
)
tg (CPTG
uid 21020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21021,0
va (VaSet
)
xt "-61000,110600,-59000,111400"
st "clk"
blo "-61000,111200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 35
suid 87,0
)
)
)
*473 (CptPort
uid 21023,0
optionalChildren [
*474 (Circle
uid 21027,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-62908,111546,-62000,112454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-63658,111625,-62908,112375"
)
tg (CPTG
uid 21025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21026,0
va (VaSet
)
xt "-61000,111600,-58000,112400"
st "rst_n"
blo "-61000,112200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 36
suid 88,0
)
)
)
*475 (CptPort
uid 21028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21029,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,92625,-40250,93375"
)
tg (CPTG
uid 21030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21031,0
va (VaSet
)
xt "-51000,92600,-42000,93400"
st "ProcWrAck_encryp"
ju 2
blo "-42000,93200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_encryp"
t "std_logic"
o 29
suid 89,0
)
)
)
*476 (CptPort
uid 21032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21033,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,93625,-40250,94375"
)
tg (CPTG
uid 21034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21035,0
va (VaSet
)
xt "-49500,93600,-42000,94400"
st "ProcWrAck_mii"
ju 2
blo "-42000,94200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 90,0
)
)
)
*477 (CptPort
uid 21036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21037,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,83625,-40250,84375"
)
tg (CPTG
uid 21038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21039,0
va (VaSet
)
xt "-51500,83600,-42000,84400"
st "ProcDataOut_rgmii"
ju 2
blo "-42000,84200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
suid 91,0
)
)
)
*478 (CptPort
uid 21040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21041,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,102625,-40250,103375"
)
tg (CPTG
uid 21042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21043,0
va (VaSet
)
xt "-51000,102600,-42000,103400"
st "ProcRdAck_decryp"
ju 2
blo "-42000,103200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_decryp"
t "std_logic"
o 18
suid 92,0
)
)
)
*479 (CptPort
uid 21044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21045,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,101625,-40250,102375"
)
tg (CPTG
uid 21046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21047,0
va (VaSet
)
xt "-50000,101600,-42000,102400"
st "ProcRdAck_core"
ju 2
blo "-42000,102200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 93,0
)
)
)
*480 (CptPort
uid 21048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21049,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,80625,-40250,81375"
)
tg (CPTG
uid 21050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21051,0
va (VaSet
)
xt "-52000,80600,-42000,81400"
st "ProcDataOut_decryp"
ju 2
blo "-42000,81200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_decryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 94,0
)
)
)
*481 (CptPort
uid 21052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21053,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,103625,-40250,104375"
)
tg (CPTG
uid 21054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21055,0
va (VaSet
)
xt "-51000,103600,-42000,104400"
st "ProcRdAck_encryp"
ju 2
blo "-42000,104200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_encryp"
t "std_logic"
o 19
suid 95,0
)
)
)
*482 (CptPort
uid 21056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21057,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,81625,-40250,82375"
)
tg (CPTG
uid 21058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21059,0
va (VaSet
)
xt "-52000,81600,-42000,82400"
st "ProcDataOut_encryp"
ju 2
blo "-42000,82200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_encryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 96,0
)
)
)
*483 (CptPort
uid 21060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21061,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,89625,-40250,90375"
)
tg (CPTG
uid 21062,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21063,0
va (VaSet
)
xt "-50000,89600,-42000,90400"
st "ProcWrAck_core"
ju 2
blo "-42000,90200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 97,0
)
)
)
*484 (CptPort
uid 21064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21065,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,91625,-40250,92375"
)
tg (CPTG
uid 21066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21067,0
va (VaSet
)
xt "-51000,91600,-42000,92400"
st "ProcWrAck_decryp"
ju 2
blo "-42000,92200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_decryp"
t "std_logic"
o 28
suid 98,0
)
)
)
*485 (CptPort
uid 21068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21069,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,94625,-40250,95375"
)
tg (CPTG
uid 21070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21071,0
va (VaSet
)
xt "-50500,94600,-42000,95400"
st "ProcWrAck_rgmii"
ju 2
blo "-42000,95200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 99,0
)
)
)
*486 (CptPort
uid 21072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21073,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,82625,-40250,83375"
)
tg (CPTG
uid 21074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21075,0
va (VaSet
)
xt "-50500,82600,-42000,83400"
st "ProcDataOut_mii"
ju 2
blo "-42000,83200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 100,0
)
)
)
*487 (CptPort
uid 21076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21077,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,104625,-40250,105375"
)
tg (CPTG
uid 21078,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21079,0
va (VaSet
)
xt "-49500,104600,-42000,105400"
st "ProcRdAck_mii"
ju 2
blo "-42000,105200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 101,0
)
)
)
*488 (CptPort
uid 21080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21081,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,105625,-40250,106375"
)
tg (CPTG
uid 21082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21083,0
va (VaSet
)
xt "-50500,105600,-42000,106400"
st "ProcRdAck_rgmii"
ju 2
blo "-42000,106200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 102,0
)
)
)
*489 (CptPort
uid 21084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,63625,-40250,64375"
)
tg (CPTG
uid 21086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21087,0
va (VaSet
)
xt "-49000,63600,-42000,64400"
st "ProcAddr_mst"
ju 2
blo "-42000,64200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcAddr_mst"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 37
suid 103,0
)
)
)
*490 (CptPort
uid 21088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,72625,-40250,73375"
)
tg (CPTG
uid 21090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21091,0
va (VaSet
)
xt "-49000,72600,-42000,73400"
st "ProcCs_rgmii"
ju 2
blo "-42000,73200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 104,0
)
)
)
*491 (CptPort
uid 21092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21093,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,79625,-40250,80375"
)
tg (CPTG
uid 21094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21095,0
va (VaSet
)
xt "-51000,79600,-42000,80400"
st "ProcDataOut_core"
ju 2
blo "-42000,80200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_core"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 105,0
)
)
)
*492 (CptPort
uid 21096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,68625,-40250,69375"
)
tg (CPTG
uid 21098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21099,0
va (VaSet
)
xt "-48500,68600,-42000,69400"
st "ProcCs_core"
ju 2
blo "-42000,69200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_core"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 106,0
)
)
)
*493 (CptPort
uid 21100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,70625,-40250,71375"
)
tg (CPTG
uid 21102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21103,0
va (VaSet
)
xt "-49500,70600,-42000,71400"
st "ProcCs_encryp"
ju 2
blo "-42000,71200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_encryp"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 107,0
)
)
)
*494 (CptPort
uid 21104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,71625,-40250,72375"
)
tg (CPTG
uid 21106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21107,0
va (VaSet
)
xt "-48000,71600,-42000,72400"
st "ProcCs_mii"
ju 2
blo "-42000,72200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_mii"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 108,0
)
)
)
*495 (CptPort
uid 21108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,69625,-40250,70375"
)
tg (CPTG
uid 21110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21111,0
va (VaSet
)
xt "-49500,69600,-42000,70400"
st "ProcCs_decryp"
ju 2
blo "-42000,70200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_decryp"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 109,0
)
)
)
*496 (CptPort
uid 21112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,64625,-40250,65375"
)
tg (CPTG
uid 21114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21115,0
va (VaSet
)
xt "-50000,64600,-42000,65400"
st "ProcDataIn_mst"
ju 2
blo "-42000,65200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataIn_mst"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 48
suid 110,0
)
)
)
*497 (CptPort
uid 21116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,65625,-40250,66375"
)
tg (CPTG
uid 21118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21119,0
va (VaSet
)
xt "-48500,65600,-42000,66400"
st "ProcRNW_mst"
ju 2
blo "-42000,66200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRNW_mst"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 50
suid 111,0
)
)
)
*498 (CptPort
uid 21120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,74625,-40250,75375"
)
tg (CPTG
uid 21122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21123,0
va (VaSet
)
xt "-49000,74600,-42000,75400"
st "ProcCs_flink"
ju 2
blo "-42000,75200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_flink"
t "std_logic"
o 43
suid 112,0
)
)
)
*499 (CptPort
uid 21124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21125,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,85625,-40250,86375"
)
tg (CPTG
uid 21126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21127,0
va (VaSet
)
xt "-51500,85600,-42000,86400"
st "ProcDataOut_flink"
ju 2
blo "-42000,86200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_flink"
t "std_logic_vector"
b "(31 downto 0)"
o 9
suid 113,0
)
)
)
*500 (CptPort
uid 21128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21129,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,107625,-40250,108375"
)
tg (CPTG
uid 21130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21131,0
va (VaSet
)
xt "-50500,107600,-42000,108400"
st "ProcRdAck_flink"
ju 2
blo "-42000,108200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_flink"
t "std_logic"
o 20
suid 114,0
)
)
)
*501 (CptPort
uid 21132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21133,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,96625,-40250,97375"
)
tg (CPTG
uid 21134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21135,0
va (VaSet
)
xt "-50500,96600,-42000,97400"
st "ProcWrAck_flink"
ju 2
blo "-42000,97200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_flink"
t "std_logic"
o 30
suid 115,0
)
)
)
*502 (CptPort
uid 21136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,75625,-40250,76375"
)
tg (CPTG
uid 21138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21139,0
va (VaSet
)
xt "-48500,75600,-42000,76400"
st "ProcCs_temp"
ju 2
blo "-42000,76200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_temp"
t "std_logic"
o 47
suid 116,0
)
)
)
*503 (CptPort
uid 21140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,76625,-40250,77375"
)
tg (CPTG
uid 21142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21143,0
va (VaSet
)
xt "-48000,76600,-42000,77400"
st "ProcCs_dds"
ju 2
blo "-42000,77200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_dds"
t "std_logic"
o 40
suid 117,0
)
)
)
*504 (CptPort
uid 21144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21145,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,86625,-40250,87375"
)
tg (CPTG
uid 21146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21147,0
va (VaSet
)
xt "-51000,86600,-42000,87400"
st "ProcDataOut_temp"
ju 2
blo "-42000,87200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_temp"
t "std_logic_vector"
b "(31 downto 0)"
o 13
suid 118,0
)
)
)
*505 (CptPort
uid 21148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,87625,-40250,88375"
)
tg (CPTG
uid 21150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21151,0
va (VaSet
)
xt "-50500,87600,-42000,88400"
st "ProcDataOut_dds"
ju 2
blo "-42000,88200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_dds"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 119,0
)
)
)
*506 (CptPort
uid 21152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21153,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,108625,-40250,109375"
)
tg (CPTG
uid 21154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21155,0
va (VaSet
)
xt "-50000,108600,-42000,109400"
st "ProcRdAck_temp"
ju 2
blo "-42000,109200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_temp"
t "std_logic"
o 24
suid 120,0
)
)
)
*507 (CptPort
uid 21156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21157,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,109625,-40250,110375"
)
tg (CPTG
uid 21158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21159,0
va (VaSet
)
xt "-49500,109600,-42000,110400"
st "ProcRdAck_dds"
ju 2
blo "-42000,110200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_dds"
t "std_logic"
o 17
suid 121,0
)
)
)
*508 (CptPort
uid 21160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21161,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,97625,-40250,98375"
)
tg (CPTG
uid 21162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21163,0
va (VaSet
)
xt "-50000,97600,-42000,98400"
st "ProcWrAck_temp"
ju 2
blo "-42000,98200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_temp"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 122,0
)
)
)
*509 (CptPort
uid 21164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21165,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-41000,98625,-40250,99375"
)
tg (CPTG
uid 21166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21167,0
va (VaSet
)
xt "-49500,98600,-42000,99400"
st "ProcWrAck_dds"
ju 2
blo "-42000,99200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_dds"
t "std_logic"
o 27
suid 123,0
)
)
)
]
shape (Rectangle
uid 21169,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-62000,63000,-41000,113000"
)
oxt "15000,33000,36000,89000"
ttg (MlTextGroup
uid 21170,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*510 (Text
uid 21171,0
va (VaSet
font "Courier New,8,1"
)
xt "-61750,59900,-57750,61000"
st "snrf031"
blo "-61750,60700"
tm "BdLibraryNameMgr"
)
*511 (Text
uid 21172,0
va (VaSet
font "Courier New,8,1"
)
xt "-61750,61000,-54750,62100"
st "fsi_core_bus"
blo "-61750,61800"
tm "CptNameMgr"
)
*512 (Text
uid 21173,0
va (VaSet
font "Courier New,8,1"
)
xt "-61750,62100,-58750,63200"
st "i_bus"
blo "-61750,62900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21174,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21175,0
text (MLText
uid 21176,0
va (VaSet
isHidden 1
)
xt "-62000,113400,-34000,115000"
st "g_add_size       = g_add_size          ( integer )  
g_slave_bus_size = g_slave_bus_size    ( integer )  "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
(GiElement
name "g_slave_bus_size"
type "integer"
value "g_slave_bus_size"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*513 (Net
uid 21702,0
lang 2
decl (Decl
n "dds_pwr_dw"
t "std_logic"
eolc "-- Power down DDS"
preAdd 0
posAdd 0
o 31
suid 321,0
)
declText (MLText
uid 21703,0
va (VaSet
isHidden 1
)
)
)
*514 (PortIoOut
uid 21708,0
shape (CompositeShape
uid 21709,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21710,0
sl 0
ro 270
xt "-3500,124625,-2000,125375"
)
(Line
uid 21711,0
sl 0
ro 270
xt "-4000,125000,-3500,125000"
pts [
"-4000,125000"
"-3500,125000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21712,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21713,0
va (VaSet
)
xt "-1000,124600,5000,125400"
st "dds_pwr_dw"
blo "-1000,125200"
tm "WireNameMgr"
)
)
)
*515 (Net
uid 21714,0
lang 2
decl (Decl
n "dds_rst"
t "std_logic"
eolc "-- Reset DDS"
posAdd 0
o 32
suid 322,0
)
declText (MLText
uid 21715,0
va (VaSet
isHidden 1
)
)
)
*516 (PortIoOut
uid 21720,0
shape (CompositeShape
uid 21721,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21722,0
sl 0
ro 270
xt "-3500,125625,-2000,126375"
)
(Line
uid 21723,0
sl 0
ro 270
xt "-4000,126000,-3500,126000"
pts [
"-4000,126000"
"-3500,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21724,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21725,0
va (VaSet
)
xt "-1000,125600,3000,126400"
st "dds_rst"
blo "-1000,126200"
tm "WireNameMgr"
)
)
)
*517 (SaComponent
uid 22021,0
optionalChildren [
*518 (CptPort
uid 21879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21880,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,-3375,101750,-2625"
)
tg (CPTG
uid 21881,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21882,0
va (VaSet
)
xt "98000,-3400,100000,-2600"
st "RXP"
ju 2
blo "100000,-2800"
)
s (Text
uid 21883,0
va (VaSet
)
xt "100000,-2600,100000,-2600"
ju 2
blo "100000,-2600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RXP"
t "std_logic"
prec "-- GTX Serial I/O"
preAdd 0
posAdd 0
o 6
suid 3,0
)
)
)
*519 (CptPort
uid 21884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,-6375,101750,-5625"
)
tg (CPTG
uid 21886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21887,0
va (VaSet
)
xt "98000,-6400,100000,-5600"
st "TXP"
ju 2
blo "100000,-5800"
)
s (Text
uid 21888,0
va (VaSet
)
xt "100000,-5600,100000,-5600"
ju 2
blo "100000,-5600"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "TXP"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 4,0
)
)
)
*520 (CptPort
uid 21889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,-5375,101750,-4625"
)
tg (CPTG
uid 21891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21892,0
va (VaSet
)
xt "98000,-5400,100000,-4600"
st "TXN"
ju 2
blo "100000,-4800"
)
s (Text
uid 21893,0
va (VaSet
)
xt "100000,-4600,100000,-4600"
ju 2
blo "100000,-4600"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "TXN"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 5,0
)
)
)
*521 (CptPort
uid 21894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21895,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,-2375,101750,-1625"
)
tg (CPTG
uid 21896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21897,0
va (VaSet
)
xt "98000,-2400,100000,-1600"
st "RXN"
ju 2
blo "100000,-1800"
)
s (Text
uid 21898,0
va (VaSet
)
xt "100000,-1600,100000,-1600"
ju 2
blo "100000,-1600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RXN"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 6,0
)
)
)
*522 (CptPort
uid 21899,0
optionalChildren [
*523 (FFT
pts [
"81750,54000"
"81000,54375"
"81000,53625"
]
uid 21904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,53625,81750,54375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,53625,81000,54375"
)
tg (CPTG
uid 21901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21902,0
va (VaSet
)
xt "82000,53600,84000,54400"
st "clk"
blo "82000,54200"
)
s (Text
uid 21903,0
va (VaSet
)
xt "82000,54400,82000,54400"
blo "82000,54400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 7
suid 25,0
)
)
)
*524 (CptPort
uid 21905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,32625,81000,33375"
)
tg (CPTG
uid 21907,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21908,0
va (VaSet
)
xt "82000,32600,86500,33400"
st "ProcAddr"
blo "82000,33200"
)
s (Text
uid 21909,0
va (VaSet
)
xt "82000,33400,82000,33400"
blo "82000,33400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 29,0
)
)
)
*525 (CptPort
uid 21910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,33625,81000,34375"
)
tg (CPTG
uid 21912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21913,0
va (VaSet
)
xt "82000,33600,88000,34400"
st "ProcDataIn"
blo "82000,34200"
)
s (Text
uid 21914,0
va (VaSet
)
xt "82000,34400,82000,34400"
blo "82000,34400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 30,0
)
)
)
*526 (CptPort
uid 21915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21916,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,34625,81000,35375"
)
tg (CPTG
uid 21917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21918,0
va (VaSet
)
xt "82000,34600,88500,35400"
st "ProcDataOut"
blo "82000,35200"
)
s (Text
uid 21919,0
va (VaSet
)
xt "82000,35400,82000,35400"
blo "82000,35400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 17
suid 31,0
)
)
)
*527 (CptPort
uid 21920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21921,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,38625,81000,39375"
)
tg (CPTG
uid 21922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21923,0
va (VaSet
)
xt "82000,38600,87000,39400"
st "ProcRdAck"
blo "82000,39200"
)
s (Text
uid 21924,0
va (VaSet
)
xt "82000,39400,82000,39400"
blo "82000,39400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 34,0
)
)
)
*528 (CptPort
uid 21925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21926,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,37625,81000,38375"
)
tg (CPTG
uid 21927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21928,0
va (VaSet
)
xt "82000,37600,87000,38400"
st "ProcWrAck"
blo "82000,38200"
)
s (Text
uid 21929,0
va (VaSet
)
xt "82000,38400,82000,38400"
blo "82000,38400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 35,0
)
)
)
*529 (CptPort
uid 21930,0
optionalChildren [
*530 (Circle
uid 21935,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "80092,54546,81000,55454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79342,54625,80092,55375"
)
tg (CPTG
uid 21932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21933,0
va (VaSet
)
xt "82000,54600,85000,55400"
st "rst_n"
blo "82000,55200"
)
s (Text
uid 21934,0
va (VaSet
)
xt "82000,55400,82000,55400"
blo "82000,55400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_n"
t "std_logic"
prec "--           INIT_CLK_P             : in std_logic;
--           INIT_CLK_N             : in std_logic;"
preAdd 0
posAdd 0
o 13
suid 36,0
)
)
)
*531 (CptPort
uid 21936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,35625,81000,36375"
)
tg (CPTG
uid 21938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21939,0
va (VaSet
)
xt "82000,35600,85500,36400"
st "ProcCs"
blo "82000,36200"
)
s (Text
uid 21940,0
va (VaSet
)
xt "82000,36400,82000,36400"
blo "82000,36400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 37,0
)
)
)
*532 (CptPort
uid 21941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,36625,81000,37375"
)
tg (CPTG
uid 21943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21944,0
va (VaSet
)
xt "82000,36600,86000,37400"
st "ProcRNW"
blo "82000,37200"
)
s (Text
uid 21945,0
va (VaSet
)
xt "82000,37400,82000,37400"
blo "82000,37400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 38,0
)
)
)
*533 (CptPort
uid 21946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21947,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,625,101750,1375"
)
tg (CPTG
uid 21948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21949,0
va (VaSet
)
xt "94000,600,100000,1400"
st "clk_aurora"
ju 2
blo "100000,1200"
)
s (Text
uid 21950,0
va (VaSet
)
xt "100000,1400,100000,1400"
ju 2
blo "100000,1400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk_aurora"
t "std_logic"
prec "-- GTX Reference Clock Interface"
preAdd 0
posAdd 0
o 8
suid 44,0
)
)
)
*534 (CptPort
uid 21951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,44625,81000,45375"
)
tg (CPTG
uid 21953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21954,0
va (VaSet
)
xt "82000,44400,89500,45200"
st "enable_fsi_rx"
blo "82000,45000"
)
s (Text
uid 21955,0
va (VaSet
)
xt "82000,45200,82000,45200"
blo "82000,45200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable_fsi_rx"
t "std_logic"
o 9
suid 50,0
)
)
)
*535 (CptPort
uid 21956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,16625,81000,17375"
)
tg (CPTG
uid 21958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21959,0
va (VaSet
)
xt "82000,16400,89500,17200"
st "enable_fsi_tx"
blo "82000,17000"
)
s (Text
uid 21960,0
va (VaSet
)
xt "82000,17200,82000,17200"
blo "82000,17200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable_fsi_tx"
t "std_logic"
o 10
suid 51,0
)
)
)
*536 (CptPort
uid 21961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,47625,81000,48375"
)
tg (CPTG
uid 21963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21964,0
va (VaSet
)
xt "82000,47600,91000,48400"
st "fl_pmec_sync_out"
blo "82000,48200"
)
s (Text
uid 21965,0
va (VaSet
)
xt "82000,48400,82000,48400"
blo "82000,48400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fl_pmec_sync_out"
t "std_logic"
o 11
suid 52,0
)
)
)
*537 (CptPort
uid 21966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21967,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,50625,81000,51375"
)
tg (CPTG
uid 21968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21969,0
va (VaSet
)
xt "82000,50600,88500,51400"
st "sel_adt_gdt"
blo "82000,51200"
)
s (Text
uid 21970,0
va (VaSet
)
xt "82000,51400,82000,51400"
blo "82000,51400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 27
suid 53,0
)
)
)
*538 (CptPort
uid 21971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21972,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,49625,81000,50375"
)
tg (CPTG
uid 21973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21974,0
va (VaSet
)
xt "82000,49600,90500,50400"
st "fl_pmec_sync_in"
blo "82000,50200"
)
s (Text
uid 21975,0
va (VaSet
)
xt "82000,50400,82000,50400"
blo "82000,50400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fl_pmec_sync_in"
t "std_logic"
o 23
suid 54,0
)
)
)
*539 (CptPort
uid 21976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21977,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,48625,81000,49375"
)
tg (CPTG
uid 21978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21979,0
va (VaSet
)
xt "82000,48600,94500,49400"
st "pn_code_gen_trck_st_in"
blo "82000,49200"
)
s (Text
uid 21980,0
va (VaSet
)
xt "82000,49400,82000,49400"
blo "82000,49400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pn_code_gen_trck_st_in"
t "std_logic_vector"
b "(1 downto 0)"
o 24
suid 55,0
)
)
)
*540 (CptPort
uid 21981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,46625,81000,47375"
)
tg (CPTG
uid 21983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21984,0
va (VaSet
)
xt "82000,46600,88500,47400"
st "profile_cfg"
blo "82000,47200"
)
s (Text
uid 21985,0
va (VaSet
)
xt "82000,47400,82000,47400"
blo "82000,47400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
suid 56,0
)
)
)
*541 (CptPort
uid 21986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21987,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-4375,81000,-3625"
)
tg (CPTG
uid 21988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21989,0
va (VaSet
)
xt "82000,-4400,87000,-3600"
st "tx_tready"
blo "82000,-3800"
)
s (Text
uid 21990,0
va (VaSet
)
xt "82000,-3600,82000,-3600"
blo "82000,-3600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_tready"
t "std_logic"
o 28
suid 63,0
)
)
)
*542 (CptPort
uid 21991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21992,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,22625,81000,23375"
)
tg (CPTG
uid 21993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21994,0
va (VaSet
)
xt "82000,22600,86500,23400"
st "rx_tdata"
blo "82000,23200"
)
s (Text
uid 21995,0
va (VaSet
)
xt "82000,23400,82000,23400"
blo "82000,23400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
suid 64,0
)
)
)
*543 (CptPort
uid 21996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21997,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,23625,81000,24375"
)
tg (CPTG
uid 21998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21999,0
va (VaSet
)
xt "82000,23600,87000,24400"
st "rx_tvalid"
blo "82000,24200"
)
s (Text
uid 22000,0
va (VaSet
)
xt "82000,24400,82000,24400"
blo "82000,24400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_tvalid"
t "std_logic"
o 26
suid 65,0
)
)
)
*544 (CptPort
uid 22001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,24625,81000,25375"
)
tg (CPTG
uid 22003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22004,0
va (VaSet
)
xt "82000,24600,87000,25400"
st "rx_tready"
blo "82000,25200"
)
s (Text
uid 22005,0
va (VaSet
)
xt "82000,25400,82000,25400"
blo "82000,25400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_tready"
t "std_logic"
o 14
suid 66,0
)
)
)
*545 (CptPort
uid 22006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-5375,81000,-4625"
)
tg (CPTG
uid 22008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22009,0
va (VaSet
)
xt "82000,-5400,87000,-4600"
st "tx_tvalid"
blo "82000,-4800"
)
s (Text
uid 22010,0
va (VaSet
)
xt "82000,-4600,82000,-4600"
blo "82000,-4600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_tvalid"
t "std_logic"
o 16
suid 67,0
)
)
)
*546 (CptPort
uid 22011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,-6375,81000,-5625"
)
tg (CPTG
uid 22013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22014,0
va (VaSet
)
xt "82000,-6400,86500,-5600"
st "tx_tdata"
blo "82000,-5800"
)
s (Text
uid 22015,0
va (VaSet
)
xt "82000,-5600,82000,-5600"
blo "82000,-5600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
suid 68,0
)
)
)
*547 (CptPort
uid 22016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22017,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,51625,81000,52375"
)
tg (CPTG
uid 22018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22019,0
va (VaSet
)
xt "82000,51600,89500,52400"
st "dds_phase_err"
blo "82000,52200"
)
s (Text
uid 22020,0
va (VaSet
)
xt "82000,52400,82000,52400"
blo "82000,52400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dds_phase_err"
t "std_logic_vector"
b "(5 downto 0)"
o 22
suid 69,0
)
)
)
]
shape (Rectangle
uid 22022,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,-7000,101000,56000"
)
oxt "15000,9000,43000,72000"
ttg (MlTextGroup
uid 22023,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
uid 22024,0
va (VaSet
font "Courier New,8,1"
)
xt "81000,-11100,90500,-10000"
st "module_fsi_aurora"
blo "81000,-10300"
tm "BdLibraryNameMgr"
)
*549 (Text
uid 22025,0
va (VaSet
font "Courier New,8,1"
)
xt "81000,-10000,87000,-8900"
st "fsi_aurora"
blo "81000,-9200"
tm "CptNameMgr"
)
*550 (Text
uid 22026,0
va (VaSet
font "Courier New,8,1"
)
xt "81000,-8900,85500,-7800"
st "i_aurora"
blo "81000,-8100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22027,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22028,0
text (MLText
uid 22029,0
va (VaSet
isHidden 1
)
xt "81000,56400,127000,58000"
st "g_frame_size = 128           ( integer ) --! Size in number of data beats, not in Bytes 
g_add_size   = g_add_size    ( integer )                                                "
)
header ""
)
elements [
(GiElement
name "g_frame_size"
type "integer"
value "128"
e "--! Size in number of data beats, not in Bytes"
)
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*551 (SaComponent
uid 23148,0
optionalChildren [
*552 (CptPort
uid 23021,0
optionalChildren [
*553 (Circle
uid 23026,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10000,136546,-9092,137454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 23022,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9092,136625,-8342,137375"
)
tg (CPTG
uid 23023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23024,0
va (VaSet
)
xt "-15000,136600,-11000,137400"
st "reset_n"
ju 2
blo "-11000,137200"
)
s (Text
uid 23025,0
va (VaSet
)
xt "-11000,137400,-11000,137400"
ju 2
blo "-11000,137400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_n"
t "std_logic"
o 9
suid 1,0
)
)
)
*554 (CptPort
uid 23027,0
optionalChildren [
*555 (FFT
pts [
"-10750,136000"
"-10000,135625"
"-10000,136375"
]
uid 23032,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10750,135625,-10000,136375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 23028,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,135625,-9250,136375"
)
tg (CPTG
uid 23029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23030,0
va (VaSet
)
xt "-13000,135600,-11000,136400"
st "clk"
ju 2
blo "-11000,136200"
)
s (Text
uid 23031,0
va (VaSet
)
xt "-11000,136400,-11000,136400"
ju 2
blo "-11000,136400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 5
suid 2,0
)
)
)
*556 (CptPort
uid 23033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,116625,-31000,117375"
)
tg (CPTG
uid 23035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23036,0
va (VaSet
)
xt "-30000,116600,-25500,117400"
st "ProcAddr"
blo "-30000,117200"
)
s (Text
uid 23037,0
va (VaSet
)
xt "-30000,117400,-30000,117400"
blo "-30000,117400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_addr_len -1 downto 0)"
o 1
suid 3,0
)
)
)
*557 (CptPort
uid 23038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,117625,-31000,118375"
)
tg (CPTG
uid 23040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23041,0
va (VaSet
)
xt "-30000,117600,-24000,118400"
st "ProcDataIn"
blo "-30000,118200"
)
s (Text
uid 23042,0
va (VaSet
)
xt "-30000,118400,-30000,118400"
blo "-30000,118400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 4,0
)
)
)
*558 (CptPort
uid 23043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23044,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,118625,-31000,119375"
)
tg (CPTG
uid 23045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23046,0
va (VaSet
)
xt "-30000,118600,-23500,119400"
st "ProcDataOut"
blo "-30000,119200"
)
s (Text
uid 23047,0
va (VaSet
)
xt "-30000,119400,-30000,119400"
blo "-30000,119400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
o 10
suid 5,0
)
)
)
*559 (CptPort
uid 23048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,119625,-31000,120375"
)
tg (CPTG
uid 23050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23051,0
va (VaSet
)
xt "-30000,119600,-26500,120400"
st "ProcCs"
blo "-30000,120200"
)
s (Text
uid 23052,0
va (VaSet
)
xt "-30000,120400,-30000,120400"
blo "-30000,120400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
o 2
suid 6,0
)
)
)
*560 (CptPort
uid 23053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,120625,-31000,121375"
)
tg (CPTG
uid 23055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23056,0
va (VaSet
)
xt "-30000,120600,-26000,121400"
st "ProcRNW"
blo "-30000,121200"
)
s (Text
uid 23057,0
va (VaSet
)
xt "-30000,121400,-30000,121400"
blo "-30000,121400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
o 4
suid 7,0
)
)
)
*561 (CptPort
uid 23058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23059,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,121625,-31000,122375"
)
tg (CPTG
uid 23060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23061,0
va (VaSet
)
xt "-30000,121600,-25000,122400"
st "ProcWrAck"
blo "-30000,122200"
)
s (Text
uid 23062,0
va (VaSet
)
xt "-30000,122400,-30000,122400"
blo "-30000,122400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
o 12
suid 8,0
)
)
)
*562 (CptPort
uid 23063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23064,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,122625,-31000,123375"
)
tg (CPTG
uid 23065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23066,0
va (VaSet
)
xt "-30000,122600,-25000,123400"
st "ProcRdAck"
blo "-30000,123200"
)
s (Text
uid 23067,0
va (VaSet
)
xt "-30000,123400,-30000,123400"
blo "-30000,123400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 11
suid 9,0
)
)
)
*563 (CptPort
uid 23068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,116625,-9250,117375"
)
tg (CPTG
uid 23070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23071,0
va (VaSet
)
xt "-16000,116600,-11000,117400"
st "dds_cs_en"
ju 2
blo "-11000,117200"
)
s (Text
uid 23072,0
va (VaSet
)
xt "-11000,117400,-11000,117400"
ju 2
blo "-11000,117400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dds_cs_en"
t "std_logic"
o 13
suid 10,0
)
)
)
*564 (CptPort
uid 23073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,117625,-9250,118375"
)
tg (CPTG
uid 23075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23076,0
va (VaSet
)
xt "-15500,117600,-11000,118400"
st "dds_sclk"
ju 2
blo "-11000,118200"
)
s (Text
uid 23077,0
va (VaSet
)
xt "-11000,118400,-11000,118400"
ju 2
blo "-11000,118400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dds_sclk"
t "std_logic"
o 17
suid 11,0
)
)
)
*565 (CptPort
uid 23078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,118625,-9250,119375"
)
tg (CPTG
uid 23080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23081,0
va (VaSet
)
xt "-17000,118600,-11000,119400"
st "dds_sdio_0"
ju 2
blo "-11000,119200"
)
s (Text
uid 23082,0
va (VaSet
)
xt "-11000,119400,-11000,119400"
ju 2
blo "-11000,119400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dds_sdio_0"
t "std_logic"
o 18
suid 12,0
)
)
)
*566 (CptPort
uid 23083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23084,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,119625,-9250,120375"
)
tg (CPTG
uid 23085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23086,0
va (VaSet
)
xt "-17000,119600,-11000,120400"
st "dds_sdio_1"
ju 2
blo "-11000,120200"
)
s (Text
uid 23087,0
va (VaSet
)
xt "-11000,120400,-11000,120400"
ju 2
blo "-11000,120400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dds_sdio_1"
t "std_logic"
o 7
suid 13,0
)
)
)
*567 (CptPort
uid 23088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23089,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,120625,-9250,121375"
)
tg (CPTG
uid 23090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23091,0
va (VaSet
)
xt "-17000,120600,-11000,121400"
st "dds_sdio_2"
ju 2
blo "-11000,121200"
)
s (Text
uid 23092,0
va (VaSet
)
xt "-11000,121400,-11000,121400"
ju 2
blo "-11000,121400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dds_sdio_2"
t "std_logic"
o 8
suid 14,0
)
)
)
*568 (CptPort
uid 23093,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23094,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,121625,-9250,122375"
)
tg (CPTG
uid 23095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23096,0
va (VaSet
)
xt "-17000,121600,-11000,122400"
st "dds_sdio_3"
ju 2
blo "-11000,122200"
)
s (Text
uid 23097,0
va (VaSet
)
xt "-11000,122400,-11000,122400"
ju 2
blo "-11000,122400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dds_sdio_3"
t "std_logic"
o 19
suid 15,0
)
)
)
*569 (CptPort
uid 23098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,123625,-9250,124375"
)
tg (CPTG
uid 23100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23101,0
va (VaSet
)
xt "-18000,123600,-11000,124400"
st "dds_ioupdate"
ju 2
blo "-11000,124200"
)
s (Text
uid 23102,0
va (VaSet
)
xt "-11000,124400,-11000,124400"
ju 2
blo "-11000,124400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dds_ioupdate"
t "std_logic"
o 14
suid 16,0
)
)
)
*570 (CptPort
uid 23103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31750,124625,-31000,125375"
)
tg (CPTG
uid 23105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23106,0
va (VaSet
)
xt "-30000,124600,-22500,125400"
st "dds_phase_err"
blo "-30000,125200"
)
s (Text
uid 23107,0
va (VaSet
)
xt "-30000,125400,-30000,125400"
blo "-30000,125400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dds_phase_err"
t "std_logic_vector"
b "(5 downto 0)"
o 6
suid 17,0
)
)
)
*571 (CptPort
uid 23108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,129625,-9250,130375"
)
tg (CPTG
uid 23110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23111,0
va (VaSet
)
xt "-21500,129600,-11000,130400"
st "pw_dw_clk_dac_top_n"
ju 2
blo "-11000,130200"
)
s (Text
uid 23112,0
va (VaSet
)
xt "-11000,130400,-11000,130400"
ju 2
blo "-11000,130400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pw_dw_clk_dac_top_n"
t "std_logic"
o 23
suid 18,0
)
)
)
*572 (CptPort
uid 23113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,126625,-9250,127375"
)
tg (CPTG
uid 23115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23116,0
va (VaSet
)
xt "-21500,126600,-11000,127400"
st "pw_dw_clk_dac_bot_n"
ju 2
blo "-11000,127200"
)
s (Text
uid 23117,0
va (VaSet
)
xt "-11000,127400,-11000,127400"
ju 2
blo "-11000,127400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pw_dw_clk_dac_bot_n"
t "std_logic"
o 22
suid 19,0
)
)
)
*573 (CptPort
uid 23118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,127625,-9250,128375"
)
tg (CPTG
uid 23120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23121,0
va (VaSet
)
xt "-21500,127600,-11000,128400"
st "pw_dw_clk_adc_top_n"
ju 2
blo "-11000,128200"
)
s (Text
uid 23122,0
va (VaSet
)
xt "-11000,128400,-11000,128400"
ju 2
blo "-11000,128400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pw_dw_clk_adc_top_n"
t "std_logic"
o 21
suid 20,0
)
)
)
*574 (CptPort
uid 23123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,128625,-9250,129375"
)
tg (CPTG
uid 23125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23126,0
va (VaSet
)
xt "-21500,128600,-11000,129400"
st "pw_dw_clk_adc_bot_n"
ju 2
blo "-11000,129200"
)
s (Text
uid 23127,0
va (VaSet
)
xt "-11000,129400,-11000,129400"
ju 2
blo "-11000,129400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pw_dw_clk_adc_bot_n"
t "std_logic"
o 20
suid 21,0
)
)
)
*575 (CptPort
uid 23128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,132625,-9250,133375"
)
tg (CPTG
uid 23130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23131,0
va (VaSet
)
xt "-21000,132600,-11000,133400"
st "pw_dw_ref_fre_tx_n"
ju 2
blo "-11000,133200"
)
s (Text
uid 23132,0
va (VaSet
)
xt "-11000,133400,-11000,133400"
ju 2
blo "-11000,133400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pw_dw_ref_fre_tx_n"
t "std_logic"
o 25
suid 22,0
)
)
)
*576 (CptPort
uid 23133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,131625,-9250,132375"
)
tg (CPTG
uid 23135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23136,0
va (VaSet
)
xt "-21000,131600,-11000,132400"
st "pw_dw_ref_fre_rx_n"
ju 2
blo "-11000,132200"
)
s (Text
uid 23137,0
va (VaSet
)
xt "-11000,132400,-11000,132400"
ju 2
blo "-11000,132400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pw_dw_ref_fre_rx_n"
t "std_logic"
o 24
suid 23,0
)
)
)
*577 (CptPort
uid 23138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,125625,-9250,126375"
)
tg (CPTG
uid 23140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23141,0
va (VaSet
)
xt "-15000,125600,-11000,126400"
st "dds_rst"
ju 2
blo "-11000,126200"
)
s (Text
uid 23142,0
va (VaSet
)
xt "-11000,126400,-11000,126400"
ju 2
blo "-11000,126400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dds_rst"
t "std_logic"
o 16
suid 24,0
)
)
)
*578 (CptPort
uid 23143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10000,124625,-9250,125375"
)
tg (CPTG
uid 23145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23146,0
va (VaSet
)
xt "-17500,124600,-11000,125400"
st "dds_pwr_dwn"
ju 2
blo "-11000,125200"
)
s (Text
uid 23147,0
va (VaSet
)
xt "-11000,125400,-11000,125400"
ju 2
blo "-11000,125400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dds_pwr_dwn"
t "std_logic"
o 15
suid 25,0
)
)
)
]
shape (Rectangle
uid 23149,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-31000,116000,-10000,138000"
)
oxt "15000,4000,36000,26000"
ttg (MlTextGroup
uid 23150,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*579 (Text
uid 23151,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,112900,-27500,114000"
st "ip_dds"
blo "-31000,113700"
tm "BdLibraryNameMgr"
)
*580 (Text
uid 23152,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,114000,-27500,115100"
st "ip_dds"
blo "-31000,114800"
tm "CptNameMgr"
)
*581 (Text
uid 23153,0
va (VaSet
font "Courier New,8,1"
)
xt "-31000,115100,-28000,116200"
st "i_dds"
blo "-31000,115900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23154,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23155,0
text (MLText
uid 23156,0
va (VaSet
isHidden 1
)
xt "-31000,138600,-9000,139400"
st "g_addr_len = g_add_size    ( natural )  "
)
header ""
)
elements [
(GiElement
name "g_addr_len"
type "natural"
value "g_add_size"
)
]
)
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*582 (PortIoIn
uid 23163,0
shape (CompositeShape
uid 23164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23165,0
sl 0
ro 90
xt "-3500,122625,-2000,123375"
)
(Line
uid 23166,0
sl 0
ro 90
xt "-4000,123000,-3500,123000"
pts [
"-3500,123000"
"-4000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23167,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23168,0
va (VaSet
)
xt "-1000,122600,2000,123400"
st "dds_p"
blo "-1000,123200"
tm "WireNameMgr"
)
)
)
*583 (Net
uid 23175,0
lang 2
decl (Decl
n "dds_p"
t "std_logic_vector"
b "(3 downto 0)"
o 142
suid 324,0
)
declText (MLText
uid 23176,0
va (VaSet
isHidden 1
)
)
)
*584 (Wire
uid 789,0
shape (OrthoPolyLine
uid 790,0
va (VaSet
vasetType 3
)
xt "48000,14000,49250,14000"
pts [
"49250,14000"
"48000,14000"
]
)
start &136
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 793,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 794,0
va (VaSet
isHidden 1
)
xt "45000,13200,47000,14000"
st "clk"
blo "45000,13800"
tm "WireNameMgr"
)
)
on &66
)
*585 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30750,23000,49250,23000"
pts [
"49250,23000"
"30750,23000"
]
)
start &167
end &381
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 804,0
va (VaSet
)
xt "33000,22200,39100,23400"
st "demux_tdata"
blo "33000,23200"
tm "WireNameMgr"
)
)
on &109
)
*586 (Wire
uid 808,0
shape (OrthoPolyLine
uid 809,0
va (VaSet
vasetType 3
)
xt "46000,8000,49250,8000"
pts [
"49250,8000"
"46000,8000"
]
)
start &145
end *587 (Ripper
uid 15707,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,9000"
"46000,8000"
]
uid 15708,0
va (VaSet
vasetType 3
)
xt "45000,8000,46000,9000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 810,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
isHidden 1
)
xt "43250,7200,50450,8400"
st "ProcRNW_mst"
blo "43250,8200"
tm "WireNameMgr"
)
)
on &239
)
*588 (Wire
uid 812,0
shape (OrthoPolyLine
uid 813,0
va (VaSet
vasetType 3
)
xt "30750,24000,49250,24000"
pts [
"49250,24000"
"30750,24000"
]
)
start &168
end &382
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 814,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
)
xt "33000,23200,39500,24400"
st "demux_tvalid"
blo "33000,24200"
tm "WireNameMgr"
)
)
on &110
)
*589 (Wire
uid 820,0
shape (OrthoPolyLine
uid 821,0
va (VaSet
vasetType 3
)
xt "46000,7000,49250,7000"
pts [
"49250,7000"
"46000,7000"
]
)
start &144
end *590 (Ripper
uid 15699,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,8000"
"46000,7000"
]
uid 15700,0
va (VaSet
vasetType 3
)
xt "45000,7000,46000,8000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 822,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
isHidden 1
)
xt "43250,6200,50250,7400"
st "ProcCs_encryp"
blo "43250,7200"
tm "WireNameMgr"
)
)
on &10
)
*591 (Wire
uid 824,0
shape (OrthoPolyLine
uid 825,0
va (VaSet
vasetType 3
)
xt "30750,25000,49250,25000"
pts [
"49250,25000"
"30750,25000"
]
)
start &169
end &383
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 826,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
)
xt "33000,24200,39600,25400"
st "demux_tready"
blo "33000,25200"
tm "WireNameMgr"
)
)
on &111
)
*592 (Wire
uid 828,0
shape (OrthoPolyLine
uid 829,0
va (VaSet
vasetType 3
)
xt "46000,9000,49250,9000"
pts [
"49250,9000"
"46000,9000"
]
)
start &146
end *593 (Ripper
uid 15709,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,10000"
"46000,9000"
]
uid 15710,0
va (VaSet
vasetType 3
)
xt "45000,9000,46000,10000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 830,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
isHidden 1
)
xt "42250,8200,51050,9400"
st "ProcWrAck_encryp"
blo "42250,9200"
tm "WireNameMgr"
)
)
on &11
)
*594 (Wire
uid 832,0
shape (OrthoPolyLine
uid 833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,6000,49250,6000"
pts [
"49250,6000"
"46000,6000"
]
)
start &143
end *595 (Ripper
uid 15691,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,7000"
"46000,6000"
]
uid 15692,0
va (VaSet
vasetType 3
)
xt "45000,6000,46000,7000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 834,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
isHidden 1
)
xt "40250,5200,49450,6400"
st "ProcDataOut_encryp"
blo "40250,6200"
tm "WireNameMgr"
)
)
on &9
)
*596 (Wire
uid 839,0
shape (OrthoPolyLine
uid 840,0
va (VaSet
vasetType 3
)
xt "46000,10000,49250,10000"
pts [
"46000,10000"
"49250,10000"
]
)
start *597 (Ripper
uid 15717,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,11000"
"46000,10000"
]
uid 15718,0
va (VaSet
vasetType 3
)
xt "45000,10000,46000,11000"
)
)
end &147
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 841,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 842,0
va (VaSet
isHidden 1
)
xt "49000,9200,57700,10400"
st "ProcRdAck_encryp"
blo "49000,10200"
tm "WireNameMgr"
)
)
on &12
)
*598 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
)
xt "48000,15000,49250,15000"
pts [
"49250,15000"
"48000,15000"
]
)
start &149
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 847,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 848,0
va (VaSet
isHidden 1
)
xt "45000,14200,48000,15000"
st "rst_n"
blo "45000,14800"
tm "WireNameMgr"
)
)
on &87
)
*599 (Wire
uid 849,0
shape (OrthoPolyLine
uid 850,0
va (VaSet
vasetType 3
)
xt "7000,54000,9250,54000"
pts [
"9250,54000"
"7000,54000"
]
)
start &364
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 853,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 854,0
va (VaSet
isHidden 1
)
xt "4000,53200,6000,54000"
st "clk"
blo "4000,53800"
tm "WireNameMgr"
)
)
on &66
)
*600 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "7000,55000,8342,55000"
pts [
"8342,55000"
"7000,55000"
]
)
start &366
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 860,0
va (VaSet
isHidden 1
)
xt "4000,54200,7000,55000"
st "rst_n"
blo "4000,54800"
tm "WireNameMgr"
)
)
on &87
)
*601 (Wire
uid 861,0
shape (OrthoPolyLine
uid 862,0
va (VaSet
vasetType 3
)
xt "-31000,53000,-28750,53000"
pts [
"-28750,53000"
"-31000,53000"
]
)
start &229
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 865,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 866,0
va (VaSet
isHidden 1
)
xt "-34000,52200,-30000,53000"
st "clk_eth"
blo "-34000,52800"
tm "WireNameMgr"
)
)
on &5
)
*602 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
)
xt "30750,-5000,49250,-5000"
pts [
"30750,-5000"
"49250,-5000"
]
)
start &395
end &151
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 879,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 880,0
va (VaSet
)
xt "32000,-5800,37600,-4600"
st "mux_tvalid"
blo "32000,-4800"
tm "WireNameMgr"
)
)
on &118
)
*603 (Wire
uid 881,0
shape (OrthoPolyLine
uid 882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30750,-6000,49250,-6000"
pts [
"30750,-6000"
"49250,-6000"
]
)
start &394
end &153
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 883,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 884,0
va (VaSet
)
xt "32000,-6800,36700,-5600"
st "mux_tdata"
blo "32000,-5800"
tm "WireNameMgr"
)
)
on &117
)
*604 (Wire
uid 894,0
shape (OrthoPolyLine
uid 895,0
va (VaSet
vasetType 3
)
xt "30750,-4000,49250,-4000"
pts [
"30750,-4000"
"49250,-4000"
]
)
start &396
end &152
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 896,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 897,0
va (VaSet
)
xt "32000,-4800,37700,-3600"
st "mux_tready"
blo "32000,-3800"
tm "WireNameMgr"
)
)
on &119
)
*605 (Wire
uid 898,0
shape (OrthoPolyLine
uid 899,0
va (VaSet
vasetType 3
)
xt "30750,-1000,49250,-1000"
pts [
"30750,-1000"
"49250,-1000"
]
)
start &374
end &135
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 900,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 901,0
va (VaSet
isHidden 1
)
xt "33000,-1800,39800,-600"
st "encryp_bypass"
blo "33000,-800"
tm "WireNameMgr"
)
)
on &92
)
*606 (Wire
uid 902,0
shape (OrthoPolyLine
uid 903,0
va (VaSet
vasetType 3
)
xt "64750,-4000,80250,-4000"
pts [
"64750,-4000"
"80250,-4000"
]
)
start &138
end &541
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 906,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 907,0
va (VaSet
)
xt "67000,-4800,73500,-3600"
st "encryp_tready"
blo "67000,-3800"
tm "WireNameMgr"
)
)
on &105
)
*607 (Wire
uid 908,0
shape (OrthoPolyLine
uid 909,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,5000,49250,5000"
pts [
"49250,5000"
"46000,5000"
]
)
start &142
end *608 (Ripper
uid 15689,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,6000"
"46000,5000"
]
uid 15690,0
va (VaSet
vasetType 3
)
xt "45000,5000,46000,6000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 910,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 911,0
va (VaSet
isHidden 1
)
xt "41250,4200,48650,5400"
st "ProcDataIn_mst"
blo "41250,5200"
tm "WireNameMgr"
)
)
on &238
)
*609 (Wire
uid 915,0
shape (OrthoPolyLine
uid 916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,4000,49250,4000"
pts [
"49250,4000"
"46000,4000"
]
)
start &141
end *610 (Ripper
uid 15687,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,5000"
"46000,4000"
]
uid 15688,0
va (VaSet
vasetType 3
)
xt "45000,4000,46000,5000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 918,0
va (VaSet
isHidden 1
)
xt "41000,3200,47800,4400"
st "ProcAddr_mst"
blo "41000,4200"
tm "WireNameMgr"
)
)
on &237
)
*611 (Wire
uid 922,0
shape (OrthoPolyLine
uid 923,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,-6000,80250,-6000"
pts [
"64750,-6000"
"80250,-6000"
]
)
start &139
end &546
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 926,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 927,0
va (VaSet
)
xt "67000,-6800,73000,-5600"
st "encryp_tdata"
blo "67000,-5800"
tm "WireNameMgr"
)
)
on &103
)
*612 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
va (VaSet
vasetType 3
)
xt "64750,-5000,80250,-5000"
pts [
"64750,-5000"
"80250,-5000"
]
)
start &140
end &545
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 933,0
va (VaSet
)
xt "67000,-5800,73400,-4600"
st "encryp_tvalid"
blo "67000,-4800"
tm "WireNameMgr"
)
)
on &104
)
*613 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
)
xt "46000,36000,49250,36000"
pts [
"49250,36000"
"46000,36000"
]
)
start &160
end *614 (Ripper
uid 15737,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,37000"
"46000,36000"
]
uid 15738,0
va (VaSet
vasetType 3
)
xt "45000,36000,46000,37000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 960,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 961,0
va (VaSet
isHidden 1
)
xt "42250,35200,49250,36400"
st "ProcCs_decryp"
blo "42250,36200"
tm "WireNameMgr"
)
)
on &14
)
*615 (Wire
uid 962,0
shape (OrthoPolyLine
uid 963,0
va (VaSet
vasetType 3
)
xt "48000,42000,49250,42000"
pts [
"49250,42000"
"48000,42000"
]
)
start &158
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 966,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 967,0
va (VaSet
isHidden 1
)
xt "45000,41200,47000,42000"
st "clk"
blo "45000,41800"
tm "WireNameMgr"
)
)
on &66
)
*616 (Wire
uid 968,0
shape (OrthoPolyLine
uid 969,0
va (VaSet
vasetType 3
)
xt "46000,39000,49250,39000"
pts [
"46000,39000"
"49250,39000"
]
)
start *617 (Ripper
uid 15755,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,40000"
"46000,39000"
]
uid 15756,0
va (VaSet
vasetType 3
)
xt "45000,39000,46000,40000"
)
)
end &166
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 971,0
va (VaSet
isHidden 1
)
xt "49000,38200,57700,39400"
st "ProcRdAck_decryp"
blo "49000,39200"
tm "WireNameMgr"
)
)
on &16
)
*618 (Wire
uid 972,0
shape (OrthoPolyLine
uid 973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,34000,49250,34000"
pts [
"49250,34000"
"46000,34000"
]
)
start &163
end *619 (Ripper
uid 15727,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,35000"
"46000,34000"
]
uid 15728,0
va (VaSet
vasetType 3
)
xt "45000,34000,46000,35000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 975,0
va (VaSet
isHidden 1
)
xt "44250,33200,51650,34400"
st "ProcDataIn_mst"
blo "44250,34200"
tm "WireNameMgr"
)
)
on &238
)
*620 (Wire
uid 979,0
shape (OrthoPolyLine
uid 980,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,23000,80250,23000"
pts [
"80250,23000"
"64750,23000"
]
)
start &542
end &170
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 983,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 984,0
va (VaSet
)
xt "67000,22200,73000,23400"
st "decryp_tdata"
blo "67000,23200"
tm "WireNameMgr"
)
)
on &106
)
*621 (Wire
uid 985,0
shape (OrthoPolyLine
uid 986,0
va (VaSet
vasetType 3
)
xt "46000,38000,49250,38000"
pts [
"49250,38000"
"46000,38000"
]
)
start &165
end *622 (Ripper
uid 15747,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,39000"
"46000,38000"
]
uid 15748,0
va (VaSet
vasetType 3
)
xt "45000,38000,46000,39000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 988,0
va (VaSet
isHidden 1
)
xt "44250,37200,53050,38400"
st "ProcWrAck_decryp"
blo "44250,38200"
tm "WireNameMgr"
)
)
on &15
)
*623 (Wire
uid 989,0
shape (OrthoPolyLine
uid 990,0
va (VaSet
vasetType 3
)
xt "48000,43000,49250,43000"
pts [
"49250,43000"
"48000,43000"
]
)
start &173
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 993,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "45000,42200,48000,43000"
st "rst_n"
blo "45000,42800"
tm "WireNameMgr"
)
)
on &87
)
*624 (Wire
uid 995,0
shape (OrthoPolyLine
uid 996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,35000,49250,35000"
pts [
"49250,35000"
"46000,35000"
]
)
start &164
end *625 (Ripper
uid 15729,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,36000"
"46000,35000"
]
uid 15730,0
va (VaSet
vasetType 3
)
xt "45000,35000,46000,36000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 997,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 998,0
va (VaSet
isHidden 1
)
xt "40250,34200,49450,35400"
st "ProcDataOut_decryp"
blo "40250,35200"
tm "WireNameMgr"
)
)
on &13
)
*626 (Wire
uid 1012,0
shape (OrthoPolyLine
uid 1013,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,33000,49250,33000"
pts [
"49250,33000"
"46000,33000"
]
)
start &162
end *627 (Ripper
uid 15725,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,34000"
"46000,33000"
]
uid 15726,0
va (VaSet
vasetType 3
)
xt "45000,33000,46000,34000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1014,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
isHidden 1
)
xt "41000,32200,47800,33400"
st "ProcAddr_mst"
blo "41000,33200"
tm "WireNameMgr"
)
)
on &237
)
*628 (Wire
uid 1019,0
shape (OrthoPolyLine
uid 1020,0
va (VaSet
vasetType 3
)
xt "64750,25000,80250,25000"
pts [
"80250,25000"
"64750,25000"
]
)
start &544
end &172
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1023,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1024,0
va (VaSet
)
xt "67000,24200,73500,25400"
st "decryp_tready"
blo "67000,25200"
tm "WireNameMgr"
)
)
on &108
)
*629 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "46000,37000,49250,37000"
pts [
"49250,37000"
"46000,37000"
]
)
start &161
end *630 (Ripper
uid 15745,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,38000"
"46000,37000"
]
uid 15746,0
va (VaSet
vasetType 3
)
xt "45000,37000,46000,38000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1027,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1028,0
va (VaSet
isHidden 1
)
xt "42250,36200,49450,37400"
st "ProcRNW_mst"
blo "42250,37200"
tm "WireNameMgr"
)
)
on &239
)
*631 (Wire
uid 1029,0
shape (OrthoPolyLine
uid 1030,0
va (VaSet
vasetType 3
)
xt "64750,24000,80250,24000"
pts [
"80250,24000"
"64750,24000"
]
)
start &543
end &171
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1033,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1034,0
va (VaSet
)
xt "67000,23200,73400,24400"
st "decryp_tvalid"
blo "67000,24200"
tm "WireNameMgr"
)
)
on &107
)
*632 (Wire
uid 1035,0
shape (OrthoPolyLine
uid 1036,0
va (VaSet
vasetType 3
)
xt "-5250,-3000,9250,-3000"
pts [
"-5250,-3000"
"9250,-3000"
]
)
start &202
end &379
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1037,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1038,0
va (VaSet
)
xt "-3000,-3800,3400,-2600"
st "eth_tx_tready"
blo "-3000,-2800"
tm "WireNameMgr"
)
)
on &96
)
*633 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "-5250,1000,9250,1000"
pts [
"-5250,1000"
"9250,1000"
]
)
start &206
end &398
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1041,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1042,0
va (VaSet
)
xt "0,200,5700,1400"
st "eth_rx_tlast"
blo "0,1200"
tm "WireNameMgr"
)
)
on &98
)
*634 (Wire
uid 1043,0
shape (OrthoPolyLine
uid 1044,0
va (VaSet
vasetType 3
)
xt "-5250,2000,9250,2000"
pts [
"-5250,2000"
"9250,2000"
]
)
start &207
end &399
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1045,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1046,0
va (VaSet
)
xt "-3000,1200,3300,2400"
st "eth_rx_tvalid"
blo "-3000,2200"
tm "WireNameMgr"
)
)
on &99
)
*635 (Wire
uid 1051,0
shape (OrthoPolyLine
uid 1052,0
va (VaSet
vasetType 3
)
xt "-5250,10000,9250,10000"
pts [
"-5250,10000"
"9250,10000"
]
)
start &228
end &384
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1053,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1054,0
va (VaSet
isHidden 1
)
xt "-1000,9200,5500,10400"
st "eth_rx_enable"
blo "-1000,10200"
tm "WireNameMgr"
)
)
on &6
)
*636 (Wire
uid 1055,0
shape (OrthoPolyLine
uid 1056,0
va (VaSet
vasetType 3
)
xt "-31000,55000,-29658,55000"
pts [
"-31000,55000"
"-29658,55000"
]
)
end &197
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1059,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1060,0
va (VaSet
isHidden 1
)
xt "-33000,54200,-30000,55000"
st "rst_n"
blo "-33000,54800"
tm "WireNameMgr"
)
)
on &87
)
*637 (Wire
uid 1061,0
shape (OrthoPolyLine
uid 1062,0
va (VaSet
vasetType 3
)
xt "-31000,54000,-28750,54000"
pts [
"-31000,54000"
"-28750,54000"
]
)
end &180
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1065,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
isHidden 1
)
xt "-33000,53200,-31000,54000"
st "clk"
blo "-33000,53800"
tm "WireNameMgr"
)
)
on &66
)
*638 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "30750,28000,49250,28000"
pts [
"30750,28000"
"49250,28000"
]
)
start &368
end &175
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
isHidden 1
)
xt "40000,27200,46800,28400"
st "decryp_bypass"
blo "40000,28200"
tm "WireNameMgr"
)
)
on &101
)
*639 (Wire
uid 1071,0
shape (OrthoPolyLine
uid 1072,0
va (VaSet
vasetType 3
)
xt "-5250,-4000,9250,-4000"
pts [
"-5250,-4000"
"9250,-4000"
]
)
start &201
end &378
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1073,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1074,0
va (VaSet
)
xt "-3000,-4800,3300,-3600"
st "eth_tx_tvalid"
blo "-3000,-3800"
tm "WireNameMgr"
)
)
on &95
)
*640 (Wire
uid 1075,0
shape (OrthoPolyLine
uid 1076,0
va (VaSet
vasetType 3
)
xt "-5250,8000,9250,8000"
pts [
"-5250,8000"
"9250,8000"
]
)
start &204
end &392
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1077,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "-2000,7200,3100,8400"
st "eth_rx_sel"
blo "-2000,8200"
tm "WireNameMgr"
)
)
on &7
)
*641 (Wire
uid 1079,0
shape (OrthoPolyLine
uid 1080,0
va (VaSet
vasetType 3
)
xt "-5250,9000,9250,9000"
pts [
"-5250,9000"
"9250,9000"
]
)
start &203
end &380
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1081,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1082,0
va (VaSet
isHidden 1
)
xt "-2000,8200,3100,9400"
st "eth_tx_sel"
blo "-2000,9200"
tm "WireNameMgr"
)
)
on &8
)
*642 (Wire
uid 1083,0
shape (OrthoPolyLine
uid 1084,0
va (VaSet
vasetType 3
)
xt "-5250,-5000,9250,-5000"
pts [
"-5250,-5000"
"9250,-5000"
]
)
start &200
end &377
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1085,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "0,-5800,5700,-4600"
st "eth_tx_tlast"
blo "0,-4800"
tm "WireNameMgr"
)
)
on &94
)
*643 (Wire
uid 1087,0
shape (OrthoPolyLine
uid 1088,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5250,0,9250,0"
pts [
"-5250,0"
"9250,0"
]
)
start &205
end &397
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1089,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1090,0
va (VaSet
)
xt "0,-800,5900,400"
st "eth_rx_tdata"
blo "0,200"
tm "WireNameMgr"
)
)
on &97
)
*644 (Wire
uid 1091,0
shape (OrthoPolyLine
uid 1092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5250,-6000,9250,-6000"
pts [
"-5250,-6000"
"9250,-6000"
]
)
start &199
end &376
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1093,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1094,0
va (VaSet
)
xt "0,-6800,5900,-5600"
st "eth_tx_tdata"
blo "0,-5800"
tm "WireNameMgr"
)
)
on &93
)
*645 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37250,-6000,-28750,-6000"
pts [
"-28750,-6000"
"-37250,-6000"
]
)
start &193
end &36
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1100,0
va (VaSet
isHidden 1
)
xt "-36000,-5800,-28500,-5000"
st "rgmii_rx_data"
blo "-36000,-5200"
tm "WireNameMgr"
)
)
on &47
)
*646 (Wire
uid 1101,0
shape (OrthoPolyLine
uid 1102,0
va (VaSet
vasetType 3
)
xt "-37250,-3000,-28750,-3000"
pts [
"-28750,-3000"
"-37250,-3000"
]
)
start &196
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1105,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
isHidden 1
)
xt "-36000,-2800,-28500,-2000"
st "rgmii_tx_data"
blo "-36000,-2200"
tm "WireNameMgr"
)
)
on &44
)
*647 (Wire
uid 1107,0
shape (OrthoPolyLine
uid 1108,0
va (VaSet
vasetType 3
)
xt "-37250,-1000,-28750,-1000"
pts [
"-28750,-1000"
"-37250,-1000"
]
)
start &194
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1111,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1112,0
va (VaSet
isHidden 1
)
xt "-36000,-800,-29000,0"
st "rgmii_tx_clk"
blo "-36000,-200"
tm "WireNameMgr"
)
)
on &42
)
*648 (Wire
uid 1113,0
shape (OrthoPolyLine
uid 1114,0
va (VaSet
vasetType 3
)
xt "-37250,-4000,-28750,-4000"
pts [
"-28750,-4000"
"-37250,-4000"
]
)
start &191
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1117,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1118,0
va (VaSet
isHidden 1
)
xt "-36000,-3800,-29000,-3000"
st "rgmii_rx_clk"
blo "-36000,-3200"
tm "WireNameMgr"
)
)
on &45
)
*649 (Wire
uid 1119,0
shape (OrthoPolyLine
uid 1120,0
va (VaSet
vasetType 3
)
xt "-37250,6000,-28750,6000"
pts [
"-28750,6000"
"-37250,6000"
]
)
start &187
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1123,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1124,0
va (VaSet
isHidden 1
)
xt "-36000,6200,-29500,7000"
st "mii_rx_data"
blo "-36000,6800"
tm "WireNameMgr"
)
)
on &48
)
*650 (Wire
uid 1125,0
shape (OrthoPolyLine
uid 1126,0
va (VaSet
vasetType 3
)
xt "-37250,10000,-28750,10000"
pts [
"-28750,10000"
"-37250,10000"
]
)
start &183
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1129,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1130,0
va (VaSet
isHidden 1
)
xt "-36000,9200,-30000,10000"
st "mii_rx_crs"
blo "-36000,9800"
tm "WireNameMgr"
)
)
on &52
)
*651 (Wire
uid 1131,0
shape (OrthoPolyLine
uid 1132,0
va (VaSet
vasetType 3
)
xt "-37250,7000,-28750,7000"
pts [
"-28750,7000"
"-37250,7000"
]
)
start &184
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1135,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1136,0
va (VaSet
isHidden 1
)
xt "-36000,6200,-31000,7000"
st "mii_rx_dv"
blo "-36000,6800"
tm "WireNameMgr"
)
)
on &49
)
*652 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
)
xt "-37250,-2000,-28750,-2000"
pts [
"-28750,-2000"
"-37250,-2000"
]
)
start &195
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1141,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
isHidden 1
)
xt "-36000,-1800,-29000,-1000"
st "rgmii_tx_ctl"
blo "-36000,-1200"
tm "WireNameMgr"
)
)
on &43
)
*653 (Wire
uid 1143,0
shape (OrthoPolyLine
uid 1144,0
va (VaSet
vasetType 3
)
xt "-37250,-5000,-28750,-5000"
pts [
"-28750,-5000"
"-37250,-5000"
]
)
start &192
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1147,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "-36000,-4800,-29000,-4000"
st "rgmii_rx_ctl"
blo "-36000,-4200"
tm "WireNameMgr"
)
)
on &46
)
*654 (Wire
uid 1149,0
shape (OrthoPolyLine
uid 1150,0
va (VaSet
vasetType 3
)
xt "-37250,9000,-28750,9000"
pts [
"-28750,9000"
"-37250,9000"
]
)
start &182
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1153,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1154,0
va (VaSet
isHidden 1
)
xt "-36000,8200,-30000,9000"
st "mii_rx_col"
blo "-36000,8800"
tm "WireNameMgr"
)
)
on &51
)
*655 (Wire
uid 1155,0
shape (OrthoPolyLine
uid 1156,0
va (VaSet
vasetType 3
)
xt "-37250,11000,-28750,11000"
pts [
"-28750,11000"
"-37250,11000"
]
)
start &186
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1159,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1160,0
va (VaSet
isHidden 1
)
xt "-36000,10200,-30000,11000"
st "mii_rx_clk"
blo "-36000,10800"
tm "WireNameMgr"
)
)
on &53
)
*656 (Wire
uid 1161,0
shape (OrthoPolyLine
uid 1162,0
va (VaSet
vasetType 3
)
xt "-37250,8000,-28750,8000"
pts [
"-28750,8000"
"-37250,8000"
]
)
start &185
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1165,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
isHidden 1
)
xt "-36000,7200,-31000,8000"
st "mii_rx_er"
blo "-36000,7800"
tm "WireNameMgr"
)
)
on &50
)
*657 (Wire
uid 1167,0
shape (OrthoPolyLine
uid 1168,0
va (VaSet
vasetType 3
)
xt "-37250,14000,-28750,14000"
pts [
"-28750,14000"
"-37250,14000"
]
)
start &188
end &29
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1171,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1172,0
va (VaSet
isHidden 1
)
xt "-36000,13200,-30000,14000"
st "mii_tx_clk"
blo "-36000,13800"
tm "WireNameMgr"
)
)
on &56
)
*658 (Wire
uid 1173,0
shape (OrthoPolyLine
uid 1174,0
va (VaSet
vasetType 3
)
xt "-37250,12000,-28750,12000"
pts [
"-28750,12000"
"-37250,12000"
]
)
start &189
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1177,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1178,0
va (VaSet
isHidden 1
)
xt "-36000,12200,-29500,13000"
st "mii_tx_data"
blo "-36000,12800"
tm "WireNameMgr"
)
)
on &54
)
*659 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "-37250,13000,-28750,13000"
pts [
"-28750,13000"
"-37250,13000"
]
)
start &190
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1184,0
va (VaSet
isHidden 1
)
xt "-36000,12200,-31000,13000"
st "mii_tx_en"
blo "-36000,12800"
tm "WireNameMgr"
)
)
on &55
)
*660 (Wire
uid 2037,0
shape (OrthoPolyLine
uid 2038,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,23000,-28750,23000"
pts [
"-28750,23000"
"-36999,23000"
]
)
start &209
end *661 (Ripper
uid 15541,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,24000"
"-36999,23000"
]
uid 15542,0
va (VaSet
vasetType 3
)
xt "-37999,23000,-36999,24000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2039,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2040,0
va (VaSet
isHidden 1
)
xt "-42750,22200,-35950,23400"
st "ProcAddr_mst"
blo "-42750,23200"
tm "WireNameMgr"
)
)
on &237
)
*662 (Wire
uid 2049,0
shape (OrthoPolyLine
uid 2050,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,24000,-28750,24000"
pts [
"-28750,24000"
"-36999,24000"
]
)
start &211
end *663 (Ripper
uid 15549,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,25000"
"-36999,24000"
]
uid 15550,0
va (VaSet
vasetType 3
)
xt "-37999,24000,-36999,25000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2051,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2052,0
va (VaSet
isHidden 1
)
xt "-43750,23200,-36350,24400"
st "ProcDataIn_mst"
blo "-43750,24200"
tm "WireNameMgr"
)
)
on &238
)
*664 (Wire
uid 2061,0
shape (OrthoPolyLine
uid 2062,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,25000,-28750,25000"
pts [
"-28750,25000"
"-36999,25000"
]
)
start &210
end *665 (Ripper
uid 15557,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,26000"
"-36999,25000"
]
uid 15558,0
va (VaSet
vasetType 3
)
xt "-37999,25000,-36999,26000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2063,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2064,0
va (VaSet
isHidden 1
)
xt "-44750,24200,-36750,25400"
st "ProcDataOut_mii"
blo "-44750,25200"
tm "WireNameMgr"
)
)
on &17
)
*666 (Wire
uid 2073,0
shape (OrthoPolyLine
uid 2074,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,35000,-28750,35000"
pts [
"-28750,35000"
"-36999,35000"
]
)
start &214
end *667 (Ripper
uid 15605,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,36000"
"-36999,35000"
]
uid 15606,0
va (VaSet
vasetType 3
)
xt "-37999,35000,-36999,36000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2075,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2076,0
va (VaSet
isHidden 1
)
xt "-42750,34200,-35950,35400"
st "ProcAddr_mst"
blo "-42750,35200"
tm "WireNameMgr"
)
)
on &237
)
*668 (Wire
uid 2085,0
shape (OrthoPolyLine
uid 2086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,36000,-28750,36000"
pts [
"-28750,36000"
"-36999,36000"
]
)
start &216
end *669 (Ripper
uid 15607,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,37000"
"-36999,36000"
]
uid 15608,0
va (VaSet
vasetType 3
)
xt "-37999,36000,-36999,37000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2087,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2088,0
va (VaSet
isHidden 1
)
xt "-43750,35200,-36350,36400"
st "ProcDataIn_mst"
blo "-43750,36200"
tm "WireNameMgr"
)
)
on &238
)
*670 (Wire
uid 2097,0
shape (OrthoPolyLine
uid 2098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,37000,-28750,37000"
pts [
"-28750,37000"
"-36999,37000"
]
)
start &215
end *671 (Ripper
uid 15609,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,38000"
"-36999,37000"
]
uid 15610,0
va (VaSet
vasetType 3
)
xt "-37999,37000,-36999,38000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2099,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2100,0
va (VaSet
isHidden 1
)
xt "-44750,36200,-35950,37400"
st "ProcDataOut_rgmii"
blo "-44750,37200"
tm "WireNameMgr"
)
)
on &18
)
*672 (Wire
uid 2109,0
shape (OrthoPolyLine
uid 2110,0
va (VaSet
vasetType 3
)
xt "-36999,26000,-28750,26000"
pts [
"-28750,26000"
"-36999,26000"
]
)
start &223
end *673 (Ripper
uid 15565,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,27000"
"-36999,26000"
]
uid 15566,0
va (VaSet
vasetType 3
)
xt "-37999,26000,-36999,27000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2111,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2112,0
va (VaSet
isHidden 1
)
xt "-42750,25200,-36950,26400"
st "ProcCs_mii"
blo "-42750,26200"
tm "WireNameMgr"
)
)
on &76
)
*674 (Wire
uid 2121,0
shape (OrthoPolyLine
uid 2122,0
va (VaSet
vasetType 3
)
xt "-36999,27000,-28750,27000"
pts [
"-28750,27000"
"-36999,27000"
]
)
start &224
end *675 (Ripper
uid 15573,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,28000"
"-36999,27000"
]
uid 15574,0
va (VaSet
vasetType 3
)
xt "-37999,27000,-36999,28000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2123,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2124,0
va (VaSet
isHidden 1
)
xt "-42750,26200,-35550,27400"
st "ProcRNW_mst"
blo "-42750,27200"
tm "WireNameMgr"
)
)
on &239
)
*676 (Wire
uid 2133,0
shape (OrthoPolyLine
uid 2134,0
va (VaSet
vasetType 3
)
xt "-36999,28000,-28750,28000"
pts [
"-28750,28000"
"-36999,28000"
]
)
start &212
end *677 (Ripper
uid 15581,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,29000"
"-36999,28000"
]
uid 15582,0
va (VaSet
vasetType 3
)
xt "-37999,28000,-36999,29000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2135,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2136,0
va (VaSet
isHidden 1
)
xt "-42750,27200,-35150,28400"
st "ProcWrAck_mii"
blo "-42750,28200"
tm "WireNameMgr"
)
)
on &78
)
*678 (Wire
uid 2145,0
shape (OrthoPolyLine
uid 2146,0
va (VaSet
vasetType 3
)
xt "-36999,29000,-28750,29000"
pts [
"-28750,29000"
"-36999,29000"
]
)
start &213
end *679 (Ripper
uid 15589,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,30000"
"-36999,29000"
]
uid 15590,0
va (VaSet
vasetType 3
)
xt "-37999,29000,-36999,30000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2147,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2148,0
va (VaSet
isHidden 1
)
xt "-42750,28200,-35250,29400"
st "ProcRdAck_mii"
blo "-42750,29200"
tm "WireNameMgr"
)
)
on &79
)
*680 (Wire
uid 2157,0
shape (OrthoPolyLine
uid 2158,0
va (VaSet
vasetType 3
)
xt "-36999,38000,-28750,38000"
pts [
"-28750,38000"
"-36999,38000"
]
)
start &225
end *681 (Ripper
uid 15617,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,39000"
"-36999,38000"
]
uid 15618,0
va (VaSet
vasetType 3
)
xt "-37999,38000,-36999,39000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2159,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2160,0
va (VaSet
isHidden 1
)
xt "-43750,37200,-37150,38400"
st "ProcCs_rgmii"
blo "-43750,38200"
tm "WireNameMgr"
)
)
on &254
)
*682 (Wire
uid 2169,0
shape (OrthoPolyLine
uid 2170,0
va (VaSet
vasetType 3
)
xt "-36999,39000,-28750,39000"
pts [
"-28750,39000"
"-36999,39000"
]
)
start &226
end *683 (Ripper
uid 15625,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,40000"
"-36999,39000"
]
uid 15626,0
va (VaSet
vasetType 3
)
xt "-37999,39000,-36999,40000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2171,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2172,0
va (VaSet
isHidden 1
)
xt "-43750,38200,-36550,39400"
st "ProcRNW_mst"
blo "-43750,39200"
tm "WireNameMgr"
)
)
on &239
)
*684 (Wire
uid 2181,0
shape (OrthoPolyLine
uid 2182,0
va (VaSet
vasetType 3
)
xt "-36999,40000,-28750,40000"
pts [
"-28750,40000"
"-36999,40000"
]
)
start &217
end *685 (Ripper
uid 15633,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,41000"
"-36999,40000"
]
uid 15634,0
va (VaSet
vasetType 3
)
xt "-37999,40000,-36999,41000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2183,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2184,0
va (VaSet
isHidden 1
)
xt "-43750,39200,-35350,40400"
st "ProcWrAck_rgmii"
blo "-43750,40200"
tm "WireNameMgr"
)
)
on &80
)
*686 (Wire
uid 2193,0
shape (OrthoPolyLine
uid 2194,0
va (VaSet
vasetType 3
)
xt "-36999,41000,-28750,41000"
pts [
"-28750,41000"
"-36999,41000"
]
)
start &218
end *687 (Ripper
uid 15641,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,42000"
"-36999,41000"
]
uid 15642,0
va (VaSet
vasetType 3
)
xt "-37999,41000,-36999,42000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2195,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2196,0
va (VaSet
isHidden 1
)
xt "-43750,40200,-35450,41400"
st "ProcRdAck_rgmii"
blo "-43750,41200"
tm "WireNameMgr"
)
)
on &81
)
*688 (Wire
uid 2233,0
shape (OrthoPolyLine
uid 2234,0
va (VaSet
vasetType 3
)
xt "-37000,16000,-28750,16000"
pts [
"-28750,16000"
"-37000,16000"
]
)
start &219
end &20
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2235,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2236,0
va (VaSet
isHidden 1
)
xt "-33750,15200,-29750,16000"
st "mii_mdc"
blo "-33750,15800"
tm "WireNameMgr"
)
)
on &19
)
*689 (Wire
uid 2245,0
shape (OrthoPolyLine
uid 2246,0
va (VaSet
vasetType 3
)
xt "-37000,17000,-28750,17000"
pts [
"-28750,17000"
"-37000,17000"
]
)
start &220
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2247,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2248,0
va (VaSet
isHidden 1
)
xt "-33750,16200,-30250,17000"
st "mii_md"
blo "-33750,16800"
tm "WireNameMgr"
)
)
on &21
)
*690 (Wire
uid 2323,0
shape (OrthoPolyLine
uid 2324,0
va (VaSet
vasetType 3
)
xt "-37000,1000,-28750,1000"
pts [
"-28750,1000"
"-37000,1000"
]
)
start &221
end &33
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2325,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2326,0
va (VaSet
isHidden 1
)
xt "-34750,200,-29750,1000"
st "rgmii_mdc"
blo "-34750,800"
tm "WireNameMgr"
)
)
on &32
)
*691 (Wire
uid 2335,0
shape (OrthoPolyLine
uid 2336,0
va (VaSet
vasetType 3
)
xt "-37000,2000,-28750,2000"
pts [
"-28750,2000"
"-37000,2000"
]
)
start &222
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2337,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2338,0
va (VaSet
isHidden 1
)
xt "-34750,1200,-30250,2000"
st "rgmii_md"
blo "-34750,1800"
tm "WireNameMgr"
)
)
on &34
)
*692 (Wire
uid 2819,0
shape (OrthoPolyLine
uid 2820,0
va (VaSet
vasetType 3
)
xt "101750,-6000,103000,-6000"
pts [
"101750,-6000"
"102000,-6000"
"103000,-6000"
]
)
start &519
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2821,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2822,0
va (VaSet
isHidden 1
)
xt "100750,-5800,102750,-5000"
st "TXP"
blo "100750,-5200"
tm "WireNameMgr"
)
)
on &57
)
*693 (Wire
uid 2831,0
shape (OrthoPolyLine
uid 2832,0
va (VaSet
vasetType 3
)
xt "101750,-5000,103000,-5000"
pts [
"101750,-5000"
"102000,-5000"
"103000,-5000"
]
)
start &520
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2833,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2834,0
va (VaSet
isHidden 1
)
xt "100750,-3800,102750,-3000"
st "TXN"
blo "100750,-3200"
tm "WireNameMgr"
)
)
on &59
)
*694 (Wire
uid 2843,0
shape (OrthoPolyLine
uid 2844,0
va (VaSet
vasetType 3
)
xt "101750,-3000,103000,-3000"
pts [
"101750,-3000"
"102000,-3000"
"103000,-3000"
]
)
start &518
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2845,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2846,0
va (VaSet
isHidden 1
)
xt "100750,-3800,102750,-3000"
st "RXP"
blo "100750,-3200"
tm "WireNameMgr"
)
)
on &61
)
*695 (Wire
uid 2855,0
shape (OrthoPolyLine
uid 2856,0
va (VaSet
vasetType 3
)
xt "101750,-2000,103000,-2000"
pts [
"101750,-2000"
"102000,-2000"
"103000,-2000"
]
)
start &521
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2857,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2858,0
va (VaSet
isHidden 1
)
xt "100750,-2800,102750,-2000"
st "RXN"
blo "100750,-2200"
tm "WireNameMgr"
)
)
on &63
)
*696 (Wire
uid 2867,0
shape (OrthoPolyLine
uid 2868,0
va (VaSet
vasetType 3
)
xt "101750,1000,103000,1000"
pts [
"101750,1000"
"102000,1000"
"103000,1000"
]
)
start &533
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2869,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2870,0
va (VaSet
isHidden 1
)
xt "100750,200,106750,1000"
st "clk_aurora"
blo "100750,800"
tm "WireNameMgr"
)
)
on &120
)
*697 (Wire
uid 4877,0
shape (OrthoPolyLine
uid 4878,0
va (VaSet
vasetType 3
)
xt "-60000,45000,-58000,45000"
pts [
"-58000,45000"
"-60000,45000"
]
)
start &68
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4883,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4884,0
va (VaSet
isHidden 1
)
xt "-63000,44200,-59000,45000"
st "clk_eth"
blo "-63000,44800"
tm "WireNameMgr"
)
)
on &5
)
*698 (Wire
uid 4885,0
shape (OrthoPolyLine
uid 4886,0
va (VaSet
vasetType 3
)
xt "-60000,49000,-58000,49000"
pts [
"-60000,49000"
"-58000,49000"
]
)
start &73
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4891,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4892,0
va (VaSet
isHidden 1
)
xt "-62000,48200,-59000,49000"
st "rst_n"
blo "-62000,48800"
tm "WireNameMgr"
)
)
on &87
)
*699 (Wire
uid 4893,0
shape (OrthoPolyLine
uid 4894,0
va (VaSet
vasetType 3
)
xt "-60000,47000,-58000,47000"
pts [
"-60000,47000"
"-58000,47000"
]
)
start &72
end &69
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4899,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4900,0
va (VaSet
isHidden 1
)
xt "-62000,46200,-60000,47000"
st "clk"
blo "-62000,46800"
tm "WireNameMgr"
)
)
on &66
)
*700 (Wire
uid 5296,0
shape (OrthoPolyLine
uid 5297,0
va (VaSet
vasetType 3
)
xt "4000,39000,9250,39000"
pts [
"9250,39000"
"4000,39000"
]
)
start &389
end *701 (Ripper
uid 15669,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,40000"
"4000,39000"
]
uid 15670,0
va (VaSet
vasetType 3
)
xt "3000,39000,4000,40000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5300,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5301,0
va (VaSet
isHidden 1
)
xt "-2750,38200,4450,39400"
st "ProcRNW_mst"
blo "-2750,39200"
tm "WireNameMgr"
)
)
on &239
)
*702 (Wire
uid 5302,0
shape (OrthoPolyLine
uid 5303,0
va (VaSet
vasetType 3
)
xt "4000,40000,9250,40000"
pts [
"9250,40000"
"4000,40000"
]
)
start &390
end *703 (Ripper
uid 15671,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,41000"
"4000,40000"
]
uid 15672,0
va (VaSet
vasetType 3
)
xt "3000,40000,4000,41000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5306,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5307,0
va (VaSet
isHidden 1
)
xt "-2750,39200,5050,40400"
st "ProcWrAck_core"
blo "-2750,40200"
tm "WireNameMgr"
)
)
on &85
)
*704 (Wire
uid 5308,0
shape (OrthoPolyLine
uid 5309,0
va (VaSet
vasetType 3
)
xt "4000,41000,9250,41000"
pts [
"9250,41000"
"4000,41000"
]
)
start &391
end *705 (Ripper
uid 15679,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,42000"
"4000,41000"
]
uid 15680,0
va (VaSet
vasetType 3
)
xt "3000,41000,4000,42000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5312,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5313,0
va (VaSet
isHidden 1
)
xt "-2750,40200,4950,41400"
st "ProcRdAck_core"
blo "-2750,41200"
tm "WireNameMgr"
)
)
on &86
)
*706 (Wire
uid 5314,0
shape (OrthoPolyLine
uid 5315,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,35000,9250,35000"
pts [
"9250,35000"
"4000,35000"
]
)
start &385
end *707 (Ripper
uid 15649,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,36000"
"4000,35000"
]
uid 15650,0
va (VaSet
vasetType 3
)
xt "3000,35000,4000,36000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5318,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5319,0
va (VaSet
isHidden 1
)
xt "-1750,34200,5050,35400"
st "ProcAddr_mst"
blo "-1750,35200"
tm "WireNameMgr"
)
)
on &237
)
*708 (Wire
uid 5320,0
shape (OrthoPolyLine
uid 5321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,36000,9250,36000"
pts [
"9250,36000"
"4000,36000"
]
)
start &387
end *709 (Ripper
uid 15651,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,37000"
"4000,36000"
]
uid 15652,0
va (VaSet
vasetType 3
)
xt "3000,36000,4000,37000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5324,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5325,0
va (VaSet
isHidden 1
)
xt "-2750,35200,4650,36400"
st "ProcDataIn_mst"
blo "-2750,36200"
tm "WireNameMgr"
)
)
on &238
)
*710 (Wire
uid 5326,0
shape (OrthoPolyLine
uid 5327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,37000,9250,37000"
pts [
"9250,37000"
"4000,37000"
]
)
start &386
end *711 (Ripper
uid 15653,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,38000"
"4000,37000"
]
uid 15654,0
va (VaSet
vasetType 3
)
xt "3000,37000,4000,38000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5330,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5331,0
va (VaSet
isHidden 1
)
xt "-3750,36200,4450,37400"
st "ProcDataOut_core"
blo "-3750,37200"
tm "WireNameMgr"
)
)
on &82
)
*712 (Wire
uid 5332,0
shape (OrthoPolyLine
uid 5333,0
va (VaSet
vasetType 3
)
xt "4000,38000,9250,38000"
pts [
"9250,38000"
"4000,38000"
]
)
start &388
end *713 (Ripper
uid 15661,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"3000,39000"
"4000,38000"
]
uid 15662,0
va (VaSet
vasetType 3
)
xt "3000,38000,4000,39000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5336,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5337,0
va (VaSet
isHidden 1
)
xt "-2750,37200,3250,38400"
st "ProcCs_core"
blo "-2750,38200"
tm "WireNameMgr"
)
)
on &83
)
*714 (Wire
uid 5869,0
shape (OrthoPolyLine
uid 5870,0
va (VaSet
vasetType 3
)
xt "-5250,7000,9250,7000"
pts [
"-5250,7000"
"9250,7000"
]
)
start &227
end &375
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5871,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5872,0
va (VaSet
isHidden 1
)
xt "-2000,6200,4500,7400"
st "eth_tx_enable"
blo "-2000,7200"
tm "WireNameMgr"
)
)
on &84
)
*715 (Wire
uid 6357,0
shape (OrthoPolyLine
uid 6358,0
va (VaSet
vasetType 3
)
xt "78000,54000,80250,54000"
pts [
"80250,54000"
"78000,54000"
]
)
start &522
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6363,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6364,0
va (VaSet
isHidden 1
)
xt "74000,53200,76000,54000"
st "clk"
blo "74000,53800"
tm "WireNameMgr"
)
)
on &66
)
*716 (Wire
uid 6365,0
shape (OrthoPolyLine
uid 6366,0
va (VaSet
vasetType 3
)
xt "78000,55000,79342,55000"
pts [
"79342,55000"
"78000,55000"
]
)
start &529
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6371,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6372,0
va (VaSet
isHidden 1
)
xt "75000,54200,78000,55000"
st "rst_n"
blo "75000,54800"
tm "WireNameMgr"
)
)
on &87
)
*717 (Wire
uid 6415,0
shape (OrthoPolyLine
uid 6416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,34000,80250,34000"
pts [
"80250,34000"
"76000,34000"
]
)
start &525
end *718 (Ripper
uid 15765,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,35000"
"76000,34000"
]
uid 15766,0
va (VaSet
vasetType 3
)
xt "75000,34000,76000,35000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6419,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6420,0
va (VaSet
isHidden 1
)
xt "75250,33200,82650,34400"
st "ProcDataIn_mst"
blo "75250,34200"
tm "WireNameMgr"
)
)
on &238
)
*719 (Wire
uid 6421,0
shape (OrthoPolyLine
uid 6422,0
va (VaSet
vasetType 3
)
xt "76000,39000,80250,39000"
pts [
"76000,39000"
"80250,39000"
]
)
start *720 (Ripper
uid 15793,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,40000"
"76000,39000"
]
uid 15794,0
va (VaSet
vasetType 3
)
xt "75000,39000,76000,40000"
)
)
end &527
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6425,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6426,0
va (VaSet
isHidden 1
)
xt "80000,38200,88500,39400"
st "ProcRdAck_aurora"
blo "80000,39200"
tm "WireNameMgr"
)
)
on &91
)
*721 (Wire
uid 6427,0
shape (OrthoPolyLine
uid 6428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,33000,80250,33000"
pts [
"80250,33000"
"76000,33000"
]
)
start &524
end *722 (Ripper
uid 15763,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,34000"
"76000,33000"
]
uid 15764,0
va (VaSet
vasetType 3
)
xt "75000,33000,76000,34000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6431,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6432,0
va (VaSet
isHidden 1
)
xt "71000,32200,77800,33400"
st "ProcAddr_mst"
blo "71000,33200"
tm "WireNameMgr"
)
)
on &237
)
*723 (Wire
uid 6433,0
shape (OrthoPolyLine
uid 6434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,35000,80250,35000"
pts [
"80250,35000"
"76000,35000"
]
)
start &526
end *724 (Ripper
uid 15767,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,36000"
"76000,35000"
]
uid 15768,0
va (VaSet
vasetType 3
)
xt "75000,35000,76000,36000"
)
)
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6437,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6438,0
va (VaSet
isHidden 1
)
xt "70250,34200,79250,35400"
st "ProcDataOut_aurora"
blo "70250,35200"
tm "WireNameMgr"
)
)
on &88
)
*725 (Wire
uid 6439,0
shape (OrthoPolyLine
uid 6440,0
va (VaSet
vasetType 3
)
xt "76000,38000,80250,38000"
pts [
"80250,38000"
"76000,38000"
]
)
start &528
end *726 (Ripper
uid 15785,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,39000"
"76000,38000"
]
uid 15786,0
va (VaSet
vasetType 3
)
xt "75000,38000,76000,39000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6443,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6444,0
va (VaSet
isHidden 1
)
xt "75250,37200,83850,38400"
st "ProcWrAck_aurora"
blo "75250,38200"
tm "WireNameMgr"
)
)
on &90
)
*727 (Wire
uid 6445,0
shape (OrthoPolyLine
uid 6446,0
va (VaSet
vasetType 3
)
xt "76000,37000,80250,37000"
pts [
"80250,37000"
"76000,37000"
]
)
start &532
end *728 (Ripper
uid 15783,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,38000"
"76000,37000"
]
uid 15784,0
va (VaSet
vasetType 3
)
xt "75000,37000,76000,38000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6449,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6450,0
va (VaSet
isHidden 1
)
xt "72250,36200,79450,37400"
st "ProcRNW_mst"
blo "72250,37200"
tm "WireNameMgr"
)
)
on &239
)
*729 (Wire
uid 6451,0
shape (OrthoPolyLine
uid 6452,0
va (VaSet
vasetType 3
)
xt "76000,36000,80250,36000"
pts [
"80250,36000"
"76000,36000"
]
)
start &531
end *730 (Ripper
uid 15775,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,37000"
"76000,36000"
]
uid 15776,0
va (VaSet
vasetType 3
)
xt "75000,36000,76000,37000"
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6455,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6456,0
va (VaSet
isHidden 1
)
xt "72250,35200,79050,36400"
st "ProcCs_aurora"
blo "72250,36200"
tm "WireNameMgr"
)
)
on &89
)
*731 (Wire
uid 6951,0
shape (OrthoPolyLine
uid 6952,0
va (VaSet
vasetType 3
)
xt "-5250,3000,9250,3000"
pts [
"-5250,3000"
"9250,3000"
]
)
start &208
end &400
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6953,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6954,0
va (VaSet
)
xt "-3000,2200,3400,3400"
st "eth_rx_tready"
blo "-3000,3200"
tm "WireNameMgr"
)
)
on &100
)
*732 (Wire
uid 7203,0
shape (OrthoPolyLine
uid 7204,0
va (VaSet
vasetType 3
)
xt "30750,27000,49250,27000"
pts [
"30750,27000"
"49250,27000"
]
)
start &393
end &174
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7205,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7206,0
va (VaSet
isHidden 1
)
xt "32750,26200,39350,27400"
st "decryp_enable"
blo "32750,27200"
tm "WireNameMgr"
)
)
on &102
)
*733 (Wire
uid 7329,0
shape (OrthoPolyLine
uid 7330,0
va (VaSet
vasetType 3
)
xt "30750,-2000,49250,-2000"
pts [
"30750,-2000"
"49250,-2000"
]
)
start &372
end &148
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7331,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7332,0
va (VaSet
isHidden 1
)
xt "32750,-2800,39350,-1600"
st "encryp_enable"
blo "32750,-1800"
tm "WireNameMgr"
)
)
on &112
)
*734 (Wire
uid 7335,0
shape (OrthoPolyLine
uid 7336,0
va (VaSet
vasetType 3
)
xt "30750,0,49250,0"
pts [
"30750,0"
"49250,0"
]
)
start &373
end &150
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7337,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7338,0
va (VaSet
isHidden 1
)
xt "32750,-800,39850,400"
st "encryp_newkey"
blo "32750,200"
tm "WireNameMgr"
)
)
on &113
)
*735 (Wire
uid 7419,0
shape (OrthoPolyLine
uid 7420,0
va (VaSet
vasetType 3
)
xt "30750,48000,80250,48000"
pts [
"30750,48000"
"80250,48000"
]
)
start &369
end &536
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7423,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7424,0
va (VaSet
isHidden 1
)
xt "32750,47200,40950,48400"
st "fl_pmec_sync_out"
blo "32750,48200"
tm "WireNameMgr"
)
)
on &114
)
*736 (Wire
uid 7427,0
shape (OrthoPolyLine
uid 7428,0
va (VaSet
vasetType 3
)
xt "30750,49000,80250,49000"
pts [
"30750,49000"
"80250,49000"
]
)
start &371
end &539
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7431,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7432,0
va (VaSet
isHidden 1
)
xt "32750,48200,43950,49400"
st "pn_code_gen_trck_st_in"
blo "32750,49200"
tm "WireNameMgr"
)
)
on &115
)
*737 (Wire
uid 7435,0
shape (OrthoPolyLine
uid 7436,0
va (VaSet
vasetType 3
)
xt "30750,50000,80250,50000"
pts [
"30750,50000"
"80250,50000"
]
)
start &370
end &538
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7439,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7440,0
va (VaSet
isHidden 1
)
xt "32750,49200,40450,50400"
st "fl_pmec_sync_in"
blo "32750,50200"
tm "WireNameMgr"
)
)
on &116
)
*738 (Wire
uid 9426,0
shape (OrthoPolyLine
uid 9427,0
va (VaSet
vasetType 3
)
xt "-37000,3000,-28750,3000"
pts [
"-28750,3000"
"-37000,3000"
]
)
start &232
end &121
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9430,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9431,0
va (VaSet
isHidden 1
)
xt "-33000,2200,-26500,3000"
st "rgmii_rst_n"
blo "-33000,2800"
tm "WireNameMgr"
)
)
on &123
)
*739 (Wire
uid 9440,0
shape (OrthoPolyLine
uid 9441,0
va (VaSet
vasetType 3
)
xt "-37000,4000,-28750,4000"
pts [
"-28750,4000"
"-37000,4000"
]
)
start &231
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9444,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9445,0
va (VaSet
isHidden 1
)
xt "-33000,3200,-28000,4000"
st "rgmii_cfg"
blo "-33000,3800"
tm "WireNameMgr"
)
)
on &124
)
*740 (Wire
uid 9462,0
shape (OrthoPolyLine
uid 9463,0
va (VaSet
vasetType 3
)
xt "-37000,18000,-28750,18000"
pts [
"-28750,18000"
"-37000,18000"
]
)
start &233
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9466,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9467,0
va (VaSet
isHidden 1
)
xt "-33000,17200,-28000,18000"
st "mii_rst_n"
blo "-33000,17800"
tm "WireNameMgr"
)
)
on &126
)
*741 (Wire
uid 10124,0
shape (OrthoPolyLine
uid 10125,0
va (VaSet
vasetType 3
)
xt "-60000,43000,-58000,43000"
pts [
"-58000,43000"
"-60000,43000"
]
)
start &128
end &127
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10126,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10127,0
va (VaSet
isHidden 1
)
xt "-63000,42200,-59000,43000"
st "clk_dly"
blo "-63000,42800"
tm "WireNameMgr"
)
)
on &129
)
*742 (Wire
uid 10512,0
shape (OrthoPolyLine
uid 10513,0
va (VaSet
vasetType 3
)
xt "-31000,52000,-28750,52000"
pts [
"-28750,52000"
"-31000,52000"
]
)
start &230
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10518,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10519,0
va (VaSet
isHidden 1
)
xt "-34000,51200,-30000,52000"
st "clk_dly"
blo "-34000,51800"
tm "WireNameMgr"
)
)
on &129
)
*743 (Wire
uid 12354,0
shape (OrthoPolyLine
uid 12355,0
va (VaSet
vasetType 3
)
xt "30750,17000,80250,17000"
pts [
"30750,17000"
"80250,17000"
]
)
start &404
end &535
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12356,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12357,0
va (VaSet
isHidden 1
)
xt "32750,16200,40250,17000"
st "enable_fsi_tx"
blo "32750,16800"
tm "WireNameMgr"
)
)
on &130
)
*744 (Wire
uid 12360,0
shape (OrthoPolyLine
uid 12361,0
va (VaSet
vasetType 3
)
xt "30750,45000,80250,45000"
pts [
"30750,45000"
"80250,45000"
]
)
start &401
end &534
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12362,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12363,0
va (VaSet
isHidden 1
)
xt "32750,44200,38950,45400"
st "enable_fsi_rx"
blo "32750,45200"
tm "WireNameMgr"
)
)
on &131
)
*745 (Wire
uid 14245,0
shape (OrthoPolyLine
uid 14246,0
va (VaSet
vasetType 3
)
xt "30750,51000,80250,51000"
pts [
"30750,51000"
"80250,51000"
]
)
start &403
end &537
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14249,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14250,0
va (VaSet
isHidden 1
)
xt "32750,49800,38350,51000"
st "sel_adt_gdt"
blo "32750,50800"
tm "WireNameMgr"
)
)
on &132
)
*746 (Wire
uid 14255,0
shape (OrthoPolyLine
uid 14256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30750,47000,80250,47000"
pts [
"30750,47000"
"80250,47000"
]
)
start &402
end &540
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14259,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14260,0
va (VaSet
isHidden 1
)
xt "32750,45800,37850,47000"
st "profile_cfg"
blo "32750,46800"
tm "WireNameMgr"
)
)
on &133
)
*747 (Bundle
uid 15504,0
optionalChildren [
*748 (BdJunction
uid 15520,0
ps "OnConnectorStrategy"
shape (Circle
uid 15521,0
va (VaSet
vasetType 1
)
xt "-38399,61600,-37599,62400"
radius 400
)
)
&661
&663
&665
&673
&675
&677
&679
&667
&669
&671
&681
&683
&685
&687
*749 (Ripper
uid 15807,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,63000"
"-39000,64000"
]
uid 15808,0
va (VaSet
vasetType 3
)
xt "-39000,63000,-38000,64000"
)
)
*750 (Ripper
uid 15819,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,64000"
"-39000,65000"
]
uid 15820,0
va (VaSet
vasetType 3
)
xt "-39000,64000,-38000,65000"
)
)
*751 (Ripper
uid 15831,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,65000"
"-39000,66000"
]
uid 15832,0
va (VaSet
vasetType 3
)
xt "-39000,65000,-38000,66000"
)
)
*752 (Ripper
uid 15843,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,67000"
"-39000,68000"
]
uid 15844,0
va (VaSet
vasetType 3
)
xt "-39000,67000,-38000,68000"
)
)
*753 (Ripper
uid 15855,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,68000"
"-39000,69000"
]
uid 15856,0
va (VaSet
vasetType 3
)
xt "-39000,68000,-38000,69000"
)
)
*754 (Ripper
uid 15867,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,69000"
"-39000,70000"
]
uid 15868,0
va (VaSet
vasetType 3
)
xt "-39000,69000,-38000,70000"
)
)
*755 (Ripper
uid 15891,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,72000"
"-39000,73000"
]
uid 15892,0
va (VaSet
vasetType 3
)
xt "-39000,72000,-38000,73000"
)
)
*756 (Ripper
uid 15903,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,71000"
"-39000,72000"
]
uid 15904,0
va (VaSet
vasetType 3
)
xt "-39000,71000,-38000,72000"
)
)
*757 (Ripper
uid 15915,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,70000"
"-39000,71000"
]
uid 15916,0
va (VaSet
vasetType 3
)
xt "-39000,70000,-38000,71000"
)
)
*758 (Ripper
uid 15927,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,73000"
"-39000,74000"
]
uid 15928,0
va (VaSet
vasetType 3
)
xt "-39000,73000,-38000,74000"
)
)
*759 (Ripper
uid 15939,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,84000"
"-39000,85000"
]
uid 15940,0
va (VaSet
vasetType 3
)
xt "-39000,84000,-38000,85000"
)
)
*760 (Ripper
uid 15951,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,83000"
"-39000,84000"
]
uid 15952,0
va (VaSet
vasetType 3
)
xt "-39000,83000,-38000,84000"
)
)
*761 (Ripper
uid 15963,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,82000"
"-39000,83000"
]
uid 15964,0
va (VaSet
vasetType 3
)
xt "-39000,82000,-38000,83000"
)
)
*762 (Ripper
uid 15975,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,81000"
"-39000,82000"
]
uid 15976,0
va (VaSet
vasetType 3
)
xt "-39000,81000,-38000,82000"
)
)
*763 (Ripper
uid 15987,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,80000"
"-39000,81000"
]
uid 15988,0
va (VaSet
vasetType 3
)
xt "-39000,80000,-38000,81000"
)
)
*764 (Ripper
uid 15999,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,79000"
"-39000,80000"
]
uid 16000,0
va (VaSet
vasetType 3
)
xt "-39000,79000,-38000,80000"
)
)
*765 (Ripper
uid 16011,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,78000"
"-39000,79000"
]
uid 16012,0
va (VaSet
vasetType 3
)
xt "-39000,78000,-38000,79000"
)
)
*766 (Ripper
uid 16067,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,95000"
"-39000,96000"
]
uid 16068,0
va (VaSet
vasetType 3
)
xt "-39000,95000,-38000,96000"
)
)
*767 (Ripper
uid 16079,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,94000"
"-39000,95000"
]
uid 16080,0
va (VaSet
vasetType 3
)
xt "-39000,94000,-38000,95000"
)
)
*768 (Ripper
uid 16091,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,93000"
"-39000,94000"
]
uid 16092,0
va (VaSet
vasetType 3
)
xt "-39000,93000,-38000,94000"
)
)
*769 (Ripper
uid 16103,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,92000"
"-39000,93000"
]
uid 16104,0
va (VaSet
vasetType 3
)
xt "-39000,92000,-38000,93000"
)
)
*770 (Ripper
uid 16115,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,91000"
"-39000,92000"
]
uid 16116,0
va (VaSet
vasetType 3
)
xt "-39000,91000,-38000,92000"
)
)
*771 (Ripper
uid 16127,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,90000"
"-39000,91000"
]
uid 16128,0
va (VaSet
vasetType 3
)
xt "-39000,90000,-38000,91000"
)
)
*772 (Ripper
uid 16139,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,89000"
"-39000,90000"
]
uid 16140,0
va (VaSet
vasetType 3
)
xt "-39000,89000,-38000,90000"
)
)
*773 (Ripper
uid 16163,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,106000"
"-39000,107000"
]
uid 16164,0
va (VaSet
vasetType 3
)
xt "-39000,106000,-38000,107000"
)
)
*774 (Ripper
uid 16175,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,105000"
"-39000,106000"
]
uid 16176,0
va (VaSet
vasetType 3
)
xt "-39000,105000,-38000,106000"
)
)
*775 (Ripper
uid 16187,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,104000"
"-39000,105000"
]
uid 16188,0
va (VaSet
vasetType 3
)
xt "-39000,104000,-38000,105000"
)
)
*776 (Ripper
uid 16199,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,103000"
"-39000,104000"
]
uid 16200,0
va (VaSet
vasetType 3
)
xt "-39000,103000,-38000,104000"
)
)
*777 (Ripper
uid 16211,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,102000"
"-39000,103000"
]
uid 16212,0
va (VaSet
vasetType 3
)
xt "-39000,102000,-38000,103000"
)
)
*778 (Ripper
uid 16223,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,101000"
"-39000,102000"
]
uid 16224,0
va (VaSet
vasetType 3
)
xt "-39000,101000,-38000,102000"
)
)
*779 (Ripper
uid 16235,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,100000"
"-39000,101000"
]
uid 16236,0
va (VaSet
vasetType 3
)
xt "-39000,100000,-38000,101000"
)
)
*780 (Ripper
uid 16612,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,91000"
"-36999,92000"
]
uid 16613,0
va (VaSet
vasetType 3
)
xt "-37999,91000,-36999,92000"
)
)
*781 (Ripper
uid 16624,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,92000"
"-36999,93000"
]
uid 16625,0
va (VaSet
vasetType 3
)
xt "-37999,92000,-36999,93000"
)
)
*782 (Ripper
uid 16636,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,93000"
"-36999,94000"
]
uid 16637,0
va (VaSet
vasetType 3
)
xt "-37999,93000,-36999,94000"
)
)
*783 (Ripper
uid 16648,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,94000"
"-36999,95000"
]
uid 16649,0
va (VaSet
vasetType 3
)
xt "-37999,94000,-36999,95000"
)
)
*784 (Ripper
uid 16672,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,95000"
"-36999,96000"
]
uid 16673,0
va (VaSet
vasetType 3
)
xt "-37999,95000,-36999,96000"
)
)
*785 (Ripper
uid 16684,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,96000"
"-36999,97000"
]
uid 16685,0
va (VaSet
vasetType 3
)
xt "-37999,96000,-36999,97000"
)
)
*786 (Ripper
uid 16696,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,97000"
"-36999,98000"
]
uid 16697,0
va (VaSet
vasetType 3
)
xt "-37999,97000,-36999,98000"
)
)
*787 (Ripper
uid 18684,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,107000"
"-39000,108000"
]
uid 18685,0
va (VaSet
vasetType 3
)
xt "-39000,107000,-38000,108000"
)
)
*788 (Ripper
uid 18704,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,96000"
"-39000,97000"
]
uid 18705,0
va (VaSet
vasetType 3
)
xt "-39000,96000,-38000,97000"
)
)
*789 (Ripper
uid 18718,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,74000"
"-39000,75000"
]
uid 18719,0
va (VaSet
vasetType 3
)
xt "-39000,74000,-38000,75000"
)
)
*790 (Ripper
uid 18730,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,85000"
"-39000,86000"
]
uid 18731,0
va (VaSet
vasetType 3
)
xt "-39000,85000,-38000,86000"
)
)
*791 (Ripper
uid 18760,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,103000"
"-36999,104000"
]
uid 18761,0
va (VaSet
vasetType 3
)
xt "-37999,103000,-36999,104000"
)
)
*792 (Ripper
uid 18762,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,104000"
"-36999,105000"
]
uid 18763,0
va (VaSet
vasetType 3
)
xt "-37999,104000,-36999,105000"
)
)
*793 (Ripper
uid 18764,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,107000"
"-36999,108000"
]
uid 18765,0
va (VaSet
vasetType 3
)
xt "-37999,107000,-36999,108000"
)
)
*794 (Ripper
uid 18782,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,108000"
"-36999,109000"
]
uid 18783,0
va (VaSet
vasetType 3
)
xt "-37999,108000,-36999,109000"
)
)
*795 (Ripper
uid 18784,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,109000"
"-36999,110000"
]
uid 18785,0
va (VaSet
vasetType 3
)
xt "-37999,109000,-36999,110000"
)
)
*796 (Ripper
uid 18794,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,105000"
"-36999,106000"
]
uid 18795,0
va (VaSet
vasetType 3
)
xt "-37999,105000,-36999,106000"
)
)
*797 (Ripper
uid 18804,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-37999,106000"
"-36999,107000"
]
uid 18805,0
va (VaSet
vasetType 3
)
xt "-37999,106000,-36999,107000"
)
)
*798 (Ripper
uid 20512,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,116000"
"-37000,117000"
]
uid 20513,0
va (VaSet
vasetType 3
)
xt "-38000,116000,-37000,117000"
)
)
*799 (Ripper
uid 20514,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,117000"
"-37000,118000"
]
uid 20515,0
va (VaSet
vasetType 3
)
xt "-38000,117000,-37000,118000"
)
)
*800 (Ripper
uid 20516,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,118000"
"-37000,119000"
]
uid 20517,0
va (VaSet
vasetType 3
)
xt "-38000,118000,-37000,119000"
)
)
*801 (Ripper
uid 20524,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,119000"
"-37000,120000"
]
uid 20525,0
va (VaSet
vasetType 3
)
xt "-38000,119000,-37000,120000"
)
)
*802 (Ripper
uid 20532,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,120000"
"-37000,121000"
]
uid 20533,0
va (VaSet
vasetType 3
)
xt "-38000,120000,-37000,121000"
)
)
*803 (Ripper
uid 20534,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,121000"
"-37000,122000"
]
uid 20535,0
va (VaSet
vasetType 3
)
xt "-38000,121000,-37000,122000"
)
)
*804 (Ripper
uid 20542,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,122000"
"-37000,123000"
]
uid 20543,0
va (VaSet
vasetType 3
)
xt "-38000,122000,-37000,123000"
)
)
*805 (Ripper
uid 20556,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,124000"
"-37000,125000"
]
uid 20557,0
va (VaSet
vasetType 3
)
xt "-38000,124000,-37000,125000"
)
)
*806 (Ripper
uid 20912,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,80000"
"-37000,81000"
]
uid 20913,0
va (VaSet
vasetType 3
)
xt "-38000,80000,-37000,81000"
)
)
*807 (Ripper
uid 20914,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,81000"
"-37000,82000"
]
uid 20915,0
va (VaSet
vasetType 3
)
xt "-38000,81000,-37000,82000"
)
)
*808 (Ripper
uid 20916,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,82000"
"-37000,83000"
]
uid 20917,0
va (VaSet
vasetType 3
)
xt "-38000,82000,-37000,83000"
)
)
*809 (Ripper
uid 20924,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,83000"
"-37000,84000"
]
uid 20925,0
va (VaSet
vasetType 3
)
xt "-38000,83000,-37000,84000"
)
)
*810 (Ripper
uid 20932,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,84000"
"-37000,85000"
]
uid 20933,0
va (VaSet
vasetType 3
)
xt "-38000,84000,-37000,85000"
)
)
*811 (Ripper
uid 20934,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,85000"
"-37000,86000"
]
uid 20935,0
va (VaSet
vasetType 3
)
xt "-38000,85000,-37000,86000"
)
)
*812 (Ripper
uid 20942,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,86000"
"-37000,87000"
]
uid 20943,0
va (VaSet
vasetType 3
)
xt "-38000,86000,-37000,87000"
)
)
*813 (Ripper
uid 21183,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,75000"
"-39000,76000"
]
uid 21184,0
va (VaSet
vasetType 3
)
xt "-39000,75000,-38000,76000"
)
)
*814 (Ripper
uid 21195,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,76000"
"-39000,77000"
]
uid 21196,0
va (VaSet
vasetType 3
)
xt "-39000,76000,-38000,77000"
)
)
*815 (Ripper
uid 21207,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,86000"
"-39000,87000"
]
uid 21208,0
va (VaSet
vasetType 3
)
xt "-39000,86000,-38000,87000"
)
)
*816 (Ripper
uid 21219,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,87000"
"-39000,88000"
]
uid 21220,0
va (VaSet
vasetType 3
)
xt "-39000,87000,-38000,88000"
)
)
*817 (Ripper
uid 21231,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,97000"
"-39000,98000"
]
uid 21232,0
va (VaSet
vasetType 3
)
xt "-39000,97000,-38000,98000"
)
)
*818 (Ripper
uid 21243,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,98000"
"-39000,99000"
]
uid 21244,0
va (VaSet
vasetType 3
)
xt "-39000,98000,-38000,99000"
)
)
*819 (Ripper
uid 21267,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,108000"
"-39000,109000"
]
uid 21268,0
va (VaSet
vasetType 3
)
xt "-39000,108000,-38000,109000"
)
)
*820 (Ripper
uid 21279,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"-38000,109000"
"-39000,110000"
]
uid 21280,0
va (VaSet
vasetType 3
)
xt "-39000,109000,-38000,110000"
)
)
]
shape (OrthoPolyLine
uid 15505,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "-38000,22000,-38000,126000"
pts [
"-38000,22000"
"-38000,126000"
]
)
sat 16
eat 16
textGroup (BiTextGroup
uid 15510,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 15511,0
ro 270
va (VaSet
isHidden 1
)
xt "-38800,24000,-38000,28000"
st "bus_int"
blo "-38200,28000"
tm "BundleNameMgr"
)
second (MLText
uid 15512,0
ro 270
va (VaSet
isHidden 1
)
xt "-38000,-319000,-37200,28000"
st "(ProcAddr_mst,ProcCs_aurora,ProcCs_core,ProcCs_dds,ProcCs_decryp,ProcCs_encryp,ProcCs_flink,ProcCs_mii,ProcCs_mst,ProcCs_rgmii,ProcCs_srv,ProcCs_temp,ProcDataIn_mst,ProcDataOut_aurora,ProcDataOut_core,ProcDataOut_dds,ProcDataOut_decryp,ProcDataOut_encryp,ProcDataOut_flink,ProcDataOut_mii,ProcDataOut_rgmii,ProcDataOut_srv,ProcDataOut_temp,ProcRNW_mst,ProcRNW_rgmii,ProcRdAck_aurora,ProcRdAck_core,ProcRdAck_dds,ProcRdAck_decryp,ProcRdAck_encryp,ProcRdAck_flink,ProcRdAck_mii,ProcRdAck_rgmii,ProcRdAck_srv,ProcRdAck_temp,ProcWrAck_aurora,ProcWrAck_core,ProcWrAck_dds,ProcWrAck_decryp,ProcWrAck_encryp,ProcWrAck_flink,ProcWrAck_mii,ProcWrAck_rgmii,ProcWrAck_srv,ProcWrAck_temp,dds_phase_err)"
tm "BundleContentsMgr"
)
)
bundleNet &241
)
*821 (Bundle
uid 15513,0
optionalChildren [
*822 (BdJunction
uid 15530,0
ps "OnConnectorStrategy"
shape (Circle
uid 15531,0
va (VaSet
vasetType 1
)
xt "2600,61600,3400,62400"
radius 400
)
)
&707
&709
&711
&713
&701
&703
&705
]
shape (OrthoPolyLine
uid 15514,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "-37998,34000,3000,62000"
pts [
"-37998,62000"
"3000,62000"
"3000,34000"
]
)
start &748
sat 32
eat 16
textGroup (BiTextGroup
uid 15517,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 15518,0
ro 270
va (VaSet
isHidden 1
)
xt "2200,36000,3000,40000"
st "bus_int"
blo "2800,40000"
tm "BundleNameMgr"
)
second (MLText
uid 15519,0
ro 270
va (VaSet
isHidden 1
)
xt "3000,-307000,3800,40000"
st "(ProcAddr_mst,ProcCs_aurora,ProcCs_core,ProcCs_dds,ProcCs_decryp,ProcCs_encryp,ProcCs_flink,ProcCs_mii,ProcCs_mst,ProcCs_rgmii,ProcCs_srv,ProcCs_temp,ProcDataIn_mst,ProcDataOut_aurora,ProcDataOut_core,ProcDataOut_dds,ProcDataOut_decryp,ProcDataOut_encryp,ProcDataOut_flink,ProcDataOut_mii,ProcDataOut_rgmii,ProcDataOut_srv,ProcDataOut_temp,ProcRNW_mst,ProcRNW_rgmii,ProcRdAck_aurora,ProcRdAck_core,ProcRdAck_dds,ProcRdAck_decryp,ProcRdAck_encryp,ProcRdAck_flink,ProcRdAck_mii,ProcRdAck_rgmii,ProcRdAck_srv,ProcRdAck_temp,ProcWrAck_aurora,ProcWrAck_core,ProcWrAck_dds,ProcWrAck_decryp,ProcWrAck_encryp,ProcWrAck_flink,ProcWrAck_mii,ProcWrAck_rgmii,ProcWrAck_srv,ProcWrAck_temp,dds_phase_err)"
tm "BundleContentsMgr"
)
)
bundleNet &241
)
*823 (Bundle
uid 15523,0
optionalChildren [
*824 (BdJunction
uid 15539,0
ps "OnConnectorStrategy"
shape (Circle
uid 15540,0
va (VaSet
vasetType 1
)
xt "44600,61600,45400,62400"
radius 400
)
)
&610
&608
&595
&590
&587
&593
&597
&627
&619
&625
&614
&630
&622
&617
]
shape (OrthoPolyLine
uid 15524,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "3000,3000,45000,62000"
pts [
"3000,62000"
"45000,62000"
"45000,3000"
]
)
start &822
sat 32
eat 16
textGroup (BiTextGroup
uid 15527,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 15528,0
ro 270
va (VaSet
)
xt "44200,12000,45000,16000"
st "bus_int"
blo "44800,16000"
tm "BundleNameMgr"
)
second (MLText
uid 15529,0
ro 270
va (VaSet
isHidden 1
)
xt "45000,-331000,45800,16000"
st "(ProcAddr_mst,ProcCs_aurora,ProcCs_core,ProcCs_dds,ProcCs_decryp,ProcCs_encryp,ProcCs_flink,ProcCs_mii,ProcCs_mst,ProcCs_rgmii,ProcCs_srv,ProcCs_temp,ProcDataIn_mst,ProcDataOut_aurora,ProcDataOut_core,ProcDataOut_dds,ProcDataOut_decryp,ProcDataOut_encryp,ProcDataOut_flink,ProcDataOut_mii,ProcDataOut_rgmii,ProcDataOut_srv,ProcDataOut_temp,ProcRNW_mst,ProcRNW_rgmii,ProcRdAck_aurora,ProcRdAck_core,ProcRdAck_dds,ProcRdAck_decryp,ProcRdAck_encryp,ProcRdAck_flink,ProcRdAck_mii,ProcRdAck_rgmii,ProcRdAck_srv,ProcRdAck_temp,ProcWrAck_aurora,ProcWrAck_core,ProcWrAck_dds,ProcWrAck_decryp,ProcWrAck_encryp,ProcWrAck_flink,ProcWrAck_mii,ProcWrAck_rgmii,ProcWrAck_srv,ProcWrAck_temp,dds_phase_err)"
tm "BundleContentsMgr"
)
)
bundleNet &241
)
*825 (Bundle
uid 15532,0
optionalChildren [
&722
&718
&724
&730
&728
&726
&720
*826 (Ripper
uid 22036,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"75000,53000"
"76000,52000"
]
uid 22037,0
va (VaSet
vasetType 3
)
xt "75000,52000,76000,53000"
)
)
]
shape (OrthoPolyLine
uid 15533,0
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
xt "45000,32000,75000,62000"
pts [
"45000,62000"
"75000,62000"
"75000,32000"
]
)
start &824
sat 32
eat 16
textGroup (BiTextGroup
uid 15536,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 15537,0
ro 270
va (VaSet
)
xt "74200,40000,75000,44000"
st "bus_int"
blo "74800,44000"
tm "BundleNameMgr"
)
second (MLText
uid 15538,0
ro 270
va (VaSet
isHidden 1
)
xt "75000,-303000,75800,44000"
st "(ProcAddr_mst,ProcCs_aurora,ProcCs_core,ProcCs_dds,ProcCs_decryp,ProcCs_encryp,ProcCs_flink,ProcCs_mii,ProcCs_mst,ProcCs_rgmii,ProcCs_srv,ProcCs_temp,ProcDataIn_mst,ProcDataOut_aurora,ProcDataOut_core,ProcDataOut_dds,ProcDataOut_decryp,ProcDataOut_encryp,ProcDataOut_flink,ProcDataOut_mii,ProcDataOut_rgmii,ProcDataOut_srv,ProcDataOut_temp,ProcRNW_mst,ProcRNW_rgmii,ProcRdAck_aurora,ProcRdAck_core,ProcRdAck_dds,ProcRdAck_decryp,ProcRdAck_encryp,ProcRdAck_flink,ProcRdAck_mii,ProcRdAck_rgmii,ProcRdAck_srv,ProcRdAck_temp,ProcWrAck_aurora,ProcWrAck_core,ProcWrAck_dds,ProcWrAck_decryp,ProcWrAck_encryp,ProcWrAck_flink,ProcWrAck_mii,ProcWrAck_rgmii,ProcWrAck_srv,ProcWrAck_temp,dds_phase_err)"
tm "BundleContentsMgr"
)
)
bundleNet &241
)
*827 (Wire
uid 15803,0
shape (OrthoPolyLine
uid 15804,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,64000,-38998,64000"
pts [
"-40250,64000"
"-40000,64000"
"-38998,64000"
]
)
start &489
end &749
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15805,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15806,0
va (VaSet
isHidden 1
)
xt "-41250,63200,-34250,64000"
st "ProcAddr_mst"
blo "-41250,63800"
tm "WireNameMgr"
)
)
on &237
)
*828 (Wire
uid 15815,0
shape (OrthoPolyLine
uid 15816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,65000,-38998,65000"
pts [
"-40250,65000"
"-40000,65000"
"-38998,65000"
]
)
start &496
end &750
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15817,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15818,0
va (VaSet
isHidden 1
)
xt "-41250,64200,-33250,65000"
st "ProcDataIn_mst"
blo "-41250,64800"
tm "WireNameMgr"
)
)
on &238
)
*829 (Wire
uid 15827,0
shape (OrthoPolyLine
uid 15828,0
va (VaSet
vasetType 3
)
xt "-40250,66000,-38998,66000"
pts [
"-40250,66000"
"-40000,66000"
"-38998,66000"
]
)
start &497
end &751
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15829,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15830,0
va (VaSet
isHidden 1
)
xt "-41250,65200,-34750,66000"
st "ProcRNW_mst"
blo "-41250,65800"
tm "WireNameMgr"
)
)
on &239
)
*830 (Wire
uid 15839,0
shape (OrthoPolyLine
uid 15840,0
va (VaSet
vasetType 3
)
xt "-40250,68000,-38998,68000"
pts [
"-40250,68000"
"-40000,68000"
"-38998,68000"
]
)
start &456
end &752
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15841,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15842,0
va (VaSet
isHidden 1
)
xt "-41250,67200,-33750,68000"
st "ProcCs_aurora"
blo "-41250,67800"
tm "WireNameMgr"
)
)
on &89
)
*831 (Wire
uid 15851,0
shape (OrthoPolyLine
uid 15852,0
va (VaSet
vasetType 3
)
xt "-40250,69000,-38998,69000"
pts [
"-40250,69000"
"-40000,69000"
"-38998,69000"
]
)
start &492
end &753
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15853,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15854,0
va (VaSet
isHidden 1
)
xt "-41250,68200,-34750,69000"
st "ProcCs_core"
blo "-41250,68800"
tm "WireNameMgr"
)
)
on &83
)
*832 (Wire
uid 15863,0
shape (OrthoPolyLine
uid 15864,0
va (VaSet
vasetType 3
)
xt "-40250,70000,-38998,70000"
pts [
"-40250,70000"
"-40000,70000"
"-38998,70000"
]
)
start &495
end &754
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15865,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15866,0
va (VaSet
isHidden 1
)
xt "-41250,69200,-33750,70000"
st "ProcCs_decryp"
blo "-41250,69800"
tm "WireNameMgr"
)
)
on &14
)
*833 (Wire
uid 15887,0
shape (OrthoPolyLine
uid 15888,0
va (VaSet
vasetType 3
)
xt "-40250,73000,-38998,73000"
pts [
"-40250,73000"
"-40000,73000"
"-38998,73000"
]
)
start &490
end &755
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15889,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15890,0
va (VaSet
isHidden 1
)
xt "-41250,72200,-34250,73000"
st "ProcCs_rgmii"
blo "-41250,72800"
tm "WireNameMgr"
)
)
on &254
)
*834 (Wire
uid 15899,0
shape (OrthoPolyLine
uid 15900,0
va (VaSet
vasetType 3
)
xt "-40250,72000,-38998,72000"
pts [
"-40250,72000"
"-40000,72000"
"-38998,72000"
]
)
start &494
end &756
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15901,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15902,0
va (VaSet
isHidden 1
)
xt "-41250,71200,-35250,72000"
st "ProcCs_mii"
blo "-41250,71800"
tm "WireNameMgr"
)
)
on &76
)
*835 (Wire
uid 15911,0
shape (OrthoPolyLine
uid 15912,0
va (VaSet
vasetType 3
)
xt "-40250,71000,-38998,71000"
pts [
"-40250,71000"
"-40000,71000"
"-38998,71000"
]
)
start &493
end &757
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15913,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15914,0
va (VaSet
isHidden 1
)
xt "-41250,70200,-33750,71000"
st "ProcCs_encryp"
blo "-41250,70800"
tm "WireNameMgr"
)
)
on &10
)
*836 (Wire
uid 15923,0
shape (OrthoPolyLine
uid 15924,0
va (VaSet
vasetType 3
)
xt "-40250,74000,-38998,74000"
pts [
"-40250,74000"
"-40000,74000"
"-38998,74000"
]
)
start &460
end &758
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15925,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15926,0
va (VaSet
isHidden 1
)
xt "-41250,73200,-35250,74000"
st "ProcCs_srv"
blo "-41250,73800"
tm "WireNameMgr"
)
)
on &256
)
*837 (Wire
uid 15935,0
shape (OrthoPolyLine
uid 15936,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,85000,-38999,85000"
pts [
"-40250,85000"
"-40000,85000"
"-38999,85000"
]
)
start &461
end &759
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15937,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15938,0
va (VaSet
isHidden 1
)
xt "-41250,84200,-32750,85000"
st "ProcDataOut_srv"
blo "-41250,84800"
tm "WireNameMgr"
)
)
on &271
)
*838 (Wire
uid 15947,0
shape (OrthoPolyLine
uid 15948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,84000,-38999,84000"
pts [
"-40250,84000"
"-40000,84000"
"-38999,84000"
]
)
start &477
end &760
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15949,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15950,0
va (VaSet
isHidden 1
)
xt "-41250,83200,-31750,84000"
st "ProcDataOut_rgmii"
blo "-41250,83800"
tm "WireNameMgr"
)
)
on &18
)
*839 (Wire
uid 15959,0
shape (OrthoPolyLine
uid 15960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,83000,-38999,83000"
pts [
"-40250,83000"
"-40000,83000"
"-38999,83000"
]
)
start &486
end &761
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15961,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15962,0
va (VaSet
isHidden 1
)
xt "-41250,82200,-32750,83000"
st "ProcDataOut_mii"
blo "-41250,82800"
tm "WireNameMgr"
)
)
on &17
)
*840 (Wire
uid 15971,0
shape (OrthoPolyLine
uid 15972,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,82000,-38999,82000"
pts [
"-40250,82000"
"-40000,82000"
"-38999,82000"
]
)
start &482
end &762
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15973,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15974,0
va (VaSet
isHidden 1
)
xt "-41250,81200,-31250,82000"
st "ProcDataOut_encryp"
blo "-41250,81800"
tm "WireNameMgr"
)
)
on &9
)
*841 (Wire
uid 15983,0
shape (OrthoPolyLine
uid 15984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,81000,-38999,81000"
pts [
"-40250,81000"
"-40000,81000"
"-38999,81000"
]
)
start &480
end &763
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15985,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15986,0
va (VaSet
isHidden 1
)
xt "-41250,80200,-31250,81000"
st "ProcDataOut_decryp"
blo "-41250,80800"
tm "WireNameMgr"
)
)
on &13
)
*842 (Wire
uid 15995,0
shape (OrthoPolyLine
uid 15996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,80000,-38999,80000"
pts [
"-40250,80000"
"-40000,80000"
"-38999,80000"
]
)
start &491
end &764
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15997,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15998,0
va (VaSet
isHidden 1
)
xt "-41250,79200,-32250,80000"
st "ProcDataOut_core"
blo "-41250,79800"
tm "WireNameMgr"
)
)
on &82
)
*843 (Wire
uid 16007,0
shape (OrthoPolyLine
uid 16008,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,79000,-38999,79000"
pts [
"-40250,79000"
"-40000,79000"
"-38999,79000"
]
)
start &457
end &765
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16009,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16010,0
va (VaSet
isHidden 1
)
xt "-41250,78200,-31250,79000"
st "ProcDataOut_aurora"
blo "-41250,78800"
tm "WireNameMgr"
)
)
on &88
)
*844 (Wire
uid 16063,0
shape (OrthoPolyLine
uid 16064,0
va (VaSet
vasetType 3
)
xt "-40250,96000,-38999,96000"
pts [
"-40250,96000"
"-40000,96000"
"-38999,96000"
]
)
start &463
end &766
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16065,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16066,0
va (VaSet
isHidden 1
)
xt "-41250,95200,-33750,96000"
st "ProcWrAck_srv"
blo "-41250,95800"
tm "WireNameMgr"
)
)
on &301
)
*845 (Wire
uid 16075,0
shape (OrthoPolyLine
uid 16076,0
va (VaSet
vasetType 3
)
xt "-40250,95000,-38999,95000"
pts [
"-40250,95000"
"-40000,95000"
"-38999,95000"
]
)
start &485
end &767
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16077,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16078,0
va (VaSet
isHidden 1
)
xt "-41250,94200,-32750,95000"
st "ProcWrAck_rgmii"
blo "-41250,94800"
tm "WireNameMgr"
)
)
on &80
)
*846 (Wire
uid 16087,0
shape (OrthoPolyLine
uid 16088,0
va (VaSet
vasetType 3
)
xt "-40250,94000,-38999,94000"
pts [
"-40250,94000"
"-40000,94000"
"-38999,94000"
]
)
start &476
end &768
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16089,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16090,0
va (VaSet
isHidden 1
)
xt "-41250,93200,-33750,94000"
st "ProcWrAck_mii"
blo "-41250,93800"
tm "WireNameMgr"
)
)
on &78
)
*847 (Wire
uid 16099,0
shape (OrthoPolyLine
uid 16100,0
va (VaSet
vasetType 3
)
xt "-40250,93000,-38999,93000"
pts [
"-40250,93000"
"-40000,93000"
"-38999,93000"
]
)
start &475
end &769
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16101,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16102,0
va (VaSet
isHidden 1
)
xt "-41250,92200,-32250,93000"
st "ProcWrAck_encryp"
blo "-41250,92800"
tm "WireNameMgr"
)
)
on &11
)
*848 (Wire
uid 16111,0
shape (OrthoPolyLine
uid 16112,0
va (VaSet
vasetType 3
)
xt "-40250,92000,-38999,92000"
pts [
"-40250,92000"
"-40000,92000"
"-38999,92000"
]
)
start &484
end &770
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16113,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16114,0
va (VaSet
isHidden 1
)
xt "-41250,91200,-32250,92000"
st "ProcWrAck_decryp"
blo "-41250,91800"
tm "WireNameMgr"
)
)
on &15
)
*849 (Wire
uid 16123,0
shape (OrthoPolyLine
uid 16124,0
va (VaSet
vasetType 3
)
xt "-40250,91000,-38999,91000"
pts [
"-40250,91000"
"-40000,91000"
"-38999,91000"
]
)
start &459
end &771
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16125,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16126,0
va (VaSet
isHidden 1
)
xt "-41250,90200,-32250,91000"
st "ProcWrAck_aurora"
blo "-41250,90800"
tm "WireNameMgr"
)
)
on &90
)
*850 (Wire
uid 16135,0
shape (OrthoPolyLine
uid 16136,0
va (VaSet
vasetType 3
)
xt "-40250,90000,-38999,90000"
pts [
"-40250,90000"
"-40000,90000"
"-38999,90000"
]
)
start &483
end &772
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16137,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16138,0
va (VaSet
isHidden 1
)
xt "-41250,89200,-33250,90000"
st "ProcWrAck_core"
blo "-41250,89800"
tm "WireNameMgr"
)
)
on &85
)
*851 (Wire
uid 16159,0
shape (OrthoPolyLine
uid 16160,0
va (VaSet
vasetType 3
)
xt "-40250,107000,-38999,107000"
pts [
"-40250,107000"
"-40000,107000"
"-38999,107000"
]
)
start &462
end &773
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16161,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16162,0
va (VaSet
isHidden 1
)
xt "-41250,106200,-33750,107000"
st "ProcRdAck_srv"
blo "-41250,106800"
tm "WireNameMgr"
)
)
on &287
)
*852 (Wire
uid 16171,0
shape (OrthoPolyLine
uid 16172,0
va (VaSet
vasetType 3
)
xt "-40250,106000,-38999,106000"
pts [
"-40250,106000"
"-40000,106000"
"-38999,106000"
]
)
start &488
end &774
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16173,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16174,0
va (VaSet
isHidden 1
)
xt "-41250,105200,-32750,106000"
st "ProcRdAck_rgmii"
blo "-41250,105800"
tm "WireNameMgr"
)
)
on &81
)
*853 (Wire
uid 16183,0
shape (OrthoPolyLine
uid 16184,0
va (VaSet
vasetType 3
)
xt "-40250,105000,-38999,105000"
pts [
"-40250,105000"
"-40000,105000"
"-38999,105000"
]
)
start &487
end &775
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16185,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16186,0
va (VaSet
isHidden 1
)
xt "-41250,104200,-33750,105000"
st "ProcRdAck_mii"
blo "-41250,104800"
tm "WireNameMgr"
)
)
on &79
)
*854 (Wire
uid 16195,0
shape (OrthoPolyLine
uid 16196,0
va (VaSet
vasetType 3
)
xt "-40250,104000,-38999,104000"
pts [
"-40250,104000"
"-40000,104000"
"-38999,104000"
]
)
start &481
end &776
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16197,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16198,0
va (VaSet
isHidden 1
)
xt "-41250,103200,-32250,104000"
st "ProcRdAck_encryp"
blo "-41250,103800"
tm "WireNameMgr"
)
)
on &12
)
*855 (Wire
uid 16207,0
shape (OrthoPolyLine
uid 16208,0
va (VaSet
vasetType 3
)
xt "-40250,103000,-38999,103000"
pts [
"-40250,103000"
"-40000,103000"
"-38999,103000"
]
)
start &478
end &777
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16209,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16210,0
va (VaSet
isHidden 1
)
xt "-41250,102200,-32250,103000"
st "ProcRdAck_decryp"
blo "-41250,102800"
tm "WireNameMgr"
)
)
on &16
)
*856 (Wire
uid 16219,0
shape (OrthoPolyLine
uid 16220,0
va (VaSet
vasetType 3
)
xt "-40250,102000,-38999,102000"
pts [
"-40250,102000"
"-40000,102000"
"-38999,102000"
]
)
start &479
end &778
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16221,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16222,0
va (VaSet
isHidden 1
)
xt "-41250,101200,-33250,102000"
st "ProcRdAck_core"
blo "-41250,101800"
tm "WireNameMgr"
)
)
on &86
)
*857 (Wire
uid 16231,0
shape (OrthoPolyLine
uid 16232,0
va (VaSet
vasetType 3
)
xt "-40250,101000,-38999,101000"
pts [
"-40250,101000"
"-40000,101000"
"-38999,101000"
]
)
start &458
end &779
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16233,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16234,0
va (VaSet
isHidden 1
)
xt "-41250,100200,-32250,101000"
st "ProcRdAck_aurora"
blo "-41250,100800"
tm "WireNameMgr"
)
)
on &91
)
*858 (Wire
uid 16412,0
shape (OrthoPolyLine
uid 16413,0
va (VaSet
vasetType 3
)
xt "-65000,111000,-62750,111000"
pts [
"-62750,111000"
"-65000,111000"
]
)
start &471
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16418,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16419,0
va (VaSet
isHidden 1
)
xt "-68000,110200,-66000,111000"
st "clk"
blo "-68000,110800"
tm "WireNameMgr"
)
)
on &66
)
*859 (Wire
uid 16420,0
shape (OrthoPolyLine
uid 16421,0
va (VaSet
vasetType 3
)
xt "-65000,112000,-63658,112000"
pts [
"-63658,112000"
"-65000,112000"
]
)
start &473
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16426,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16427,0
va (VaSet
isHidden 1
)
xt "-68000,111200,-65000,112000"
st "rst_n"
blo "-68000,111800"
tm "WireNameMgr"
)
)
on &87
)
*860 (Wire
uid 16430,0
shape (OrthoPolyLine
uid 16431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,64000,-62750,64000"
pts [
"-62750,64000"
"-66000,64000"
]
)
start &464
end &307
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16432,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16433,0
va (VaSet
isHidden 1
)
xt "-68750,63200,-64250,64000"
st "ProcAddr"
blo "-68750,63800"
tm "WireNameMgr"
)
)
on &306
)
*861 (Wire
uid 16442,0
shape (OrthoPolyLine
uid 16443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,65000,-62750,65000"
pts [
"-62750,65000"
"-66000,65000"
]
)
start &465
end &309
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16444,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16445,0
va (VaSet
isHidden 1
)
xt "-69750,64200,-63750,65000"
st "ProcDataIn"
blo "-69750,64800"
tm "WireNameMgr"
)
)
on &308
)
*862 (Wire
uid 16454,0
shape (OrthoPolyLine
uid 16455,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,66000,-62750,66000"
pts [
"-62750,66000"
"-66000,66000"
]
)
start &470
end &311
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16456,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16457,0
va (VaSet
isHidden 1
)
xt "-70750,65200,-64250,66000"
st "ProcDataOut"
blo "-70750,65800"
tm "WireNameMgr"
)
)
on &310
)
*863 (Wire
uid 16466,0
shape (OrthoPolyLine
uid 16467,0
va (VaSet
vasetType 3
)
xt "-66000,67000,-62750,67000"
pts [
"-62750,67000"
"-66000,67000"
]
)
start &466
end &313
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16468,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16469,0
va (VaSet
isHidden 1
)
xt "-67750,66200,-64250,67000"
st "ProcCs"
blo "-67750,66800"
tm "WireNameMgr"
)
)
on &312
)
*864 (Wire
uid 16478,0
shape (OrthoPolyLine
uid 16479,0
va (VaSet
vasetType 3
)
xt "-66000,68000,-62750,68000"
pts [
"-62750,68000"
"-66000,68000"
]
)
start &467
end &315
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16480,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16481,0
va (VaSet
isHidden 1
)
xt "-66750,67200,-62750,68000"
st "ProcRNW"
blo "-66750,67800"
tm "WireNameMgr"
)
)
on &314
)
*865 (Wire
uid 16490,0
shape (OrthoPolyLine
uid 16491,0
va (VaSet
vasetType 3
)
xt "-66000,69000,-62750,69000"
pts [
"-62750,69000"
"-66000,69000"
]
)
start &468
end &317
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16492,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16493,0
va (VaSet
isHidden 1
)
xt "-68750,68200,-63750,69000"
st "ProcWrAck"
blo "-68750,68800"
tm "WireNameMgr"
)
)
on &316
)
*866 (Wire
uid 16502,0
shape (OrthoPolyLine
uid 16503,0
va (VaSet
vasetType 3
)
xt "-66000,70000,-62750,70000"
pts [
"-62750,70000"
"-66000,70000"
]
)
start &469
end &319
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16504,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16505,0
va (VaSet
isHidden 1
)
xt "-67750,69200,-62750,70000"
st "ProcRdAck"
blo "-67750,69800"
tm "WireNameMgr"
)
)
on &318
)
*867 (Wire
uid 16608,0
shape (OrthoPolyLine
uid 16609,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,92000,-31750,92000"
pts [
"-31750,92000"
"-36999,92000"
]
)
start &325
end &780
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16610,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16611,0
va (VaSet
isHidden 1
)
xt "-37750,91200,-30750,92000"
st "ProcAddr_mst"
blo "-37750,91800"
tm "WireNameMgr"
)
)
on &237
)
*868 (Wire
uid 16620,0
shape (OrthoPolyLine
uid 16621,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,93000,-31750,93000"
pts [
"-31750,93000"
"-36999,93000"
]
)
start &328
end &781
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16622,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16623,0
va (VaSet
isHidden 1
)
xt "-39750,92200,-31750,93000"
st "ProcDataIn_mst"
blo "-39750,92800"
tm "WireNameMgr"
)
)
on &238
)
*869 (Wire
uid 16632,0
shape (OrthoPolyLine
uid 16633,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,94000,-31750,94000"
pts [
"-31750,94000"
"-36999,94000"
]
)
start &329
end &782
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16634,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16635,0
va (VaSet
isHidden 1
)
xt "-39750,93200,-31250,94000"
st "ProcDataOut_srv"
blo "-39750,93800"
tm "WireNameMgr"
)
)
on &271
)
*870 (Wire
uid 16644,0
shape (OrthoPolyLine
uid 16645,0
va (VaSet
vasetType 3
)
xt "-36999,95000,-31750,95000"
pts [
"-31750,95000"
"-36999,95000"
]
)
start &326
end &783
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16646,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16647,0
va (VaSet
isHidden 1
)
xt "-36750,94200,-30750,95000"
st "ProcCs_srv"
blo "-36750,94800"
tm "WireNameMgr"
)
)
on &256
)
*871 (Wire
uid 16668,0
shape (OrthoPolyLine
uid 16669,0
va (VaSet
vasetType 3
)
xt "-36999,96000,-31750,96000"
pts [
"-31750,96000"
"-36999,96000"
]
)
start &327
end &784
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16670,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16671,0
va (VaSet
isHidden 1
)
xt "-37750,95200,-31250,96000"
st "ProcRNW_mst"
blo "-37750,95800"
tm "WireNameMgr"
)
)
on &239
)
*872 (Wire
uid 16680,0
shape (OrthoPolyLine
uid 16681,0
va (VaSet
vasetType 3
)
xt "-36999,97000,-31750,97000"
pts [
"-31750,97000"
"-36999,97000"
]
)
start &330
end &785
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16682,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16683,0
va (VaSet
isHidden 1
)
xt "-38750,96200,-31250,97000"
st "ProcWrAck_srv"
blo "-38750,96800"
tm "WireNameMgr"
)
)
on &301
)
*873 (Wire
uid 16692,0
shape (OrthoPolyLine
uid 16693,0
va (VaSet
vasetType 3
)
xt "-36999,98000,-31750,98000"
pts [
"-31750,98000"
"-36999,98000"
]
)
start &331
end &786
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16694,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16695,0
va (VaSet
isHidden 1
)
xt "-38750,97200,-31250,98000"
st "ProcRdAck_srv"
blo "-38750,97800"
tm "WireNameMgr"
)
)
on &287
)
*874 (Wire
uid 16702,0
shape (OrthoPolyLine
uid 16703,0
va (VaSet
vasetType 3
)
xt "-9250,97000,-7000,97000"
pts [
"-7000,97000"
"-9250,97000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16708,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16709,0
va (VaSet
isHidden 1
)
xt "-12000,96200,-10000,97000"
st "clk"
blo "-12000,96800"
tm "WireNameMgr"
)
)
on &66
)
*875 (Wire
uid 16710,0
shape (OrthoPolyLine
uid 16711,0
va (VaSet
vasetType 3
)
xt "-8342,98000,-7000,98000"
pts [
"-7000,98000"
"-8342,98000"
]
)
end &323
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16716,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16717,0
va (VaSet
isHidden 1
)
xt "-11000,97200,-8000,98000"
st "rst_n"
blo "-11000,97800"
tm "WireNameMgr"
)
)
on &87
)
*876 (Wire
uid 18473,0
shape (OrthoPolyLine
uid 18474,0
va (VaSet
vasetType 3
)
xt "-9250,105000,-4000,105000"
pts [
"-9250,105000"
"-4000,105000"
]
)
start &348
end &356
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18475,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18476,0
va (VaSet
isHidden 1
)
xt "-4250,104200,-750,105000"
st "data_n"
blo "-4250,104800"
tm "WireNameMgr"
)
)
on &358
)
*877 (Wire
uid 18477,0
shape (OrthoPolyLine
uid 18478,0
va (VaSet
vasetType 3
)
xt "-9250,106000,-4000,106000"
pts [
"-9250,106000"
"-4000,106000"
]
)
start &350
end &355
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18479,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18480,0
va (VaSet
isHidden 1
)
xt "-4250,105200,250,106000"
st "strobe_p"
blo "-4250,105800"
tm "WireNameMgr"
)
)
on &360
)
*878 (Wire
uid 18481,0
shape (OrthoPolyLine
uid 18482,0
va (VaSet
vasetType 3
)
xt "-9250,107000,-4000,107000"
pts [
"-9250,107000"
"-4000,107000"
]
)
start &351
end &357
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18483,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18484,0
va (VaSet
isHidden 1
)
xt "-4250,106200,250,107000"
st "strobe_n"
blo "-4250,106800"
tm "WireNameMgr"
)
)
on &359
)
*879 (Wire
uid 18680,0
shape (OrthoPolyLine
uid 18681,0
va (VaSet
vasetType 3
)
xt "-40250,108000,-39000,108000"
pts [
"-40250,108000"
"-40000,108000"
"-39000,108000"
]
)
start &500
end &787
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18682,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18683,0
va (VaSet
isHidden 1
)
xt "-39250,107200,-30750,108000"
st "ProcRdAck_flink"
blo "-39250,107800"
tm "WireNameMgr"
)
)
on &283
)
*880 (Wire
uid 18700,0
shape (OrthoPolyLine
uid 18701,0
va (VaSet
vasetType 3
)
xt "-40250,97000,-39000,97000"
pts [
"-40250,97000"
"-40000,97000"
"-39000,97000"
]
)
start &501
end &788
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18702,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18703,0
va (VaSet
isHidden 1
)
xt "-39250,96200,-30750,97000"
st "ProcWrAck_flink"
blo "-39250,96800"
tm "WireNameMgr"
)
)
on &297
)
*881 (Wire
uid 18714,0
shape (OrthoPolyLine
uid 18715,0
va (VaSet
vasetType 3
)
xt "-40250,75000,-38999,75000"
pts [
"-40250,75000"
"-40000,75000"
"-38999,75000"
]
)
start &498
end &789
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18716,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18717,0
va (VaSet
isHidden 1
)
xt "-39250,74200,-32250,75000"
st "ProcCs_flink"
blo "-39250,74800"
tm "WireNameMgr"
)
)
on &250
)
*882 (Wire
uid 18726,0
shape (OrthoPolyLine
uid 18727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,86000,-39000,86000"
pts [
"-40250,86000"
"-40000,86000"
"-39000,86000"
]
)
start &499
end &790
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18728,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18729,0
va (VaSet
isHidden 1
)
xt "-39250,85200,-29750,86000"
st "ProcDataOut_flink"
blo "-39250,85800"
tm "WireNameMgr"
)
)
on &267
)
*883 (Wire
uid 18736,0
shape (OrthoPolyLine
uid 18737,0
va (VaSet
vasetType 3
)
xt "-36999,108000,-31750,108000"
pts [
"-31750,108000"
"-36999,108000"
]
)
start &345
end &793
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18742,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18743,0
va (VaSet
isHidden 1
)
xt "-37750,107200,-31250,108000"
st "ProcRNW_mst"
blo "-37750,107800"
tm "WireNameMgr"
)
)
on &239
)
*884 (Wire
uid 18744,0
shape (OrthoPolyLine
uid 18745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,104000,-31750,104000"
pts [
"-31750,104000"
"-36999,104000"
]
)
start &341
end &791
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18750,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18751,0
va (VaSet
isHidden 1
)
xt "-37750,103200,-30750,104000"
st "ProcAddr_mst"
blo "-37750,103800"
tm "WireNameMgr"
)
)
on &237
)
*885 (Wire
uid 18752,0
shape (OrthoPolyLine
uid 18753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,105000,-31750,105000"
pts [
"-31750,105000"
"-36999,105000"
]
)
start &342
end &792
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18758,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18759,0
va (VaSet
isHidden 1
)
xt "-39750,104200,-31750,105000"
st "ProcDataIn_mst"
blo "-39750,104800"
tm "WireNameMgr"
)
)
on &238
)
*886 (Wire
uid 18766,0
shape (OrthoPolyLine
uid 18767,0
va (VaSet
vasetType 3
)
xt "-36999,110000,-31750,110000"
pts [
"-36999,110000"
"-31750,110000"
]
)
start &795
end &347
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18772,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18773,0
va (VaSet
isHidden 1
)
xt "-32250,109200,-23750,110000"
st "ProcRdAck_flink"
blo "-32250,109800"
tm "WireNameMgr"
)
)
on &283
)
*887 (Wire
uid 18774,0
shape (OrthoPolyLine
uid 18775,0
va (VaSet
vasetType 3
)
xt "-36999,109000,-31750,109000"
pts [
"-36999,109000"
"-31750,109000"
]
)
start &794
end &346
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18780,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18781,0
va (VaSet
isHidden 1
)
xt "-32250,108200,-23750,109000"
st "ProcWrAck_flink"
blo "-32250,108800"
tm "WireNameMgr"
)
)
on &297
)
*888 (Wire
uid 18786,0
shape (OrthoPolyLine
uid 18787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,106000,-31750,106000"
pts [
"-36999,106000"
"-31750,106000"
]
)
start &796
end &343
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18792,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18793,0
va (VaSet
isHidden 1
)
xt "-32250,105200,-22750,106000"
st "ProcDataOut_flink"
blo "-32250,105800"
tm "WireNameMgr"
)
)
on &267
)
*889 (Wire
uid 18796,0
shape (OrthoPolyLine
uid 18797,0
va (VaSet
vasetType 3
)
xt "-36999,107000,-31750,107000"
pts [
"-36999,107000"
"-31750,107000"
]
)
start &797
end &344
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18802,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18803,0
va (VaSet
isHidden 1
)
xt "-32250,106200,-25250,107000"
st "ProcCs_flink"
blo "-32250,106800"
tm "WireNameMgr"
)
)
on &250
)
*890 (Wire
uid 18808,0
shape (OrthoPolyLine
uid 18809,0
va (VaSet
vasetType 3
)
xt "-9250,104000,-4000,104000"
pts [
"-9250,104000"
"-4000,104000"
]
)
start &349
end &362
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18810,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18811,0
va (VaSet
isHidden 1
)
xt "-4250,103200,-750,104000"
st "data_p"
blo "-4250,103800"
tm "WireNameMgr"
)
)
on &361
)
*891 (Wire
uid 18818,0
shape (OrthoPolyLine
uid 18819,0
va (VaSet
vasetType 3
)
xt "-8342,110000,-7000,110000"
pts [
"-7000,110000"
"-8342,110000"
]
)
end &339
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18824,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18825,0
va (VaSet
isHidden 1
)
xt "-11000,109200,-8000,110000"
st "rst_n"
blo "-11000,109800"
tm "WireNameMgr"
)
)
on &87
)
*892 (Wire
uid 18826,0
shape (OrthoPolyLine
uid 18827,0
va (VaSet
vasetType 3
)
xt "-9250,109000,-7000,109000"
pts [
"-7000,109000"
"-9250,109000"
]
)
end &337
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18832,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18833,0
va (VaSet
isHidden 1
)
xt "-12000,108200,-10000,109000"
st "clk"
blo "-12000,108800"
tm "WireNameMgr"
)
)
on &66
)
*893 (Wire
uid 20087,0
shape (OrthoPolyLine
uid 20088,0
va (VaSet
vasetType 3
)
xt "-9250,86000,-7000,86000"
pts [
"-7000,86000"
"-9250,86000"
]
)
end &417
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20093,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20094,0
va (VaSet
isHidden 1
)
xt "-12000,85200,-10000,86000"
st "clk"
blo "-12000,85800"
tm "WireNameMgr"
)
)
on &66
)
*894 (Wire
uid 20095,0
shape (OrthoPolyLine
uid 20096,0
va (VaSet
vasetType 3
)
xt "-8342,87000,-7000,87000"
pts [
"-7000,87000"
"-8342,87000"
]
)
end &418
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20101,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20102,0
va (VaSet
isHidden 1
)
xt "-11000,86200,-8000,87000"
st "rst_n"
blo "-11000,86800"
tm "WireNameMgr"
)
)
on &87
)
*895 (Wire
uid 20105,0
shape (OrthoPolyLine
uid 20106,0
va (VaSet
vasetType 3
)
xt "-9250,81000,-4000,81000"
pts [
"-9250,81000"
"-4000,81000"
]
)
start &421
end &425
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20107,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20108,0
va (VaSet
isHidden 1
)
xt "-7250,80200,-2750,81000"
st "temp_scl"
blo "-7250,80800"
tm "WireNameMgr"
)
)
on &427
)
*896 (Wire
uid 20117,0
shape (OrthoPolyLine
uid 20118,0
va (VaSet
vasetType 3
)
xt "-9250,82000,-4000,82000"
pts [
"-9250,82000"
"-4000,82000"
]
)
start &420
end &426
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20119,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20120,0
va (VaSet
isHidden 1
)
xt "-7250,81200,-2750,82000"
st "temp_sda"
blo "-7250,81800"
tm "WireNameMgr"
)
)
on &428
)
*897 (Wire
uid 20266,0
shape (OrthoPolyLine
uid 20267,0
va (VaSet
vasetType 3
)
xt "-9250,117000,-4000,117000"
pts [
"-9250,117000"
"-4000,117000"
]
)
start &563
end &430
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20268,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20269,0
va (VaSet
isHidden 1
)
xt "-9250,116200,-4750,117000"
st "dds_cs_n"
blo "-9250,116800"
tm "WireNameMgr"
)
)
on &429
)
*898 (Wire
uid 20278,0
shape (OrthoPolyLine
uid 20279,0
va (VaSet
vasetType 3
)
xt "-9250,118000,-4000,118000"
pts [
"-9250,118000"
"-4000,118000"
]
)
start &564
end &432
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20280,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20281,0
va (VaSet
isHidden 1
)
xt "-9250,117200,-4750,118000"
st "dds_sclk"
blo "-9250,117800"
tm "WireNameMgr"
)
)
on &431
)
*899 (Wire
uid 20290,0
shape (OrthoPolyLine
uid 20291,0
va (VaSet
vasetType 3
)
xt "-9250,119000,-4000,119000"
pts [
"-9250,119000"
"-4000,119000"
]
)
start &565
end &434
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20292,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20293,0
va (VaSet
isHidden 1
)
xt "-9250,118200,-3250,119000"
st "dds_sdio_0"
blo "-9250,118800"
tm "WireNameMgr"
)
)
on &433
)
*900 (Wire
uid 20302,0
shape (OrthoPolyLine
uid 20303,0
va (VaSet
vasetType 3
)
xt "-9250,120000,-4000,120000"
pts [
"-9250,120000"
"-4000,120000"
]
)
start &566
end &436
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20304,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20305,0
va (VaSet
isHidden 1
)
xt "-9250,119200,-3250,120000"
st "dds_sdio_1"
blo "-9250,119800"
tm "WireNameMgr"
)
)
on &435
)
*901 (Wire
uid 20314,0
shape (OrthoPolyLine
uid 20315,0
va (VaSet
vasetType 3
)
xt "-9250,121000,-4000,121000"
pts [
"-9250,121000"
"-4000,121000"
]
)
start &567
end &438
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20316,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20317,0
va (VaSet
isHidden 1
)
xt "-9250,120200,-3250,121000"
st "dds_sdio_2"
blo "-9250,120800"
tm "WireNameMgr"
)
)
on &437
)
*902 (Wire
uid 20326,0
shape (OrthoPolyLine
uid 20327,0
va (VaSet
vasetType 3
)
xt "-9250,122000,-4000,122000"
pts [
"-9250,122000"
"-4000,122000"
]
)
start &568
end &440
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20328,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20329,0
va (VaSet
isHidden 1
)
xt "-8250,121200,-2250,122000"
st "dds_sdio_3"
blo "-8250,121800"
tm "WireNameMgr"
)
)
on &439
)
*903 (Wire
uid 20350,0
shape (OrthoPolyLine
uid 20351,0
va (VaSet
vasetType 3
)
xt "-9250,124000,-4000,124000"
pts [
"-9250,124000"
"-4000,124000"
]
)
start &569
end &442
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20352,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20353,0
va (VaSet
isHidden 1
)
xt "-10250,123200,-4250,124000"
st "dds_update"
blo "-10250,123800"
tm "WireNameMgr"
)
)
on &441
)
*904 (Wire
uid 20362,0
shape (OrthoPolyLine
uid 20363,0
va (VaSet
vasetType 3
)
xt "-9250,129000,-4000,129000"
pts [
"-9250,129000"
"-4000,129000"
]
)
start &574
end &444
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20364,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20365,0
va (VaSet
isHidden 1
)
xt "-9250,128200,1250,129000"
st "pw_dw_clk_adc_bot_n"
blo "-9250,128800"
tm "WireNameMgr"
)
)
on &443
)
*905 (Wire
uid 20374,0
shape (OrthoPolyLine
uid 20375,0
va (VaSet
vasetType 3
)
xt "-9250,128000,-4000,128000"
pts [
"-9250,128000"
"-4000,128000"
]
)
start &573
end &446
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20376,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20377,0
va (VaSet
isHidden 1
)
xt "-9250,127200,1250,128000"
st "pw_dw_clk_adc_top_n"
blo "-9250,127800"
tm "WireNameMgr"
)
)
on &445
)
*906 (Wire
uid 20386,0
shape (OrthoPolyLine
uid 20387,0
va (VaSet
vasetType 3
)
xt "-9250,127000,-4000,127000"
pts [
"-9250,127000"
"-4000,127000"
]
)
start &572
end &448
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20388,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20389,0
va (VaSet
isHidden 1
)
xt "-9250,126200,1250,127000"
st "pw_dw_clk_dac_bot_n"
blo "-9250,126800"
tm "WireNameMgr"
)
)
on &447
)
*907 (Wire
uid 20398,0
shape (OrthoPolyLine
uid 20399,0
va (VaSet
vasetType 3
)
xt "-9250,130000,-4000,130000"
pts [
"-9250,130000"
"-4000,130000"
]
)
start &571
end &450
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20400,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20401,0
va (VaSet
isHidden 1
)
xt "-9250,129200,1250,130000"
st "pw_dw_clk_dac_top_n"
blo "-9250,129800"
tm "WireNameMgr"
)
)
on &449
)
*908 (Wire
uid 20410,0
shape (OrthoPolyLine
uid 20411,0
va (VaSet
vasetType 3
)
xt "-9250,132000,-4000,132000"
pts [
"-9250,132000"
"-4000,132000"
]
)
start &576
end &452
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20412,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20413,0
va (VaSet
isHidden 1
)
xt "-9250,131200,750,132000"
st "pw_dw_ref_fre_rx_n"
blo "-9250,131800"
tm "WireNameMgr"
)
)
on &451
)
*909 (Wire
uid 20422,0
shape (OrthoPolyLine
uid 20423,0
va (VaSet
vasetType 3
)
xt "-9250,133000,-4000,133000"
pts [
"-9250,133000"
"-4000,133000"
]
)
start &575
end &454
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20424,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20425,0
va (VaSet
isHidden 1
)
xt "-8250,132200,1750,133000"
st "pw_dw_ref_fre_tx_n"
blo "-8250,132800"
tm "WireNameMgr"
)
)
on &453
)
*910 (Wire
uid 20432,0
shape (OrthoPolyLine
uid 20433,0
va (VaSet
vasetType 3
)
xt "-8342,137000,-7000,137000"
pts [
"-8342,137000"
"-7000,137000"
]
)
start &552
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20438,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20439,0
va (VaSet
isHidden 1
)
xt "-11000,136200,-8000,137000"
st "rst_n"
blo "-11000,136800"
tm "WireNameMgr"
)
)
on &87
)
*911 (Wire
uid 20440,0
shape (OrthoPolyLine
uid 20441,0
va (VaSet
vasetType 3
)
xt "-9250,136000,-7000,136000"
pts [
"-7000,136000"
"-9250,136000"
]
)
end &554
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20446,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20447,0
va (VaSet
isHidden 1
)
xt "-12000,135200,-10000,136000"
st "clk"
blo "-12000,135800"
tm "WireNameMgr"
)
)
on &66
)
*912 (Wire
uid 20448,0
shape (OrthoPolyLine
uid 20449,0
va (VaSet
vasetType 3
)
xt "-36999,123000,-31750,123000"
pts [
"-36999,123000"
"-31750,123000"
]
)
start &804
end &562
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20454,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20455,0
va (VaSet
isHidden 1
)
xt "-32250,122200,-24750,123000"
st "ProcRdAck_dds"
blo "-32250,122800"
tm "WireNameMgr"
)
)
on &279
)
*913 (Wire
uid 20456,0
shape (OrthoPolyLine
uid 20457,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,119000,-31750,119000"
pts [
"-36999,119000"
"-31750,119000"
]
)
start &800
end &558
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20462,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20463,0
va (VaSet
isHidden 1
)
xt "-32250,118200,-23750,119000"
st "ProcDataOut_dds"
blo "-32250,118800"
tm "WireNameMgr"
)
)
on &263
)
*914 (Wire
uid 20464,0
shape (OrthoPolyLine
uid 20465,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,117000,-31750,117000"
pts [
"-31750,117000"
"-36999,117000"
]
)
start &556
end &798
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20470,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20471,0
va (VaSet
isHidden 1
)
xt "-37750,116200,-30750,117000"
st "ProcAddr_mst"
blo "-37750,116800"
tm "WireNameMgr"
)
)
on &237
)
*915 (Wire
uid 20472,0
shape (OrthoPolyLine
uid 20473,0
va (VaSet
vasetType 3
)
xt "-36999,122000,-31750,122000"
pts [
"-36999,122000"
"-31750,122000"
]
)
start &803
end &561
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20478,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20479,0
va (VaSet
isHidden 1
)
xt "-32250,121200,-24750,122000"
st "ProcWrAck_dds"
blo "-32250,121800"
tm "WireNameMgr"
)
)
on &293
)
*916 (Wire
uid 20480,0
shape (OrthoPolyLine
uid 20481,0
va (VaSet
vasetType 3
)
xt "-36999,120000,-31750,120000"
pts [
"-36999,120000"
"-31750,120000"
]
)
start &801
end &559
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20486,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20487,0
va (VaSet
isHidden 1
)
xt "-32250,119200,-26250,120000"
st "ProcCs_dds"
blo "-32250,119800"
tm "WireNameMgr"
)
)
on &246
)
*917 (Wire
uid 20488,0
shape (OrthoPolyLine
uid 20489,0
va (VaSet
vasetType 3
)
xt "-36999,121000,-31750,121000"
pts [
"-31750,121000"
"-36999,121000"
]
)
start &560
end &802
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20494,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20495,0
va (VaSet
isHidden 1
)
xt "-37750,120200,-31250,121000"
st "ProcRNW_mst"
blo "-37750,120800"
tm "WireNameMgr"
)
)
on &239
)
*918 (Wire
uid 20496,0
shape (OrthoPolyLine
uid 20497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,118000,-31750,118000"
pts [
"-31750,118000"
"-36999,118000"
]
)
start &557
end &799
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20502,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20503,0
va (VaSet
isHidden 1
)
xt "-39750,117200,-31750,118000"
st "ProcDataIn_mst"
blo "-39750,117800"
tm "WireNameMgr"
)
)
on &238
)
*919 (Wire
uid 20552,0
shape (OrthoPolyLine
uid 20553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-36999,125000,-31750,125000"
pts [
"-31750,125000"
"-36999,125000"
]
)
start &570
end &805
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20554,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20555,0
va (VaSet
isHidden 1
)
xt "-40750,124200,-34150,125400"
st "dds_phase_err"
blo "-40750,125200"
tm "WireNameMgr"
)
)
on &305
)
*920 (Wire
uid 20848,0
shape (OrthoPolyLine
uid 20849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37000,82000,-31750,82000"
pts [
"-31750,82000"
"-34000,82000"
"-37000,82000"
]
)
start &411
end &807
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20854,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20855,0
va (VaSet
isHidden 1
)
xt "-39750,81200,-31750,82000"
st "ProcDataIn_mst"
blo "-39750,81800"
tm "WireNameMgr"
)
)
on &238
)
*921 (Wire
uid 20856,0
shape (OrthoPolyLine
uid 20857,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37000,81000,-31750,81000"
pts [
"-31750,81000"
"-34000,81000"
"-37000,81000"
]
)
start &410
end &806
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20862,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20863,0
va (VaSet
isHidden 1
)
xt "-37750,80200,-30750,81000"
st "ProcAddr_mst"
blo "-37750,80800"
tm "WireNameMgr"
)
)
on &237
)
*922 (Wire
uid 20864,0
shape (OrthoPolyLine
uid 20865,0
va (VaSet
vasetType 3
)
xt "-37000,87000,-31750,87000"
pts [
"-31750,87000"
"-34000,87000"
"-37000,87000"
]
)
start &416
end &812
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20870,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20871,0
va (VaSet
isHidden 1
)
xt "-38750,86200,-30750,87000"
st "ProcRdAck_temp"
blo "-38750,86800"
tm "WireNameMgr"
)
)
on &289
)
*923 (Wire
uid 20872,0
shape (OrthoPolyLine
uid 20873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37000,83000,-31750,83000"
pts [
"-31750,83000"
"-34000,83000"
"-37000,83000"
]
)
start &412
end &808
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20878,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20879,0
va (VaSet
isHidden 1
)
xt "-39750,82200,-30750,83000"
st "ProcDataOut_temp"
blo "-39750,82800"
tm "WireNameMgr"
)
)
on &273
)
*924 (Wire
uid 20880,0
shape (OrthoPolyLine
uid 20881,0
va (VaSet
vasetType 3
)
xt "-37000,86000,-31750,86000"
pts [
"-31750,86000"
"-34000,86000"
"-37000,86000"
]
)
start &415
end &811
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20886,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20887,0
va (VaSet
isHidden 1
)
xt "-38750,85200,-30750,86000"
st "ProcWrAck_temp"
blo "-38750,85800"
tm "WireNameMgr"
)
)
on &303
)
*925 (Wire
uid 20888,0
shape (OrthoPolyLine
uid 20889,0
va (VaSet
vasetType 3
)
xt "-37000,84000,-31750,84000"
pts [
"-31750,84000"
"-37000,84000"
]
)
start &413
end &809
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20894,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20895,0
va (VaSet
isHidden 1
)
xt "-36750,83200,-30250,84000"
st "ProcCs_temp"
blo "-36750,83800"
tm "WireNameMgr"
)
)
on &258
)
*926 (Wire
uid 20896,0
shape (OrthoPolyLine
uid 20897,0
va (VaSet
vasetType 3
)
xt "-37000,85000,-31750,85000"
pts [
"-31750,85000"
"-37000,85000"
]
)
start &414
end &810
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20902,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20903,0
va (VaSet
isHidden 1
)
xt "-37750,84200,-31250,85000"
st "ProcRNW_mst"
blo "-37750,84800"
tm "WireNameMgr"
)
)
on &239
)
*927 (Wire
uid 21179,0
shape (OrthoPolyLine
uid 21180,0
va (VaSet
vasetType 3
)
xt "-40250,76000,-39000,76000"
pts [
"-40250,76000"
"-39000,76000"
]
)
start &502
end &813
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21181,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21182,0
va (VaSet
isHidden 1
)
xt "-38250,75200,-31750,76000"
st "ProcCs_temp"
blo "-38250,75800"
tm "WireNameMgr"
)
)
on &258
)
*928 (Wire
uid 21191,0
shape (OrthoPolyLine
uid 21192,0
va (VaSet
vasetType 3
)
xt "-40250,77000,-39000,77000"
pts [
"-40250,77000"
"-39000,77000"
]
)
start &503
end &814
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21193,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21194,0
va (VaSet
isHidden 1
)
xt "-38250,76200,-32250,77000"
st "ProcCs_dds"
blo "-38250,76800"
tm "WireNameMgr"
)
)
on &246
)
*929 (Wire
uid 21203,0
shape (OrthoPolyLine
uid 21204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,87000,-39000,87000"
pts [
"-40250,87000"
"-39000,87000"
]
)
start &504
end &815
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21205,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21206,0
va (VaSet
isHidden 1
)
xt "-38250,86200,-29250,87000"
st "ProcDataOut_temp"
blo "-38250,86800"
tm "WireNameMgr"
)
)
on &273
)
*930 (Wire
uid 21215,0
shape (OrthoPolyLine
uid 21216,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40250,88000,-39000,88000"
pts [
"-40250,88000"
"-39000,88000"
]
)
start &505
end &816
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21217,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21218,0
va (VaSet
isHidden 1
)
xt "-38250,87200,-29750,88000"
st "ProcDataOut_dds"
blo "-38250,87800"
tm "WireNameMgr"
)
)
on &263
)
*931 (Wire
uid 21227,0
shape (OrthoPolyLine
uid 21228,0
va (VaSet
vasetType 3
)
xt "-40250,98000,-39000,98000"
pts [
"-40250,98000"
"-39000,98000"
]
)
start &508
end &817
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21229,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21230,0
va (VaSet
isHidden 1
)
xt "-38250,97200,-30250,98000"
st "ProcWrAck_temp"
blo "-38250,97800"
tm "WireNameMgr"
)
)
on &303
)
*932 (Wire
uid 21239,0
shape (OrthoPolyLine
uid 21240,0
va (VaSet
vasetType 3
)
xt "-40250,99000,-39000,99000"
pts [
"-40250,99000"
"-39000,99000"
]
)
start &509
end &818
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21241,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21242,0
va (VaSet
isHidden 1
)
xt "-38250,98200,-30750,99000"
st "ProcWrAck_dds"
blo "-38250,98800"
tm "WireNameMgr"
)
)
on &293
)
*933 (Wire
uid 21263,0
shape (OrthoPolyLine
uid 21264,0
va (VaSet
vasetType 3
)
xt "-40250,109000,-39000,109000"
pts [
"-40250,109000"
"-39000,109000"
]
)
start &506
end &819
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21265,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21266,0
va (VaSet
isHidden 1
)
xt "-38250,108200,-30250,109000"
st "ProcRdAck_temp"
blo "-38250,108800"
tm "WireNameMgr"
)
)
on &289
)
*934 (Wire
uid 21275,0
shape (OrthoPolyLine
uid 21276,0
va (VaSet
vasetType 3
)
xt "-40250,110000,-39000,110000"
pts [
"-40250,110000"
"-39000,110000"
]
)
start &507
end &820
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21277,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21278,0
va (VaSet
isHidden 1
)
xt "-38250,109200,-30750,110000"
st "ProcRdAck_dds"
blo "-38250,109800"
tm "WireNameMgr"
)
)
on &279
)
*935 (Wire
uid 21704,0
shape (OrthoPolyLine
uid 21705,0
va (VaSet
vasetType 3
)
xt "-9250,125000,-4000,125000"
pts [
"-9250,125000"
"-4000,125000"
]
)
start &578
end &514
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21706,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21707,0
va (VaSet
isHidden 1
)
xt "-8250,124200,-2250,125000"
st "dds_pwr_dw"
blo "-8250,124800"
tm "WireNameMgr"
)
)
on &513
)
*936 (Wire
uid 21716,0
shape (OrthoPolyLine
uid 21717,0
va (VaSet
vasetType 3
)
xt "-9250,126000,-4000,126000"
pts [
"-9250,126000"
"-4000,126000"
]
)
start &577
end &516
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21718,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21719,0
va (VaSet
isHidden 1
)
xt "-7250,125200,-3250,126000"
st "dds_rst"
blo "-7250,125800"
tm "WireNameMgr"
)
)
on &515
)
*937 (Wire
uid 22032,0
shape (OrthoPolyLine
uid 22033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76000,52000,80250,52000"
pts [
"80250,52000"
"76000,52000"
]
)
start &547
end &826
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22034,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22035,0
va (VaSet
isHidden 1
)
xt "71250,51200,78750,52000"
st "dds_phase_err"
blo "71250,51800"
tm "WireNameMgr"
)
)
on &305
)
&242
&243
&244
&245
&247
&248
&249
&251
&252
&253
&255
&257
&259
&260
&261
&262
&264
&265
&266
&268
&269
&270
&272
&274
&275
&276
&277
&278
&280
&281
&282
&284
&285
&286
&288
&290
&291
&292
&294
&295
&296
&298
&299
&300
&302
&304
*938 (Wire
uid 23169,0
shape (OrthoPolyLine
uid 23170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-9250,123000,-4000,123000"
pts [
"-9250,123000"
"-4000,123000"
]
)
end &582
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23174,0
va (VaSet
isHidden 1
)
xt "-7250,122200,-4250,123000"
st "dds_p"
blo "-7250,122800"
tm "WireNameMgr"
)
)
on &583
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *939 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*940 (Text
uid 10,0
va (VaSet
isHidden 1
)
xt "0,0,7000,800"
st "Package List"
blo "0,600"
)
*941 (MLText
uid 11,0
va (VaSet
isHidden 1
)
xt "0,800,15500,8000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library module_fsi_aurora;

library ip_flink;
library ip_temp_if;
library module_dds;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*942 (Text
uid 13,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,30500,1100"
st "Compiler Directives"
blo "20000,800"
)
*943 (Text
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,32500,2200"
st "Pre-module directives:"
blo "20000,1900"
)
*944 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2200,30500,3800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*945 (Text
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,3800,33000,4900"
st "Post-module directives:"
blo "20000,4600"
)
*946 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*947 (Text
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,4900,32500,6000"
st "End-module directives:"
blo "20000,5700"
)
*948 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "617,422,2539,1470"
viewArea "-24006,98222,49014,136672"
cachedDiagramExtent "-80000,-331000,127000,298000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 23178,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2700,1000"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "1000,1000,4500,2100"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*949 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,3350,6500,4450"
st "<library>"
blo "1500,4150"
tm "BdLibraryNameMgr"
)
*950 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,4450,5500,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*951 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,5550,3500,6650"
st "i_0"
blo "1500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1500,13350,1500,13350"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*952 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
)
*953 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "MWComponent"
blo "750,5250"
)
*954 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*955 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
tm "BdLibraryNameMgr"
)
*956 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "SaComponent"
blo "750,5250"
tm "CptNameMgr"
)
*957 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*958 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,3350,4250,4450"
st "Library"
blo "250,4150"
)
*959 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,4450,7750,5550"
st "VhdlComponent"
blo "250,5250"
)
*960 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,5550,2250,6650"
st "i_0"
blo "250,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6750,1350,-6750,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*961 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,3350,3500,4450"
st "Library"
blo "-500,4150"
)
*962 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,4450,8500,5550"
st "VerilogComponent"
blo "-500,5250"
)
*963 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,5550,1500,6650"
st "i_0"
blo "-500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1350,-7500,1350"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*964 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,3900,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*965 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,5000,4000,6100"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2700,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,-550,500,550"
st "G"
blo "-500,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,2500,800"
st "sig0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,800"
st "dbus0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4000,800"
st "bundle0"
blo "0,600"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,800,1500,1600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,15500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*966 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*967 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,9500,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*968 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*969 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-17100,28000,-16000"
st "Declarations"
blo "21000,-16300"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-16000,24500,-14900"
st "Ports:"
blo "21000,-15200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-17100,26000,-16000"
st "Pre User:"
blo "21000,-16300"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "21000,-17100,72500,-12300"
st "constant c_number: std_logic_vector(7 downto 0) := std_logic_vector(to_unsigned(g_fpga_number, 8));
constant c_mayor: std_logic_vector(3 downto 0) := std_logic_vector(to_unsigned(g_fpga_mayor, 4));
constant c_minor: std_logic_vector(3 downto 0) := std_logic_vector(to_unsigned(g_fpga_minor, 4));
constant c_rev: std_logic_vector(7 downto 0) := std_logic_vector(to_unsigned(g_fpga_rev, 8));

constant c_version: std_logic_vector(31 downto 0) := X\"00\" & c_number & c_mayor & c_minor & c_rev;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-14900,30000,-13800"
st "Diagram Signals:"
blo "21000,-14100"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "21000,-17100,27000,-16000"
st "Post User:"
blo "21000,-16300"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "21000,-17100,21000,-17100"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 324,0
usingSuid 1
emptyRow *970 (LEmptyRow
)
uid 22,0
optionalChildren [
*971 (RefLabelRowHdr
)
*972 (TitleRowHdr
)
*973 (FilterRowHdr
)
*974 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*975 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*976 (GroupColHdr
tm "GroupColHdrMgr"
)
*977 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*978 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*979 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*980 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*981 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*982 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*983 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_eth"
t "std_logic"
o 10
suid 4,0
)
)
uid 1547,0
)
*984 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_enable"
t "std_logic"
o 123
suid 57,0
)
)
uid 1629,0
)
*985 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_sel"
t "std_logic"
o 124
suid 58,0
)
)
uid 1631,0
)
*986 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_sel"
t "std_logic"
o 130
suid 60,0
)
)
uid 1635,0
)
*987 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_encryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 78
suid 65,0
)
)
uid 1645,0
)
*988 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_encryp"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
uid 1647,0
)
*989 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ProcWrAck_encryp"
t "std_logic"
o 100
suid 68,0
)
)
uid 1651,0
)
*990 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ProcRdAck_encryp"
t "std_logic"
o 90
suid 69,0
)
)
uid 1653,0
)
*991 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_decryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 77
suid 73,0
)
)
uid 1659,0
)
*992 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_decryp"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 74,0
)
)
uid 1661,0
)
*993 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ProcWrAck_decryp"
t "std_logic"
o 99
suid 76,0
)
)
uid 1665,0
)
*994 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ProcRdAck_decryp"
t "std_logic"
o 89
suid 77,0
)
)
uid 1667,0
)
*995 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 80
suid 87,0
)
)
uid 2207,0
)
*996 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 81
suid 90,0
)
)
uid 2213,0
)
*997 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 37
suid 99,0
)
)
uid 2413,0
)
*998 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "mii_md"
t "std_logic"
o 55
suid 100,0
)
)
uid 2415,0
)
*999 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 48
suid 101,0
)
)
uid 2417,0
)
*1000 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "rgmii_md"
t "std_logic"
o 56
suid 102,0
)
)
uid 2419,0
)
*1001 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_clk"
t "std_logic"
o 50
suid 103,0
)
)
uid 2421,0
)
*1002 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_ctl"
t "std_logic"
o 51
suid 104,0
)
)
uid 2423,0
)
*1003 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 52
suid 105,0
)
)
uid 2425,0
)
*1004 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_clk"
t "std_logic"
o 21
suid 107,0
i "'0'"
)
)
uid 2427,0
)
*1005 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_ctl"
t "std_logic"
o 22
suid 108,0
)
)
uid 2429,0
)
*1006 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 109,0
)
)
uid 2431,0
)
*1007 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 110,0
)
)
uid 2433,0
)
*1008 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_dv"
t "std_logic"
o 18
suid 111,0
)
)
uid 2435,0
)
*1009 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_er"
t "std_logic"
o 19
suid 112,0
)
)
uid 2437,0
)
*1010 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_col"
t "std_logic"
o 15
suid 113,0
)
)
uid 2439,0
)
*1011 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_crs"
t "std_logic"
o 16
suid 114,0
)
)
uid 2441,0
)
*1012 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_clk"
t "std_logic"
o 14
suid 115,0
i "'0'"
)
)
uid 2443,0
)
*1013 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 39
suid 116,0
)
)
uid 2445,0
)
*1014 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mii_tx_en"
t "std_logic"
o 40
suid 117,0
)
)
uid 2447,0
)
*1015 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_tx_clk"
t "std_logic"
o 20
suid 118,0
)
)
uid 2449,0
)
*1016 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "TXP"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 128,0
)
)
uid 2999,0
)
*1017 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "TXN"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 129,0
)
)
uid 3001,0
)
*1018 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "RXP"
t "std_logic"
prec "-- GTX Serial I/O"
preAdd 0
posAdd 0
o 6
suid 130,0
)
)
uid 3003,0
)
*1019 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "RXN"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 131,0
)
)
uid 3005,0
)
*1020 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 7
suid 136,0
)
)
uid 3185,0
)
*1021 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_mii"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 147,0
)
)
uid 5348,0
)
*1022 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRNW_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 150,0
)
)
uid 5354,0
)
*1023 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 151,0
)
)
uid 5356,0
)
*1024 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 152,0
)
)
uid 5358,0
)
*1025 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 153,0
)
)
uid 5360,0
)
*1026 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 154,0
)
)
uid 5362,0
)
*1027 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_core"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
suid 157,0
)
)
uid 5368,0
)
*1028 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_core"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 158,0
)
)
uid 5370,0
)
*1029 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_enable"
t "std_logic"
o 129
suid 161,0
)
)
uid 5875,0
)
*1030 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 162,0
)
)
uid 5992,0
)
*1031 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 163,0
)
)
uid 5994,0
)
*1032 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 24
suid 164,0
)
)
uid 6471,0
)
*1033 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_aurora"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 74
suid 167,0
)
)
uid 6477,0
)
*1034 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_aurora"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 168,0
)
)
uid 6479,0
)
*1035 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ProcWrAck_aurora"
t "std_logic"
o 96
suid 170,0
)
)
uid 6483,0
)
*1036 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ProcRdAck_aurora"
t "std_logic"
o 86
suid 171,0
)
)
uid 6485,0
)
*1037 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_bypass"
t "std_logic"
o 117
suid 172,0
)
)
uid 6959,0
)
*1038 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 131
suid 174,0
)
)
uid 6961,0
)
*1039 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 132
suid 175,0
)
)
uid 6963,0
)
*1040 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 134
suid 176,0
)
)
uid 6965,0
)
*1041 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_tx_tready"
t "std_logic"
o 133
suid 177,0
)
)
uid 6967,0
)
*1042 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_tdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--! Word read from memory"
o 125
suid 178,0
)
)
uid 6969,0
)
*1043 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 126
suid 179,0
)
)
uid 6971,0
)
*1044 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 128
suid 180,0
)
)
uid 6973,0
)
*1045 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "eth_rx_tready"
t "std_logic"
o 127
suid 182,0
)
)
uid 6975,0
)
*1046 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_bypass"
t "std_logic"
o 107
suid 183,0
)
)
uid 6977,0
)
*1047 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_enable"
t "std_logic"
o 108
suid 184,0
)
)
uid 7225,0
)
*1048 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_tdata"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 120
suid 185,0
)
)
uid 7227,0
)
*1049 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_tvalid"
t "std_logic"
eolc "-- data valid"
preAdd 0
posAdd 0
o 122
suid 186,0
)
)
uid 7229,0
)
*1050 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_tready"
t "std_logic"
preAdd 0
posAdd 0
o 121
suid 187,0
)
)
uid 7231,0
)
*1051 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 109
suid 188,0
)
)
uid 7233,0
)
*1052 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_tvalid"
t "std_logic"
o 111
suid 189,0
)
)
uid 7235,0
)
*1053 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "decryp_tready"
t "std_logic"
o 110
suid 190,0
)
)
uid 7237,0
)
*1054 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "demux_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 112
suid 191,0
)
)
uid 7239,0
)
*1055 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "demux_tvalid"
t "std_logic"
o 114
suid 192,0
)
)
uid 7241,0
)
*1056 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "demux_tready"
t "std_logic"
o 113
suid 193,0
)
)
uid 7243,0
)
*1057 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_enable"
t "std_logic"
o 118
suid 194,0
)
)
uid 7570,0
)
*1058 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "encryp_newkey"
t "std_logic"
o 119
suid 195,0
)
)
uid 7572,0
)
*1059 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fl_pmec_sync_out"
t "std_logic"
o 136
suid 196,0
)
)
uid 7574,0
)
*1060 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pn_code_gen_trck_st_in"
t "std_logic_vector"
b "(1 downto 0)"
o 140
suid 197,0
)
)
uid 7576,0
)
*1061 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fl_pmec_sync_in"
t "std_logic"
o 135
suid 198,0
)
)
uid 7578,0
)
*1062 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mux_tdata"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 137
suid 199,0
)
)
uid 8406,0
)
*1063 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mux_tvalid"
t "std_logic"
o 139
suid 200,0
)
)
uid 8408,0
)
*1064 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "mux_tready"
t "std_logic"
o 138
suid 201,0
)
)
uid 8410,0
)
*1065 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_aurora"
t "std_ulogic"
o 8
suid 207,0
i "'0'"
)
)
uid 9307,0
)
*1066 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_rst_n"
t "std_logic"
o 49
suid 210,0
)
)
uid 9492,0
)
*1067 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_cfg"
t "std_logic"
o 47
suid 211,0
)
)
uid 9494,0
)
*1068 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mii_rst_n"
t "std_logic"
o 38
suid 214,0
)
)
uid 9496,0
)
*1069 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_dly"
t "std_logic"
o 9
suid 217,0
)
)
uid 10132,0
)
*1070 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "enable_fsi_tx"
t "std_logic"
o 116
suid 218,0
)
)
uid 12364,0
)
*1071 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "enable_fsi_rx"
t "std_logic"
o 115
suid 219,0
)
)
uid 12366,0
)
*1072 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sel_adt_gdt"
t "std_logic"
o 142
suid 222,0
)
)
uid 14251,0
)
*1073 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "profile_cfg"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 141
suid 223,0
)
)
uid 14261,0
)
*1074 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcAddr_mst"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 61
suid 224,0
)
)
uid 16017,0
)
*1075 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataIn_mst"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 73
suid 225,0
)
)
uid 16019,0
)
*1076 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRNW_mst"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 84
suid 226,0
)
)
uid 16021,0
)
*1077 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_mst"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 228,0
)
)
uid 16023,0
)
*1078 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_srv"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 235,0
)
)
uid 16037,0
)
*1079 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 236,0
)
)
uid 16039,0
)
*1080 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_srv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 82
suid 240,0
)
)
uid 16047,0
)
*1081 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_srv"
t "std_logic"
preAdd 0
posAdd 0
o 104
suid 247,0
)
)
uid 16718,0
)
*1082 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_srv"
t "std_logic"
o 94
suid 255,0
)
)
uid 16732,0
)
*1083 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size+g_slave_bus_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 262,0
)
)
uid 16746,0
)
*1084 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 263,0
)
)
uid 16748,0
)
*1085 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 25
suid 264,0
)
)
uid 16750,0
)
*1086 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 265,0
)
)
uid 16752,0
)
*1087 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 266,0
)
)
uid 16754,0
)
*1088 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 267,0
)
)
uid 16756,0
)
*1089 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 268,0
)
)
uid 16758,0
)
*1090 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "data_n"
t "std_logic"
o 53
suid 278,0
)
)
uid 18690,0
)
*1091 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "strobe_n"
t "std_logic"
o 57
suid 279,0
)
)
uid 18692,0
)
*1092 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "strobe_p"
t "std_logic"
o 58
suid 280,0
)
)
uid 18694,0
)
*1093 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_flink"
t "std_logic"
o 91
suid 281,0
)
)
uid 18696,0
)
*1094 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_flink"
t "std_logic"
o 101
suid 282,0
)
)
uid 18834,0
)
*1095 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_flink"
t "std_logic"
o 67
suid 283,0
)
)
uid 18836,0
)
*1096 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_flink"
t "std_logic_vector"
b "(31 downto 0)"
o 79
suid 284,0
)
)
uid 18838,0
)
*1097 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "data_p"
t "std_logic"
o 54
suid 285,0
)
)
uid 18840,0
)
*1098 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "temp_scl"
t "std_logic"
o 59
suid 288,0
)
)
uid 20131,0
)
*1099 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "temp_sda"
t "std_logic"
o 60
suid 289,0
)
)
uid 20133,0
)
*1100 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_cs_n"
t "std_logic"
o 30
suid 290,0
)
)
uid 20562,0
)
*1101 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_sclk"
t "std_logic"
o 33
suid 291,0
)
)
uid 20564,0
)
*1102 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_sdio_0"
t "std_logic"
o 34
suid 292,0
)
)
uid 20566,0
)
*1103 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dds_sdio_1"
t "std_logic"
o 12
suid 293,0
)
)
uid 20568,0
)
*1104 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dds_sdio_2"
t "std_logic"
o 13
suid 294,0
)
)
uid 20570,0
)
*1105 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_sdio_3"
t "std_logic"
o 35
suid 295,0
)
)
uid 20572,0
)
*1106 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_update"
t "std_logic"
o 36
suid 297,0
)
)
uid 20576,0
)
*1107 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pw_dw_clk_adc_bot_n"
t "std_logic"
o 41
suid 298,0
)
)
uid 20578,0
)
*1108 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pw_dw_clk_adc_top_n"
t "std_logic"
o 42
suid 299,0
)
)
uid 20580,0
)
*1109 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pw_dw_clk_dac_bot_n"
t "std_logic"
o 43
suid 300,0
)
)
uid 20582,0
)
*1110 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pw_dw_clk_dac_top_n"
t "std_logic"
o 44
suid 301,0
)
)
uid 20584,0
)
*1111 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pw_dw_ref_fre_rx_n"
t "std_logic"
o 45
suid 302,0
)
)
uid 20586,0
)
*1112 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pw_dw_ref_fre_tx_n"
t "std_logic"
o 46
suid 303,0
)
)
uid 20588,0
)
*1113 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_dds"
t "std_logic_vector"
b "(31 downto 0)"
o 76
suid 304,0
)
)
uid 20590,0
)
*1114 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_dds"
t "std_logic"
o 64
suid 305,0
)
)
uid 20592,0
)
*1115 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_dds"
t "std_logic"
o 98
suid 306,0
)
)
uid 20594,0
)
*1116 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_dds"
t "std_logic"
o 88
suid 307,0
)
)
uid 20596,0
)
*1117 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dds_phase_err"
t "std_logic_vector"
b "(5 downto 0)"
o 106
suid 308,0
)
)
uid 20598,0
)
*1118 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcDataOut_temp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 83
suid 309,0
)
)
uid 20950,0
)
*1119 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcCs_temp"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 310,0
)
)
uid 20952,0
)
*1120 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcWrAck_temp"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 311,0
)
)
uid 20954,0
)
*1121 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ProcRdAck_temp"
t "std_logic"
o 95
suid 312,0
)
)
uid 20956,0
)
*1122 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_pwr_dw"
t "std_logic"
eolc "-- Power down DDS"
preAdd 0
posAdd 0
o 31
suid 321,0
)
)
uid 21726,0
)
*1123 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dds_rst"
t "std_logic"
eolc "-- Reset DDS"
posAdd 0
o 32
suid 322,0
)
)
uid 21728,0
)
*1124 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dds_p"
t "std_logic_vector"
b "(3 downto 0)"
o 142
suid 324,0
)
)
uid 23177,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*1125 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *1126 (MRCItem
litem &970
pos 142
dimension 20
)
uid 37,0
optionalChildren [
*1127 (MRCItem
litem &971
pos 0
dimension 20
uid 38,0
)
*1128 (MRCItem
litem &972
pos 1
dimension 23
uid 39,0
)
*1129 (MRCItem
litem &973
pos 2
hidden 1
dimension 20
uid 40,0
)
*1130 (MRCItem
litem &983
pos 3
dimension 20
uid 1548,0
)
*1131 (MRCItem
litem &984
pos 97
dimension 20
uid 1630,0
)
*1132 (MRCItem
litem &985
pos 98
dimension 20
uid 1632,0
)
*1133 (MRCItem
litem &986
pos 99
dimension 20
uid 1636,0
)
*1134 (MRCItem
litem &987
pos 31
dimension 20
uid 1646,0
)
*1135 (MRCItem
litem &988
pos 29
dimension 20
uid 1648,0
)
*1136 (MRCItem
litem &989
pos 30
dimension 20
uid 1652,0
)
*1137 (MRCItem
litem &990
pos 32
dimension 20
uid 1654,0
)
*1138 (MRCItem
litem &991
pos 35
dimension 20
uid 1660,0
)
*1139 (MRCItem
litem &992
pos 33
dimension 20
uid 1662,0
)
*1140 (MRCItem
litem &993
pos 34
dimension 20
uid 1666,0
)
*1141 (MRCItem
litem &994
pos 36
dimension 20
uid 1668,0
)
*1142 (MRCItem
litem &995
pos 39
dimension 20
uid 2208,0
)
*1143 (MRCItem
litem &996
pos 44
dimension 20
uid 2214,0
)
*1144 (MRCItem
litem &997
pos 54
dimension 20
uid 2414,0
)
*1145 (MRCItem
litem &998
pos 55
dimension 20
uid 2416,0
)
*1146 (MRCItem
litem &999
pos 56
dimension 20
uid 2418,0
)
*1147 (MRCItem
litem &1000
pos 57
dimension 20
uid 2420,0
)
*1148 (MRCItem
litem &1001
pos 58
dimension 20
uid 2422,0
)
*1149 (MRCItem
litem &1002
pos 59
dimension 20
uid 2424,0
)
*1150 (MRCItem
litem &1003
pos 60
dimension 20
uid 2426,0
)
*1151 (MRCItem
litem &1004
pos 61
dimension 20
uid 2428,0
)
*1152 (MRCItem
litem &1005
pos 62
dimension 20
uid 2430,0
)
*1153 (MRCItem
litem &1006
pos 63
dimension 20
uid 2432,0
)
*1154 (MRCItem
litem &1007
pos 64
dimension 20
uid 2434,0
)
*1155 (MRCItem
litem &1008
pos 65
dimension 20
uid 2436,0
)
*1156 (MRCItem
litem &1009
pos 66
dimension 20
uid 2438,0
)
*1157 (MRCItem
litem &1010
pos 67
dimension 20
uid 2440,0
)
*1158 (MRCItem
litem &1011
pos 68
dimension 20
uid 2442,0
)
*1159 (MRCItem
litem &1012
pos 69
dimension 20
uid 2444,0
)
*1160 (MRCItem
litem &1013
pos 70
dimension 20
uid 2446,0
)
*1161 (MRCItem
litem &1014
pos 71
dimension 20
uid 2448,0
)
*1162 (MRCItem
litem &1015
pos 72
dimension 20
uid 2450,0
)
*1163 (MRCItem
litem &1016
pos 5
dimension 20
uid 3000,0
)
*1164 (MRCItem
litem &1017
pos 6
dimension 20
uid 3002,0
)
*1165 (MRCItem
litem &1018
pos 7
dimension 20
uid 3004,0
)
*1166 (MRCItem
litem &1019
pos 8
dimension 20
uid 3006,0
)
*1167 (MRCItem
litem &1020
pos 0
dimension 20
uid 3186,0
)
*1168 (MRCItem
litem &1021
pos 37
dimension 20
uid 5349,0
)
*1169 (MRCItem
litem &1022
pos 42
dimension 20
uid 5355,0
)
*1170 (MRCItem
litem &1023
pos 38
dimension 20
uid 5357,0
)
*1171 (MRCItem
litem &1024
pos 40
dimension 20
uid 5359,0
)
*1172 (MRCItem
litem &1025
pos 43
dimension 20
uid 5361,0
)
*1173 (MRCItem
litem &1026
pos 45
dimension 20
uid 5363,0
)
*1174 (MRCItem
litem &1027
pos 47
dimension 20
uid 5369,0
)
*1175 (MRCItem
litem &1028
pos 46
dimension 20
uid 5371,0
)
*1176 (MRCItem
litem &1029
pos 100
dimension 20
uid 5876,0
)
*1177 (MRCItem
litem &1030
pos 49
dimension 20
uid 5993,0
)
*1178 (MRCItem
litem &1031
pos 48
dimension 20
uid 5995,0
)
*1179 (MRCItem
litem &1032
pos 2
dimension 20
uid 6472,0
)
*1180 (MRCItem
litem &1033
pos 52
dimension 20
uid 6478,0
)
*1181 (MRCItem
litem &1034
pos 50
dimension 20
uid 6480,0
)
*1182 (MRCItem
litem &1035
pos 51
dimension 20
uid 6484,0
)
*1183 (MRCItem
litem &1036
pos 53
dimension 20
uid 6486,0
)
*1184 (MRCItem
litem &1037
pos 101
dimension 20
uid 6960,0
)
*1185 (MRCItem
litem &1038
pos 102
dimension 20
uid 6962,0
)
*1186 (MRCItem
litem &1039
pos 103
dimension 20
uid 6964,0
)
*1187 (MRCItem
litem &1040
pos 104
dimension 20
uid 6966,0
)
*1188 (MRCItem
litem &1041
pos 105
dimension 20
uid 6968,0
)
*1189 (MRCItem
litem &1042
pos 106
dimension 20
uid 6970,0
)
*1190 (MRCItem
litem &1043
pos 107
dimension 20
uid 6972,0
)
*1191 (MRCItem
litem &1044
pos 108
dimension 20
uid 6974,0
)
*1192 (MRCItem
litem &1045
pos 109
dimension 20
uid 6976,0
)
*1193 (MRCItem
litem &1046
pos 110
dimension 20
uid 6978,0
)
*1194 (MRCItem
litem &1047
pos 111
dimension 20
uid 7226,0
)
*1195 (MRCItem
litem &1048
pos 112
dimension 20
uid 7228,0
)
*1196 (MRCItem
litem &1049
pos 113
dimension 20
uid 7230,0
)
*1197 (MRCItem
litem &1050
pos 114
dimension 20
uid 7232,0
)
*1198 (MRCItem
litem &1051
pos 115
dimension 20
uid 7234,0
)
*1199 (MRCItem
litem &1052
pos 116
dimension 20
uid 7236,0
)
*1200 (MRCItem
litem &1053
pos 117
dimension 20
uid 7238,0
)
*1201 (MRCItem
litem &1054
pos 118
dimension 20
uid 7240,0
)
*1202 (MRCItem
litem &1055
pos 119
dimension 20
uid 7242,0
)
*1203 (MRCItem
litem &1056
pos 120
dimension 20
uid 7244,0
)
*1204 (MRCItem
litem &1057
pos 121
dimension 20
uid 7571,0
)
*1205 (MRCItem
litem &1058
pos 122
dimension 20
uid 7573,0
)
*1206 (MRCItem
litem &1059
pos 123
dimension 20
uid 7575,0
)
*1207 (MRCItem
litem &1060
pos 124
dimension 20
uid 7577,0
)
*1208 (MRCItem
litem &1061
pos 125
dimension 20
uid 7579,0
)
*1209 (MRCItem
litem &1062
pos 126
dimension 20
uid 8407,0
)
*1210 (MRCItem
litem &1063
pos 127
dimension 20
uid 8409,0
)
*1211 (MRCItem
litem &1064
pos 128
dimension 20
uid 8411,0
)
*1212 (MRCItem
litem &1065
pos 1
dimension 20
uid 9308,0
)
*1213 (MRCItem
litem &1066
pos 73
dimension 20
uid 9493,0
)
*1214 (MRCItem
litem &1067
pos 74
dimension 20
uid 9495,0
)
*1215 (MRCItem
litem &1068
pos 75
dimension 20
uid 9497,0
)
*1216 (MRCItem
litem &1069
pos 4
dimension 20
uid 10133,0
)
*1217 (MRCItem
litem &1070
pos 129
dimension 20
uid 12365,0
)
*1218 (MRCItem
litem &1071
pos 130
dimension 20
uid 12367,0
)
*1219 (MRCItem
litem &1072
pos 131
dimension 20
uid 14252,0
)
*1220 (MRCItem
litem &1073
pos 132
dimension 20
uid 14262,0
)
*1221 (MRCItem
litem &1074
pos 16
dimension 20
uid 16018,0
)
*1222 (MRCItem
litem &1075
pos 17
dimension 20
uid 16020,0
)
*1223 (MRCItem
litem &1076
pos 18
dimension 20
uid 16022,0
)
*1224 (MRCItem
litem &1077
pos 19
dimension 20
uid 16024,0
)
*1225 (MRCItem
litem &1078
pos 20
dimension 20
uid 16038,0
)
*1226 (MRCItem
litem &1079
pos 41
dimension 20
uid 16040,0
)
*1227 (MRCItem
litem &1080
pos 22
dimension 20
uid 16048,0
)
*1228 (MRCItem
litem &1081
pos 21
dimension 20
uid 16719,0
)
*1229 (MRCItem
litem &1082
pos 23
dimension 20
uid 16733,0
)
*1230 (MRCItem
litem &1083
pos 11
dimension 20
uid 16747,0
)
*1231 (MRCItem
litem &1084
pos 12
dimension 20
uid 16749,0
)
*1232 (MRCItem
litem &1085
pos 14
dimension 20
uid 16751,0
)
*1233 (MRCItem
litem &1086
pos 9
dimension 20
uid 16753,0
)
*1234 (MRCItem
litem &1087
pos 10
dimension 20
uid 16755,0
)
*1235 (MRCItem
litem &1088
pos 13
dimension 20
uid 16757,0
)
*1236 (MRCItem
litem &1089
pos 15
dimension 20
uid 16759,0
)
*1237 (MRCItem
litem &1090
pos 76
dimension 20
uid 18691,0
)
*1238 (MRCItem
litem &1091
pos 77
dimension 20
uid 18693,0
)
*1239 (MRCItem
litem &1092
pos 78
dimension 20
uid 18695,0
)
*1240 (MRCItem
litem &1093
pos 24
dimension 20
uid 18697,0
)
*1241 (MRCItem
litem &1094
pos 25
dimension 20
uid 18835,0
)
*1242 (MRCItem
litem &1095
pos 26
dimension 20
uid 18837,0
)
*1243 (MRCItem
litem &1096
pos 27
dimension 20
uid 18839,0
)
*1244 (MRCItem
litem &1097
pos 79
dimension 20
uid 18841,0
)
*1245 (MRCItem
litem &1098
pos 80
dimension 20
uid 20132,0
)
*1246 (MRCItem
litem &1099
pos 81
dimension 20
uid 20134,0
)
*1247 (MRCItem
litem &1100
pos 82
dimension 20
uid 20563,0
)
*1248 (MRCItem
litem &1101
pos 83
dimension 20
uid 20565,0
)
*1249 (MRCItem
litem &1102
pos 84
dimension 20
uid 20567,0
)
*1250 (MRCItem
litem &1103
pos 85
dimension 20
uid 20569,0
)
*1251 (MRCItem
litem &1104
pos 86
dimension 20
uid 20571,0
)
*1252 (MRCItem
litem &1105
pos 87
dimension 20
uid 20573,0
)
*1253 (MRCItem
litem &1106
pos 88
dimension 20
uid 20577,0
)
*1254 (MRCItem
litem &1107
pos 89
dimension 20
uid 20579,0
)
*1255 (MRCItem
litem &1108
pos 90
dimension 20
uid 20581,0
)
*1256 (MRCItem
litem &1109
pos 91
dimension 20
uid 20583,0
)
*1257 (MRCItem
litem &1110
pos 92
dimension 20
uid 20585,0
)
*1258 (MRCItem
litem &1111
pos 93
dimension 20
uid 20587,0
)
*1259 (MRCItem
litem &1112
pos 94
dimension 20
uid 20589,0
)
*1260 (MRCItem
litem &1113
pos 28
dimension 20
uid 20591,0
)
*1261 (MRCItem
litem &1114
pos 133
dimension 20
uid 20593,0
)
*1262 (MRCItem
litem &1115
pos 134
dimension 20
uid 20595,0
)
*1263 (MRCItem
litem &1116
pos 135
dimension 20
uid 20597,0
)
*1264 (MRCItem
litem &1117
pos 136
dimension 20
uid 20599,0
)
*1265 (MRCItem
litem &1118
pos 137
dimension 20
uid 20951,0
)
*1266 (MRCItem
litem &1119
pos 138
dimension 20
uid 20953,0
)
*1267 (MRCItem
litem &1120
pos 139
dimension 20
uid 20955,0
)
*1268 (MRCItem
litem &1121
pos 140
dimension 20
uid 20957,0
)
*1269 (MRCItem
litem &1122
pos 95
dimension 20
uid 21727,0
)
*1270 (MRCItem
litem &1123
pos 96
dimension 20
uid 21729,0
)
*1271 (MRCItem
litem &1124
pos 141
dimension 20
uid 23178,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 41,0
optionalChildren [
*1272 (MRCItem
litem &974
pos 0
dimension 20
uid 42,0
)
*1273 (MRCItem
litem &976
pos 1
dimension 50
uid 43,0
)
*1274 (MRCItem
litem &977
pos 2
dimension 324
uid 44,0
)
*1275 (MRCItem
litem &978
pos 3
dimension 50
uid 45,0
)
*1276 (MRCItem
litem &979
pos 4
dimension 100
uid 46,0
)
*1277 (MRCItem
litem &980
pos 5
dimension 100
uid 47,0
)
*1278 (MRCItem
litem &981
pos 6
dimension 50
uid 48,0
)
*1279 (MRCItem
litem &982
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1280 (LEmptyRow
)
uid 51,0
optionalChildren [
*1281 (RefLabelRowHdr
)
*1282 (TitleRowHdr
)
*1283 (FilterRowHdr
)
*1284 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1285 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1286 (GroupColHdr
tm "GroupColHdrMgr"
)
*1287 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1288 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1289 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1290 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1291 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1292 (LogGeneric
generic (GiElement
name "g_add_size"
type "integer"
value "16"
)
uid 14523,0
)
*1293 (LogGeneric
generic (GiElement
name "g_fpga_mayor"
type "integer range 0 to 31"
value "0"
)
uid 16774,0
)
*1294 (LogGeneric
generic (GiElement
name "g_fpga_minor"
type "integer range 0 to 31"
value "0"
)
uid 16776,0
)
*1295 (LogGeneric
generic (GiElement
name "g_fpga_number"
type "integer range 0 to 255"
value "31"
)
uid 16778,0
)
*1296 (LogGeneric
generic (GiElement
name "g_fpga_rev"
type "integer range 0 to 255"
value "1"
)
uid 16780,0
)
*1297 (LogGeneric
generic (GiElement
name "g_slave_bus_size"
type "integer"
value "4"
)
uid 16921,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*1298 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *1299 (MRCItem
litem &1280
pos 6
dimension 20
)
uid 65,0
optionalChildren [
*1300 (MRCItem
litem &1281
pos 0
dimension 20
uid 66,0
)
*1301 (MRCItem
litem &1282
pos 1
dimension 23
uid 67,0
)
*1302 (MRCItem
litem &1283
pos 2
hidden 1
dimension 20
uid 68,0
)
*1303 (MRCItem
litem &1292
pos 0
dimension 20
uid 14524,0
)
*1304 (MRCItem
litem &1293
pos 3
dimension 20
uid 16775,0
)
*1305 (MRCItem
litem &1294
pos 4
dimension 20
uid 16777,0
)
*1306 (MRCItem
litem &1295
pos 2
dimension 20
uid 16779,0
)
*1307 (MRCItem
litem &1296
pos 5
dimension 20
uid 16781,0
)
*1308 (MRCItem
litem &1297
pos 1
dimension 20
uid 16922,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 69,0
optionalChildren [
*1309 (MRCItem
litem &1284
pos 0
dimension 20
uid 70,0
)
*1310 (MRCItem
litem &1286
pos 1
dimension 50
uid 71,0
)
*1311 (MRCItem
litem &1287
pos 2
dimension 100
uid 72,0
)
*1312 (MRCItem
litem &1288
pos 3
dimension 100
uid 73,0
)
*1313 (MRCItem
litem &1289
pos 4
dimension 50
uid 74,0
)
*1314 (MRCItem
litem &1290
pos 5
dimension 50
uid 75,0
)
*1315 (MRCItem
litem &1291
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
