\hypertarget{group___r_c_c_ex}{}\section{R\+C\+C\+Ex}
\label{group___r_c_c_ex}\index{R\+C\+C\+Ex@{R\+C\+C\+Ex}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___r_c_c_ex___exported___types}{R\+C\+C\+Ex Exported Types}
\item 
\hyperlink{group___r_c_c_ex___exported___constants}{R\+C\+C\+Ex Exported Constants}
\item 
\hyperlink{group___r_c_c_ex___exported___macros}{R\+C\+C\+Ex Exported Macros}
\item 
\hyperlink{group___r_c_c_ex___a_h_b2___clock___enable___disable}{A\+H\+B2 Peripheral Clock Enable Disable}
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+D\+C\+M\+I\+EN))\hypertarget{group___r_c_c_ex_gab32b44a18d532de3c3e56187787cfbc8}{}\label{group___r_c_c_ex_gab32b44a18d532de3c3e56187787cfbc8}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+R\+N\+G\+EN))\hypertarget{group___r_c_c_ex_ga8f885339c99130e538e4d7474933d470}{}\label{group___r_c_c_ex_ga8f885339c99130e538e4d7474933d470}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{R\+C\+C\+Ex@{R\+C\+C\+Ex}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex@{R\+C\+C\+Ex}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_DCMI_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+C\+M\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex_ga16fbc8a6891716f91d96e23fd17c01e2}{}\label{group___r_c_c_ex_ga16fbc8a6891716f91d96e23fd17c01e2}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex@{R\+C\+C\+Ex}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex@{R\+C\+C\+Ex}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_RNG_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex_ga01b37cc75f9a14a55b9e89e8ccfac8af}{}\label{group___r_c_c_ex_ga01b37cc75f9a14a55b9e89e8ccfac8af}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex@{R\+C\+C\+Ex}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}!R\+C\+C\+Ex@{R\+C\+C\+Ex}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}{__HAL_RCC_USB_OTG_FS_CLK_DISABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex_ga2564a1cc04e854a0aa895416f11e32a6}{}\label{group___r_c_c_ex_ga2564a1cc04e854a0aa895416f11e32a6}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ (RCC->AHB2ENR &= ~(RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)
                                                \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE();\(\backslash\)
                                              \}\textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex@{R\+C\+C\+Ex}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex@{R\+C\+C\+Ex}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_USB_OTG_FS_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex_gade1fdadf89ca65cdaf8fc75de7a3aa1e}{}\label{group___r_c_c_ex_gade1fdadf89ca65cdaf8fc75de7a3aa1e}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{(RCC->AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)
                                               \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)
                                              \}\textcolor{keywordflow}{while}(0)
\end{DoxyCode}
