
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186456                       # Simulator instruction rate (inst/s)
host_op_rate                                   237280                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  31981                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369444                       # Number of bytes of host memory used
host_seconds                                 31577.17                       # Real time elapsed on the host
sim_insts                                  5887755086                       # Number of instructions simulated
sim_ops                                    7492624632                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        57472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        56960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::total               229632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       124928                       # Number of bytes written to this memory
system.physmem.bytes_written::total            124928                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          449                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1794                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             976                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  976                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     56909604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     56402615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               227384923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17744643                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         123705510                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              123705510                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         123705510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     56909604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     56402615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              351090433                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130299                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121163                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042835     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103467      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466722                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886269                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132692                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888691                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21741                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6432                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2499                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255683                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265926                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348677                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817669     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135257      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110320      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60134      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57562      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265926                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24316     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792026     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298434     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255683                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518496                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28169                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022433                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806535                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442328                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283852                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15731                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100648                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318551                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308430                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245657                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297379                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451501                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163037                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514356                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243291                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673062                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331686                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143145                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241852                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814282     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156764      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83662      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6483      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241852                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549559                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661492                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148853                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449842                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567992                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          189509                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       155446                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20534                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        77646                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           72210                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19147                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1817795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1081013                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             189509                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        91357                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               236697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          58597                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         99467                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           113615                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2191698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1955001     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           25095      1.15%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           29832      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           16027      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17898      0.82%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10698      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7008      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18229      0.83%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111910      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2191698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078252                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446371                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1802310                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       115562                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           234520                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1962                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37341                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30508                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1318172                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37341                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1805665                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15809                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        91105                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           233171                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1316301                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1949                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1832950                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6125838                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6125838                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1535635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24522                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       125965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14310                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1312628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1232357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1470                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       179436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       418098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2191698                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.562284                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.254427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1672415     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       209035      9.54%     85.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       112057      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        77843      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        68033      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        34132      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8512      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5553      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4118      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2191698                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            325     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1118     42.13%     54.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1032594     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19059      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       113657      9.22%     94.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        66898      5.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1232357                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.508864                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4660536                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1492456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1209952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1235011                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3246                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24137                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37341                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11493                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1312983                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       125965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67585                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23157                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1212343                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       106679                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20014                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              173538                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          169173                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             66859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.500600                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1210051                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1209952                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           720433                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1885377                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.499612                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       901723                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1106352                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       206643                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20461                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.513542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.330652                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1702136     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       210034      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        87828      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        52621      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        36369      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23623      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12488      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9784      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19474      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       901723                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1106352                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                167681                       # Number of memory references committed
system.switch_cpus1.commit.loads               101828                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            158368                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           997363                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22493                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        19474                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3447865                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2663337                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 230083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             901723                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1106352                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       901723                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.685726                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.685726                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372339                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372339                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5468038                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1682977                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1229369                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          188685                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       154779                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20454                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        77317                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           71897                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19067                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          911                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1809705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1076109                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             188685                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        90964                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               235656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          58374                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        103506                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           113116                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2186466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.602337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1950810     89.22%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24981      1.14%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29705      1.36%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           15968      0.73%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           17817      0.81%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10641      0.49%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6987      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18156      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111401      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2186466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077912                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.444346                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1794323                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       119497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           233487                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1954                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37202                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30370                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1312319                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2050                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37202                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1797662                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          16619                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94269                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           232145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1310448                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1948                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1824753                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6098630                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6098630                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1528470                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          296281                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          342                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24393                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       125425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        67262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1708                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14260                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1306787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1226791                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1467                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       178810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       416686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2186466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.561084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.253412                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1669591     76.36%     76.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       207998      9.51%     85.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111581      5.10%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        77473      3.54%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        67739      3.10%     97.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        33979      1.55%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8474      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5531      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4100      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2186466                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            323     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1109     42.09%     54.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1203     45.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1027935     83.79%     83.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18971      1.55%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          148      0.01%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       113162      9.22%     94.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        66575      5.43%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1226791                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506566                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2635                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002148                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4644150                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1485985                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1204462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1229426                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3236                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24065                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37202                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12316                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1307138                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       125425                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        67262                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23067                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1206845                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       106202                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19946                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              172738                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          168423                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             66536                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498330                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1204561                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1204462                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           717096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1877024                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497346                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       897447                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1101222                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       205926                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20379                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2149264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.512372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.329366                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1699179     79.06%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       208989      9.72%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        87441      4.07%     92.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        52394      2.44%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        36182      1.68%     96.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23531      1.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12428      0.58%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9742      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19378      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2149264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       897447                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1101222                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                166889                       # Number of memory references committed
system.switch_cpus2.commit.loads               101359                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            157660                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           992730                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22400                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        19378                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3437021                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2651506                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 235315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             897447                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1101222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       897447                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.698523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.698523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.370573                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.370573                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5443160                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1675308                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1223765                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          196637                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       161047                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20667                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79667                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           75464                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19906                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1882382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1102011                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             196637                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        95370                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               228970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57645                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         51274                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           116578                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2199362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.962451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1970392     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10648      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16695      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22400      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           23441      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19852      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10668      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16522      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          108744      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2199362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081195                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455042                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1862933                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71133                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           228351                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         36569                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32087                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1350923                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         36569                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1868518                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13299                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45727                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           223128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12119                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1349161                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1693                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1884249                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6274185                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6274185                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1600401                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          283830                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38200                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       126878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15005                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1345903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1266898                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       167894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       411159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2199362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576030                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269998                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1665077     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       218626      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111024      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        84582      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66201      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        26710      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17137      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8738      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2199362                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1066208     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18906      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       114568      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        67059      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1266898                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523127                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4735681                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1514120                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1246085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1269167                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22943                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         36569                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10387                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1233                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1346219                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       126878                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23474                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1247976                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       107707                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18922                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              174752                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176859                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             67045                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515313                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1246151                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1246085                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           716516                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1932315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514532                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370807                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       933038                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1148105                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       198097                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2162793                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378740                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1692128     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       233071     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        88312      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        41872      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35067      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20536      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18316      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7978      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25513      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2162793                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       933038                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1148105                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                170043                       # Number of memory references committed
system.switch_cpus3.commit.loads               103928                       # Number of loads committed
system.switch_cpus3.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1034388                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23641                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25513                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3483482                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2728999                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 222419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             933038                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1148105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       933038                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.595587                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.595587                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.385269                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.385269                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5615082                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1737558                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1250890                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          168918                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       137774                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18167                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        69185                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           64313                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           16741                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          783                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1635719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts                999203                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             168918                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        81054                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               205028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          56734                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         89595                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           102473                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      1968268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.979098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1763240     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10787      0.55%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17289      0.88%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           25662      1.30%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           10832      0.55%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           12814      0.65%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           13344      0.68%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9400      0.48%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          104900      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      1968268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.069749                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.412590                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1615096                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       110864                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           203406                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1273                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37626                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        27381                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1210945                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37626                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1619212                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          50137                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        48125                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           200650                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12515                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1208138                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2638                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6332                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          672                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1653594                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5631324                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5631324                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1357492                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          296102                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          257                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            36939                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       122346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3381                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        12982                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1203652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1121448                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1836                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       188178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       435459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      1968268                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569764                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.255307                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1490091     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       194333      9.87%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       106941      5.43%     91.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        70414      3.58%     94.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        64205      3.26%     97.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        19911      1.01%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        14158      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5052      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3163      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      1968268                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            300     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1128     41.82%     52.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1269     47.05%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       923740     82.37%     82.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20599      1.84%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       111017      9.90%     94.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        65968      5.88%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1121448                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.463067                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2697                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002405                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4215697                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1392150                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1100629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1124145                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5432                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        26169                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4464                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          892                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37626                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          38744                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1479                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1203909                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       122346                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67378                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          133                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        21021                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1104872                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       105091                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        16576                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              170955                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          149703                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             65864                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.456223                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1100744                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1100629                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           651688                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1654352                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.454471                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.393923                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       813347                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       991897                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       212927                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        18460                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      1930642                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.513765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363404                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1528925     79.19%     79.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       191357      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        79229      4.10%     93.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        40562      2.10%     95.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        30472      1.58%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17291      0.90%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        10798      0.56%     98.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8799      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23209      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      1930642                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       813347                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        991897                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                159091                       # Number of memory references committed
system.switch_cpus4.commit.loads                96177                       # Number of loads committed
system.switch_cpus4.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            137715                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           896813                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        19343                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23209                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3112257                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2447279                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 453513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             813347                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               991897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       813347                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.977550                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.977550                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335847                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335847                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5014938                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1505079                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1147076                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          196685                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       161090                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20674                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79687                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           75483                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19913                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1882881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1102299                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             196685                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        95396                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          57666                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         51836                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           116609                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2200498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.962229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1971467     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10651      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16699      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           22405      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           23450      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19855      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           10673      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16525      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          108773      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2200498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081215                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455160                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1863433                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71695                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228411                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         36583                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32092                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1351275                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         36583                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1869018                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          14011                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        45571                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           223189                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12124                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1349517                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          1695                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1884770                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6275865                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6275865                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1600812                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          283952                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            38202                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       126914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15011                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1346252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1267242                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       167958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       411253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2200498                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575889                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269882                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1666073     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       218681      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       111054      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        84601      3.84%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        66219      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26720      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17145      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         8736      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1269      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2200498                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1066491     84.16%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18914      1.49%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       114607      9.04%     94.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        67073      5.29%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1267242                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.523269                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4737505                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1514533                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1246416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1269511                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2610                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        22956                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         36583                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          11097                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1346568                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       126914                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67344                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23483                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1248305                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       107738                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18937                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              174797                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          176901                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             67059                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.515449                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1246482                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1246416                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           716727                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1932888                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514669                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370806                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       933280                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1148400                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       198167                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20744                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2163915                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.530705                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378596                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1693135     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233126     10.77%     89.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        88333      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        41882      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35075      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20541      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18324      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         7979      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        25520      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2163915                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       933280                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1148400                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                170088                       # Number of memory references committed
system.switch_cpus5.commit.loads               103954                       # Number of loads committed
system.switch_cpus5.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165638                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1034656                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23647                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        25520                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3484962                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2729727                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 221283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             933280                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1148400                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       933280                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.594914                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.594914                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.385369                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.385369                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5616596                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1738041                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1251219                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          169368                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       138048                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18000                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        69130                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           64213                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           16764                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          807                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1636583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1001456                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             169368                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        80977                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               205461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          56619                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         98071                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           102393                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      1978084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.977563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1772623     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           10825      0.55%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17113      0.87%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           25809      1.30%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           10889      0.55%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12839      0.65%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           13204      0.67%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9472      0.48%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          105310      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      1978084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.069935                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.413520                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1615993                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       119301                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           203847                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1271                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         37669                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        27542                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1214371                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         37669                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1620019                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          47361                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        59479                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           201195                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12358                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1211641                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          728                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2480                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          776                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1657895                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5647958                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5647958                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1361511                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          296372                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          262                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          138                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            36454                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       123163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3394                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        13026                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1207230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          262                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1124573                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1849                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       188920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      1978084                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568516                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.254214                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1498818     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       194278      9.82%     85.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       107699      5.44%     91.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        70473      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        64384      3.25%     97.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        20021      1.01%     98.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        14213      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5025      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3173      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      1978084                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            310     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1152     42.01%     53.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1280     46.68%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       925959     82.34%     82.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20686      1.84%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       111556      9.92%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        66248      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1124573                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.464358                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2742                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002438                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4231821                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1396473                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1103681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1127315                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5418                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        26736                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4652                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          902                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         37669                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          34430                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1474                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1207492                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       123163                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67722                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          138                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         9560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        20820                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1108074                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       105662                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        16499                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              171791                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          150141                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             66129                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.457545                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1103795                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1103681                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           653790                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1658910                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.455731                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394108                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       815660                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       994740                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       213584                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        18304                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      1940415                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.512643                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361369                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1537350     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       191890      9.89%     89.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        79579      4.10%     93.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        40894      2.11%     95.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        30547      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17336      0.89%     97.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        10748      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8914      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23157      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      1940415                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       815660                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        994740                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                159494                       # Number of memory references committed
system.switch_cpus6.commit.loads                96424                       # Number of loads committed
system.switch_cpus6.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            138115                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           899371                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        19399                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23157                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3125582                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2454334                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 443697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             815660                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               994740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       815660                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.969106                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.969106                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.336802                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.336802                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5029592                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1509157                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1149945                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          189453                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       155398                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20528                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        77632                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           72194                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19140                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1817302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1080692                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             189453                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        91334                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               236626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58578                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        100030                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           113584                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2191683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.603394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1955057     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           25086      1.14%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           29822      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           16022      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           17897      0.82%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           10696      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7007      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18225      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          111871      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2191683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078229                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.446239                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1801815                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       116127                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           234454                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1957                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37327                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        30500                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1317768                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37327                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1805171                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          16449                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        91023                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           233101                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8609                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1315897                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1956                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1832351                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6123952                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6123952                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1535136                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          297215                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            24515                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       125928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14304                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1312218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1231988                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1469                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       179360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       417888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2191683                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.562120                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.254267                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1672542     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       208985      9.54%     85.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       112031      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        77819      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        68010      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        34116      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         8513      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5550      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4117      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2191683                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            325     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1118     42.13%     54.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1032278     83.79%     83.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19051      1.55%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       113629      9.22%     94.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66881      5.43%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1231988                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.508712                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4659782                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1491970                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1209589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1234642                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3245                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24125                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37327                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12134                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1312573                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       125928                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67568                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23151                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1211980                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       106654                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20008                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              173496                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          169124                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             66842                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.500450                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1209688                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1209589                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           720222                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1884821                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499463                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382117                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       901450                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1106018                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       206567                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20455                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2154356                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.513387                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.330471                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1702265     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       209977      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        87804      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        52603      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36358      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        23617      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12485      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9779      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        19468      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2154356                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       901450                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1106018                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                167639                       # Number of memory references committed
system.switch_cpus7.commit.loads               101803                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            158319                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           997064                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22486                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        19468                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3447460                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2662503                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 230098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             901450                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1106018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       901450                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.686539                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.686539                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.372226                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.372226                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5466407                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1682438                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1229012                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           304                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110236                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368516                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969441                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4798325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124636928                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129435253                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4798325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124636928                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129435253                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4798325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124636928                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129435253                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 342737.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519320.533333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509587.610236                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 342737.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519320.533333                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509587.610236                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 342737.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519320.533333                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509587.610236                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3790755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107398131                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111188886                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3790755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107398131                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111188886                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3790755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107398131                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111188886                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 270768.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447492.212500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437751.519685                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 270768.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447492.212500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437751.519685                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 270768.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447492.212500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437751.519685                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           146                       # number of replacements
system.l21.tagsinuse                      4094.495971                       # Cycle average of tags in use
system.l21.total_refs                          254730                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l21.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.097570                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.426309                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    64.783817                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3766.188275                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059838                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004499                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.015816                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919480                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          404                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l21.Writeback_hits::total                  238                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          407                       # number of demand (read+write) hits
system.l21.demand_hits::total                     408                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          407                       # number of overall hits
system.l21.overall_hits::total                    408                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          122                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          122                       # number of demand (read+write) misses
system.l21.demand_misses::total                   146                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          122                       # number of overall misses
system.l21.overall_misses::total                  146                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     25511540                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     67371680                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       92883220                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     25511540                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     67371680                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        92883220                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     25511540                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     67371680                       # number of overall miss cycles
system.l21.overall_miss_latency::total       92883220                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          526                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          529                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          529                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.231939                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.230624                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.230624                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 552226.885246                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 636186.438356                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 552226.885246                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 636186.438356                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 552226.885246                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 636186.438356                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  95                       # number of writebacks
system.l21.writebacks::total                       95                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          122                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          122                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          122                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     58558616                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     82336288                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     58558616                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     82336288                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     58558616                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     82336288                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.230624                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.230624                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 479988.655738                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 563947.178082                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 479988.655738                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 563947.178082                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 479988.655738                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 563947.178082                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           146                       # number of replacements
system.l22.tagsinuse                      4094.492357                       # Cycle average of tags in use
system.l22.total_refs                          254729                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l22.avg_refs                         60.049269                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          245.108276                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.389209                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    64.452816                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3766.542055                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.059841                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004490                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.015736                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.919566                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999632                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          403                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    404                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l22.Writeback_hits::total                  238                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          406                       # number of demand (read+write) hits
system.l22.demand_hits::total                     407                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          406                       # number of overall hits
system.l22.overall_hits::total                    407                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          122                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          122                       # number of demand (read+write) misses
system.l22.demand_misses::total                   146                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          122                       # number of overall misses
system.l22.overall_misses::total                  146                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     26706995                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     72448641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       99155636                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     26706995                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     72448641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        99155636                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     26706995                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     72448641                       # number of overall miss cycles
system.l22.overall_miss_latency::total       99155636                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          525                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                550                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          528                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 553                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          528                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                553                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.232381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.265455                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.231061                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.264014                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.231061                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.264014                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 593841.319672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 679148.191781                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 593841.319672                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 679148.191781                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 593841.319672                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 679148.191781                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  95                       # number of writebacks
system.l22.writebacks::total                       95                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          122                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          122                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          122                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     63689041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     88672836                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     63689041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     88672836                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     63689041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     88672836                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.232381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.265455                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.231061                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.264014                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.231061                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.264014                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 607348.191781                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 607348.191781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 607348.191781                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            91                       # number of replacements
system.l23.tagsinuse                      4095.046506                       # Cycle average of tags in use
system.l23.total_refs                          188576                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          104.191364                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.603469                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    39.434872                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    1                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3936.816801                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003321                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009628                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000244                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961137                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          306                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l23.Writeback_hits::total                   95                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          306                       # number of demand (read+write) hits
system.l23.demand_hits::total                     306                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          306                       # number of overall hits
system.l23.overall_hits::total                    306                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           77                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           77                       # number of demand (read+write) misses
system.l23.demand_misses::total                    91                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           77                       # number of overall misses
system.l23.overall_misses::total                   91                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6611589                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     34823811                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       41435400                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6611589                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     34823811                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        41435400                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6611589                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     34823811                       # number of overall miss cycles
system.l23.overall_miss_latency::total       41435400                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          383                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          383                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          383                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201044                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201044                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201044                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 452257.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 455334.065934                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 452257.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 455334.065934                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 452257.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 455334.065934                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  44                       # number of writebacks
system.l23.writebacks::total                       44                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           77                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           77                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           77                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     29290382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     34896521                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     29290382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     34896521                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     29290382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     34896521                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 380394.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 383478.252747                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 380394.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 383478.252747                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 380394.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 383478.252747                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           463                       # number of replacements
system.l24.tagsinuse                      4089.953708                       # Cycle average of tags in use
system.l24.total_refs                          310799                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4554                       # Sample count of references to valid blocks.
system.l24.avg_refs                         68.247475                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          304.642346                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.696530                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   204.537033                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3568.077800                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.074376                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003100                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.049936                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871113                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998524                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          467                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             461                       # number of Writeback hits
system.l24.Writeback_hits::total                  461                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          467                       # number of demand (read+write) hits
system.l24.demand_hits::total                     467                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          467                       # number of overall hits
system.l24.overall_hits::total                    467                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          403                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  416                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           46                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 46                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          449                       # number of demand (read+write) misses
system.l24.demand_misses::total                   462                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          449                       # number of overall misses
system.l24.overall_misses::total                  462                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      4327739                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    216556018                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      220883757                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     18795700                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     18795700                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      4327739                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    235351718                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       239679457                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      4327739                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    235351718                       # number of overall miss cycles
system.l24.overall_miss_latency::total      239679457                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          870                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                883                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          461                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              461                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           46                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               46                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          916                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 929                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          916                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                929                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.463218                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.471121                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.490175                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.497309                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.490175                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.497309                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       332903                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 537359.846154                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 530970.569712                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 408602.173913                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 408602.173913                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       332903                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 524168.636971                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 518786.703463                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       332903                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 524168.636971                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 518786.703463                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 268                       # number of writebacks
system.l24.writebacks::total                      268                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          403                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             416                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           46                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            46                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          449                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              462                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          449                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             462                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    187610150                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    191004489                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     15489781                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     15489781                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    203099931                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    206494270                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    203099931                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    206494270                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.463218                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.471121                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.490175                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.497309                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.490175                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.497309                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 465533.870968                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 459145.406250                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 336734.369565                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 336734.369565                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 452338.376392                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 446957.294372                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 452338.376392                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 446957.294372                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            91                       # number of replacements
system.l25.tagsinuse                      4095.047467                       # Cycle average of tags in use
system.l25.total_refs                          188576                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l25.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          104.192065                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.604305                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    39.453316                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3936.797781                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003321                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009632                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961132                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          306                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l25.Writeback_hits::total                   95                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          306                       # number of demand (read+write) hits
system.l25.demand_hits::total                     306                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          306                       # number of overall hits
system.l25.overall_hits::total                    306                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           77                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           77                       # number of demand (read+write) misses
system.l25.demand_misses::total                    91                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           77                       # number of overall misses
system.l25.overall_misses::total                   91                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7186219                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     34651701                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       41837920                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7186219                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     34651701                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        41837920                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7186219                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     34651701                       # number of overall miss cycles
system.l25.overall_miss_latency::total       41837920                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          383                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          383                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          383                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.201044                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.201044                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.201044                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 450022.090909                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 459757.362637                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 450022.090909                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 459757.362637                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 450022.090909                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 459757.362637                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  44                       # number of writebacks
system.l25.writebacks::total                       44                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           77                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           77                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           77                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     29122253                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     35303231                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     29122253                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     35303231                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     29122253                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     35303231                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 387947.593407                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 387947.593407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 387947.593407                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           459                       # number of replacements
system.l26.tagsinuse                      4089.775371                       # Cycle average of tags in use
system.l26.total_refs                          310808                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4549                       # Sample count of references to valid blocks.
system.l26.avg_refs                         68.324467                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          302.416386                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.687545                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   205.117210                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3569.554229                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073832                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003098                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.050077                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.871473                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998480                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          469                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    469                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l26.Writeback_hits::total                  462                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          469                       # number of demand (read+write) hits
system.l26.demand_hits::total                     469                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          469                       # number of overall hits
system.l26.overall_hits::total                    469                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          404                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  417                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           41                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 41                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          445                       # number of demand (read+write) misses
system.l26.demand_misses::total                   458                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          445                       # number of overall misses
system.l26.overall_misses::total                  458                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6381058                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    214220879                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      220601937                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     18392802                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     18392802                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6381058                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    232613681                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       238994739                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6381058                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    232613681                       # number of overall miss cycles
system.l26.overall_miss_latency::total      238994739                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          873                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                886                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           41                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          914                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          914                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.462772                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.470655                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.486871                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.494067                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.486871                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.494067                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 490850.615385                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 530249.700495                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529021.431655                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 448604.926829                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 448604.926829                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 490850.615385                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 522727.373034                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 521822.574236                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 490850.615385                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 522727.373034                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 521822.574236                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 266                       # number of writebacks
system.l26.writebacks::total                      266                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          404                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             417                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           41                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            41                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          445                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              458                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          445                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             458                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5446668                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    185196707                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    190643375                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     15445057                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     15445057                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5446668                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    200641764                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    206088432                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5446668                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    200641764                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    206088432                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.462772                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.470655                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.486871                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.494067                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.486871                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.494067                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 418974.461538                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 458407.690594                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457178.357314                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 376708.707317                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 376708.707317                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 418974.461538                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 450880.368539                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 449974.742358                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 418974.461538                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 450880.368539                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 449974.742358                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           146                       # number of replacements
system.l27.tagsinuse                      4094.498084                       # Cycle average of tags in use
system.l27.total_refs                          254730                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l27.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          245.103065                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    18.411851                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    64.721587                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3766.261582                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.059840                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004495                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.015801                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.919497                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          404                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l27.Writeback_hits::total                  238                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          407                       # number of demand (read+write) hits
system.l27.demand_hits::total                     408                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          407                       # number of overall hits
system.l27.overall_hits::total                    408                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           24                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          122                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           24                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          122                       # number of demand (read+write) misses
system.l27.demand_misses::total                   146                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           24                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          122                       # number of overall misses
system.l27.overall_misses::total                  146                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25232832                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     66521772                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       91754604                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25232832                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     66521772                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        91754604                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25232832                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     66521772                       # number of overall miss cycles
system.l27.overall_miss_latency::total       91754604                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           25                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          526                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           25                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          529                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           25                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          529                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.231939                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.230624                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.230624                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst      1051368                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 545260.426230                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 628456.191781                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst      1051368                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 545260.426230                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 628456.191781                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst      1051368                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 545260.426230                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 628456.191781                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  95                       # number of writebacks
system.l27.writebacks::total                       95                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           24                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          122                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           24                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          122                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           24                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          122                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23508175                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     57757796                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     81265971                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23508175                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     57757796                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     81265971                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23508175                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     57757796                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     81265971                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.230624                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.230624                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 979507.291667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 473424.557377                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 556616.239726                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 979507.291667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 473424.557377                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 556616.239726                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 979507.291667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 473424.557377                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 556616.239726                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109238                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109238                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5417873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5417873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5417873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5417873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5417873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5417873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 318698.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 318698.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 318698.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 318698.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 318698.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 318698.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4915151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4915151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4915151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4915151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4915151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4915151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351082.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351082.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351082.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231204                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.899582                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658515                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341485                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280506                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280506                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433444                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433444                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638765437                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638765437                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638765437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638765437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638765437                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638765437                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435955                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254386.872561                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254386.872561                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254386.872561                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254386.872561                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254386.872561                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254386.872561                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157895932                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157895932                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157895932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157895932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157895932                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157895932                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225565.617143                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225565.617143                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225565.617143                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225565.617143                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225565.617143                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225565.617143                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.910378                       # Cycle average of tags in use
system.cpu1.icache.total_refs               732328728                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1444435.360947                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.910378                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030305                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802741                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       113579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         113579                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       113579                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          113579                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       113579                       # number of overall hits
system.cpu1.icache.overall_hits::total         113579                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.cpu1.icache.overall_misses::total           36                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42493039                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42493039                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42493039                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42493039                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42493039                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42493039                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       113615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       113615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       113615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       113615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       113615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       113615                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1180362.194444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1180362.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1180362.194444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25776445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25776445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25776445                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1031057.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   529                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               115429627                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              147044.110828                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   159.103477                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    96.896523                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.621498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.378502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        77782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          77782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65462                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65462                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          162                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       143244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          143244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       143244                       # number of overall hits
system.cpu1.dcache.overall_hits::total         143244                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           63                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1811                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1811                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    389540524                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    389540524                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29432488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29432488                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    418973012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    418973012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    418973012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    418973012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        79530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        79530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       145055                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       145055                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       145055                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       145055                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021979                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000961                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012485                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 222849.270023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 222849.270023                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 467182.349206                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 467182.349206                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231348.985091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231348.985091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231348.985091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231348.985091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       199206                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       199206                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu1.dcache.writebacks::total              238                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          529                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     94932998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     94932998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       197239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       197239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     95130237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95130237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     95130237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95130237                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003647                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 180480.984791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 180480.984791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65746.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65746.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.870087                       # Cycle average of tags in use
system.cpu2.icache.total_refs               732328227                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1444434.372781                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.870087                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.030241                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802676                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113078                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113078                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113078                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113078                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113078                       # number of overall hits
system.cpu2.icache.overall_hits::total         113078                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45035992                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45035992                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45035992                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45035992                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45035992                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45035992                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113116                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113116                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113116                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113116                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000336                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000336                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000336                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1185157.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1185157.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1185157.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26971793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26971793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26971793                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1078871.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   528                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               115428939                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   784                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              147230.789541                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.735948                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.264052                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        77418                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          77418                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        65142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         65142                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       142560                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          142560                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       142560                       # number of overall hits
system.cpu2.dcache.overall_hits::total         142560                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1746                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           63                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1809                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1809                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1809                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1809                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    419553010                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    419553010                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     23885956                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23885956                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    443438966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    443438966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    443438966                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    443438966                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        79164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        79164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        65205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        65205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       144369                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       144369                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       144369                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       144369                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022055                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022055                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000966                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000966                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012530                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012530                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012530                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012530                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 240293.820160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 240293.820160                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 379142.158730                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 379142.158730                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 245129.334439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 245129.334439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 245129.334439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 245129.334439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       199084                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       199084                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu2.dcache.writebacks::total              238                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1221                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1281                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1281                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          525                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          528                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          528                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     99938100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     99938100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       197238                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       197238                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    100135338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    100135338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    100135338                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    100135338                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 190358.285714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 190358.285714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        65746                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        65746                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.602474                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731810228                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496544.433538                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.602474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021799                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.783017                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       116562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         116562                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       116562                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          116562                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       116562                       # number of overall hits
system.cpu3.icache.overall_hits::total         116562                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7581314                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7581314                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       116578                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       116578                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       116578                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       116578                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   383                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110536122                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              172982.976526                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   141.935494                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   114.064506                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.554436                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.445564                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65817                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65817                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       144664                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          144664                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       144664                       # number of overall hits
system.cpu3.dcache.overall_hits::total         144664                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1269                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    224555259                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    224555259                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    224555259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    224555259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    224555259                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    224555259                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 176954.498818                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 176954.498818                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 176954.498818                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 176954.498818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 176954.498818                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 176954.498818                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu3.dcache.writebacks::total               95                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          886                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          383                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     55276438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     55276438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     55276438                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     55276438                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     55276438                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     55276438                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144324.903394                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 144324.903394                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 144324.903394                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 144324.903394                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 144324.903394                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 144324.903394                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.695603                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735393442                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1464927.175299                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.695603                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020346                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803999                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       102455                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         102455                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       102455                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          102455                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       102455                       # number of overall hits
system.cpu4.icache.overall_hits::total         102455                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5605169                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5605169                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5605169                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5605169                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5605169                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5605169                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       102473                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       102473                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       102473                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       102473                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       102473                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       102473                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 311398.277778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 311398.277778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 311398.277778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4437839                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4437839                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4437839                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 341372.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   916                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               122579226                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1172                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              104589.783276                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   188.049876                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    67.950124                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.734570                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.265430                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76970                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76970                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        62219                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         62219                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          125                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          124                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       139189                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          139189                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       139189                       # number of overall hits
system.cpu4.dcache.overall_hits::total         139189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2095                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          362                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2457                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2457                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2457                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2457                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    646880211                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    646880211                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    155047434                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    155047434                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    801927645                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    801927645                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    801927645                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    801927645                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        79065                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        79065                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        62581                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        62581                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       141646                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       141646                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       141646                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       141646                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026497                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026497                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005785                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005785                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017346                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017346                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017346                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017346                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 308773.370406                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 308773.370406                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 428307.828729                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 428307.828729                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 326384.877900                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 326384.877900                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 326384.877900                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 326384.877900                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          461                       # number of writebacks
system.cpu4.dcache.writebacks::total              461                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1225                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1225                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          316                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          316                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1541                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1541                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1541                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1541                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          870                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          916                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          916                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          916                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    251109210                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    251109210                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     19177500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     19177500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    270286710                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    270286710                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    270286710                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    270286710                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011004                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011004                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006467                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006467                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006467                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006467                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 288631.275862                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 288631.275862                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 416902.173913                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 416902.173913                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 295072.827511                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 295072.827511                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 295072.827511                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 295072.827511                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.603309                       # Cycle average of tags in use
system.cpu5.icache.total_refs               731810259                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1496544.496933                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.603309                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021800                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.783018                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       116593                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         116593                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       116593                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          116593                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       116593                       # number of overall hits
system.cpu5.icache.overall_hits::total         116593                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8245330                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8245330                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8245330                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8245330                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8245330                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8245330                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       116609                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       116609                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       116609                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       116609                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       116609                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       116609                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 515333.125000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 515333.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 515333.125000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7303154                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7303154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7303154                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 521653.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   383                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               110536160                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              172983.035994                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   141.985282                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   114.014718                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.554630                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.445370                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        78866                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          78866                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65836                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65836                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          158                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          158                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       144702                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          144702                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       144702                       # number of overall hits
system.cpu5.dcache.overall_hits::total         144702                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1268                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1268                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1268                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    224703465                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    224703465                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    224703465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    224703465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    224703465                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    224703465                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        80134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        80134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65836                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65836                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       145970                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       145970                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       145970                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       145970                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015823                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015823                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008687                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008687                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008687                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008687                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 177210.934543                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 177210.934543                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 177210.934543                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 177210.934543                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 177210.934543                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 177210.934543                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu5.dcache.writebacks::total               95                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          885                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          885                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          383                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          383                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     55091646                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     55091646                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     55091646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     55091646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     55091646                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     55091646                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002624                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002624                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 143842.417755                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.686620                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735393360                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1464927.011952                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.686620                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020331                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803985                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       102373                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         102373                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       102373                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          102373                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       102373                       # number of overall hits
system.cpu6.icache.overall_hits::total         102373                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           20                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.cpu6.icache.overall_misses::total           20                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     10045253                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     10045253                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     10045253                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     10045253                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     10045253                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     10045253                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       102393                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       102393                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       102393                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       102393                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       102393                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       102393                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000195                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000195                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 502262.650000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 502262.650000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 502262.650000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 502262.650000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 502262.650000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 502262.650000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6489027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6489027                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6489027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6489027                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6489027                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6489027                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 499155.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 499155.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 499155.923077                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   914                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               122579893                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              104769.139316                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   187.356804                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    68.643196                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.731863                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.268137                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        77444                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          77444                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        62411                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         62411                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          126                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          124                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       139855                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          139855                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       139855                       # number of overall hits
system.cpu6.dcache.overall_hits::total         139855                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2126                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2126                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          326                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          326                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2452                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2452                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2452                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2452                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    660732955                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    660732955                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    159503604                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    159503604                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    820236559                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    820236559                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    820236559                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    820236559                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        79570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        79570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        62737                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        62737                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       142307                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       142307                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       142307                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       142307                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026719                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026719                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005196                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005196                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017230                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017230                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017230                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017230                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 310786.902634                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 310786.902634                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 489274.858896                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 489274.858896                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 334517.356852                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 334517.356852                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 334517.356852                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 334517.356852                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu6.dcache.writebacks::total              462                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1253                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1253                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          285                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1538                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1538                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1538                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1538                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          873                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           41                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          914                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          914                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    248920266                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    248920266                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     18733102                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     18733102                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    267653368                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    267653368                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    267653368                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    267653368                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010971                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010971                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000654                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000654                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006423                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006423                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006423                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006423                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 285132.034364                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 285132.034364                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 456904.926829                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 456904.926829                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 292837.382932                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 292837.382932                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 292837.382932                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 292837.382932                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               500.894720                       # Cycle average of tags in use
system.cpu7.icache.total_refs               732328695                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1444435.295858                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    18.894720                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.030280                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.802716                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       113546                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         113546                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       113546                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          113546                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       113546                       # number of overall hits
system.cpu7.icache.overall_hits::total         113546                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.cpu7.icache.overall_misses::total           38                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     43013192                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     43013192                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     43013192                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     43013192                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     43013192                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     43013192                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       113584                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       113584                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       113584                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       113584                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       113584                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       113584                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000335                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000335                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1131926.105263                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1131926.105263                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1131926.105263                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1131926.105263                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1131926.105263                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1131926.105263                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     25506008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     25506008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     25506008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     25506008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     25506008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     25506008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1020240.320000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1020240.320000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1020240.320000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1020240.320000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1020240.320000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1020240.320000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   529                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               115429591                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              147044.064968                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   159.013897                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    96.986103                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.621148                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.378852                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        77763                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          77763                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65445                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65445                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          162                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          152                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       143208                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          143208                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       143208                       # number of overall hits
system.cpu7.dcache.overall_hits::total         143208                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1748                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           63                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1811                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1811                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    392828235                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    392828235                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     24412094                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     24412094                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    417240329                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    417240329                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    417240329                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    417240329                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        79511                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        79511                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65508                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65508                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       145019                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       145019                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       145019                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       145019                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021984                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021984                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000962                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000962                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012488                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012488                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 224730.111556                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 224730.111556                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 387493.555556                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 387493.555556                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230392.230260                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230392.230260                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230392.230260                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230392.230260                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       207099                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       207099                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu7.dcache.writebacks::total              238                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1222                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           60                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1282                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1282                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          526                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          529                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          529                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     94071455                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     94071455                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       197352                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       197352                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     94268807                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     94268807                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     94268807                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     94268807                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006615                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006615                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003648                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003648                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003648                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003648                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 178843.070342                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 178843.070342                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        65784                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        65784                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 178201.903592                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 178201.903592                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 178201.903592                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 178201.903592                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
