#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n16374.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2355.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16374.clk[0] (.latch)                                           1.014     1.014
n16374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16371.in[0] (.names)                                            1.014     2.070
n16371.out[0] (.names)                                           0.261     2.331
n16375.in[0] (.names)                                            1.014     3.344
n16375.out[0] (.names)                                           0.261     3.605
n16381.in[1] (.names)                                            1.014     4.619
n16381.out[0] (.names)                                           0.261     4.880
n16376.in[0] (.names)                                            1.014     5.894
n16376.out[0] (.names)                                           0.261     6.155
n15788.in[1] (.names)                                            1.014     7.169
n15788.out[0] (.names)                                           0.261     7.430
n16393.in[2] (.names)                                            1.014     8.444
n16393.out[0] (.names)                                           0.261     8.705
n16394.in[0] (.names)                                            1.014     9.719
n16394.out[0] (.names)                                           0.261     9.980
n16396.in[1] (.names)                                            1.014    10.993
n16396.out[0] (.names)                                           0.261    11.254
n2007.in[0] (.names)                                             1.014    12.268
n2007.out[0] (.names)                                            0.261    12.529
n16406.in[1] (.names)                                            1.014    13.543
n16406.out[0] (.names)                                           0.261    13.804
n16410.in[1] (.names)                                            1.014    14.818
n16410.out[0] (.names)                                           0.261    15.079
n16411.in[0] (.names)                                            1.014    16.093
n16411.out[0] (.names)                                           0.261    16.354
n16413.in[1] (.names)                                            1.014    17.367
n16413.out[0] (.names)                                           0.261    17.628
n16414.in[0] (.names)                                            1.014    18.642
n16414.out[0] (.names)                                           0.261    18.903
n15936.in[0] (.names)                                            1.014    19.917
n15936.out[0] (.names)                                           0.261    20.178
n15932.in[1] (.names)                                            1.014    21.192
n15932.out[0] (.names)                                           0.261    21.453
n15916.in[2] (.names)                                            1.014    22.467
n15916.out[0] (.names)                                           0.261    22.728
n16152.in[0] (.names)                                            1.014    23.742
n16152.out[0] (.names)                                           0.261    24.003
n16156.in[2] (.names)                                            1.014    25.016
n16156.out[0] (.names)                                           0.261    25.277
n16157.in[0] (.names)                                            1.014    26.291
n16157.out[0] (.names)                                           0.261    26.552
n16178.in[1] (.names)                                            1.014    27.566
n16178.out[0] (.names)                                           0.261    27.827
n16180.in[1] (.names)                                            1.014    28.841
n16180.out[0] (.names)                                           0.261    29.102
n16183.in[0] (.names)                                            1.014    30.116
n16183.out[0] (.names)                                           0.261    30.377
n15903.in[0] (.names)                                            1.014    31.390
n15903.out[0] (.names)                                           0.261    31.651
n15904.in[2] (.names)                                            1.014    32.665
n15904.out[0] (.names)                                           0.261    32.926
n15818.in[0] (.names)                                            1.014    33.940
n15818.out[0] (.names)                                           0.261    34.201
n15913.in[0] (.names)                                            1.014    35.215
n15913.out[0] (.names)                                           0.261    35.476
n15337.in[3] (.names)                                            1.014    36.490
n15337.out[0] (.names)                                           0.261    36.751
n15592.in[0] (.names)                                            1.014    37.765
n15592.out[0] (.names)                                           0.261    38.026
n16581.in[2] (.names)                                            1.014    39.039
n16581.out[0] (.names)                                           0.261    39.300
n2124.in[1] (.names)                                             1.014    40.314
n2124.out[0] (.names)                                            0.261    40.575
n3073.in[1] (.names)                                             1.014    41.589
n3073.out[0] (.names)                                            0.261    41.850
n1853.in[0] (.names)                                             1.014    42.864
n1853.out[0] (.names)                                            0.261    43.125
n10385.in[2] (.names)                                            1.014    44.139
n10385.out[0] (.names)                                           0.261    44.400
n10382.in[1] (.names)                                            1.014    45.413
n10382.out[0] (.names)                                           0.261    45.674
n10210.in[0] (.names)                                            1.014    46.688
n10210.out[0] (.names)                                           0.261    46.949
n10241.in[1] (.names)                                            1.014    47.963
n10241.out[0] (.names)                                           0.261    48.224
n10239.in[0] (.names)                                            1.014    49.238
n10239.out[0] (.names)                                           0.261    49.499
n10388.in[0] (.names)                                            1.014    50.513
n10388.out[0] (.names)                                           0.261    50.774
n2355.in[1] (.names)                                             1.014    51.787
n2355.out[0] (.names)                                            0.261    52.048
out:n2355.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n2361.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1940.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2361.clk[0] (.latch)                                            1.014     1.014
n2361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14378.in[0] (.names)                                            1.014     2.070
n14378.out[0] (.names)                                           0.261     2.331
n13993.in[0] (.names)                                            1.014     3.344
n13993.out[0] (.names)                                           0.261     3.605
n13994.in[0] (.names)                                            1.014     4.619
n13994.out[0] (.names)                                           0.261     4.880
n13995.in[2] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13996.in[0] (.names)                                            1.014     7.169
n13996.out[0] (.names)                                           0.261     7.430
n13999.in[0] (.names)                                            1.014     8.444
n13999.out[0] (.names)                                           0.261     8.705
n13988.in[0] (.names)                                            1.014     9.719
n13988.out[0] (.names)                                           0.261     9.980
n13568.in[0] (.names)                                            1.014    10.993
n13568.out[0] (.names)                                           0.261    11.254
n13991.in[3] (.names)                                            1.014    12.268
n13991.out[0] (.names)                                           0.261    12.529
n13597.in[1] (.names)                                            1.014    13.543
n13597.out[0] (.names)                                           0.261    13.804
n13856.in[0] (.names)                                            1.014    14.818
n13856.out[0] (.names)                                           0.261    15.079
n13556.in[0] (.names)                                            1.014    16.093
n13556.out[0] (.names)                                           0.261    16.354
n13557.in[0] (.names)                                            1.014    17.367
n13557.out[0] (.names)                                           0.261    17.628
n13558.in[1] (.names)                                            1.014    18.642
n13558.out[0] (.names)                                           0.261    18.903
n13487.in[2] (.names)                                            1.014    19.917
n13487.out[0] (.names)                                           0.261    20.178
n9851.in[0] (.names)                                             1.014    21.192
n9851.out[0] (.names)                                            0.261    21.453
n13561.in[0] (.names)                                            1.014    22.467
n13561.out[0] (.names)                                           0.261    22.728
n13534.in[0] (.names)                                            1.014    23.742
n13534.out[0] (.names)                                           0.261    24.003
n13562.in[0] (.names)                                            1.014    25.016
n13562.out[0] (.names)                                           0.261    25.277
n13563.in[0] (.names)                                            1.014    26.291
n13563.out[0] (.names)                                           0.261    26.552
n13552.in[0] (.names)                                            1.014    27.566
n13552.out[0] (.names)                                           0.261    27.827
n13564.in[0] (.names)                                            1.014    28.841
n13564.out[0] (.names)                                           0.261    29.102
n13565.in[0] (.names)                                            1.014    30.116
n13565.out[0] (.names)                                           0.261    30.377
n13538.in[3] (.names)                                            1.014    31.390
n13538.out[0] (.names)                                           0.261    31.651
n13569.in[0] (.names)                                            1.014    32.665
n13569.out[0] (.names)                                           0.261    32.926
n13570.in[1] (.names)                                            1.014    33.940
n13570.out[0] (.names)                                           0.261    34.201
n13554.in[0] (.names)                                            1.014    35.215
n13554.out[0] (.names)                                           0.261    35.476
n13540.in[0] (.names)                                            1.014    36.490
n13540.out[0] (.names)                                           0.261    36.751
n13572.in[0] (.names)                                            1.014    37.765
n13572.out[0] (.names)                                           0.261    38.026
n13812.in[1] (.names)                                            1.014    39.039
n13812.out[0] (.names)                                           0.261    39.300
n13816.in[2] (.names)                                            1.014    40.314
n13816.out[0] (.names)                                           0.261    40.575
n13820.in[0] (.names)                                            1.014    41.589
n13820.out[0] (.names)                                           0.261    41.850
n7941.in[1] (.names)                                             1.014    42.864
n7941.out[0] (.names)                                            0.261    43.125
n13523.in[1] (.names)                                            1.014    44.139
n13523.out[0] (.names)                                           0.261    44.400
n13747.in[0] (.names)                                            1.014    45.413
n13747.out[0] (.names)                                           0.261    45.674
n13544.in[3] (.names)                                            1.014    46.688
n13544.out[0] (.names)                                           0.261    46.949
n10128.in[0] (.names)                                            1.014    47.963
n10128.out[0] (.names)                                           0.261    48.224
n13473.in[2] (.names)                                            1.014    49.238
n13473.out[0] (.names)                                           0.261    49.499
n13519.in[0] (.names)                                            1.014    50.513
n13519.out[0] (.names)                                           0.261    50.774
n1940.in[0] (.names)                                             1.014    51.787
n1940.out[0] (.names)                                            0.261    52.048
out:n1940.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n13444.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2207.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13444.clk[0] (.latch)                                           1.014     1.014
n13444.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n8064.in[0] (.names)                                             1.014     2.070
n8064.out[0] (.names)                                            0.261     2.331
n14725.in[1] (.names)                                            1.014     3.344
n14725.out[0] (.names)                                           0.261     3.605
n14736.in[0] (.names)                                            1.014     4.619
n14736.out[0] (.names)                                           0.261     4.880
n14737.in[0] (.names)                                            1.014     5.894
n14737.out[0] (.names)                                           0.261     6.155
n14739.in[0] (.names)                                            1.014     7.169
n14739.out[0] (.names)                                           0.261     7.430
n14728.in[1] (.names)                                            1.014     8.444
n14728.out[0] (.names)                                           0.261     8.705
n14752.in[2] (.names)                                            1.014     9.719
n14752.out[0] (.names)                                           0.261     9.980
n14758.in[0] (.names)                                            1.014    10.993
n14758.out[0] (.names)                                           0.261    11.254
n14759.in[0] (.names)                                            1.014    12.268
n14759.out[0] (.names)                                           0.261    12.529
n14582.in[0] (.names)                                            1.014    13.543
n14582.out[0] (.names)                                           0.261    13.804
n14447.in[0] (.names)                                            1.014    14.818
n14447.out[0] (.names)                                           0.261    15.079
n14448.in[2] (.names)                                            1.014    16.093
n14448.out[0] (.names)                                           0.261    16.354
n14449.in[1] (.names)                                            1.014    17.367
n14449.out[0] (.names)                                           0.261    17.628
n14450.in[0] (.names)                                            1.014    18.642
n14450.out[0] (.names)                                           0.261    18.903
n14451.in[0] (.names)                                            1.014    19.917
n14451.out[0] (.names)                                           0.261    20.178
n14453.in[1] (.names)                                            1.014    21.192
n14453.out[0] (.names)                                           0.261    21.453
n14419.in[2] (.names)                                            1.014    22.467
n14419.out[0] (.names)                                           0.261    22.728
n14442.in[2] (.names)                                            1.014    23.742
n14442.out[0] (.names)                                           0.261    24.003
n14454.in[0] (.names)                                            1.014    25.016
n14454.out[0] (.names)                                           0.261    25.277
n14407.in[0] (.names)                                            1.014    26.291
n14407.out[0] (.names)                                           0.261    26.552
n14408.in[3] (.names)                                            1.014    27.566
n14408.out[0] (.names)                                           0.261    27.827
n14409.in[0] (.names)                                            1.014    28.841
n14409.out[0] (.names)                                           0.261    29.102
n14410.in[0] (.names)                                            1.014    30.116
n14410.out[0] (.names)                                           0.261    30.377
n14263.in[0] (.names)                                            1.014    31.390
n14263.out[0] (.names)                                           0.261    31.651
n14596.in[2] (.names)                                            1.014    32.665
n14596.out[0] (.names)                                           0.261    32.926
n14603.in[0] (.names)                                            1.014    33.940
n14603.out[0] (.names)                                           0.261    34.201
n14551.in[2] (.names)                                            1.014    35.215
n14551.out[0] (.names)                                           0.261    35.476
n14604.in[1] (.names)                                            1.014    36.490
n14604.out[0] (.names)                                           0.261    36.751
n14615.in[0] (.names)                                            1.014    37.765
n14615.out[0] (.names)                                           0.261    38.026
n14503.in[0] (.names)                                            1.014    39.039
n14503.out[0] (.names)                                           0.261    39.300
n14504.in[0] (.names)                                            1.014    40.314
n14504.out[0] (.names)                                           0.261    40.575
n14509.in[1] (.names)                                            1.014    41.589
n14509.out[0] (.names)                                           0.261    41.850
n14510.in[0] (.names)                                            1.014    42.864
n14510.out[0] (.names)                                           0.261    43.125
n14495.in[1] (.names)                                            1.014    44.139
n14495.out[0] (.names)                                           0.261    44.400
n14496.in[0] (.names)                                            1.014    45.413
n14496.out[0] (.names)                                           0.261    45.674
n13949.in[2] (.names)                                            1.014    46.688
n13949.out[0] (.names)                                           0.261    46.949
n14512.in[0] (.names)                                            1.014    47.963
n14512.out[0] (.names)                                           0.261    48.224
n14514.in[0] (.names)                                            1.014    49.238
n14514.out[0] (.names)                                           0.261    49.499
n10153.in[0] (.names)                                            1.014    50.513
n10153.out[0] (.names)                                           0.261    50.774
n2207.in[0] (.names)                                             1.014    51.787
n2207.out[0] (.names)                                            0.261    52.048
out:n2207.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n2105.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2380.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2105.clk[0] (.latch)                                            1.014     1.014
n2105.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11067.in[2] (.names)                                            1.014     2.070
n11067.out[0] (.names)                                           0.261     2.331
n11069.in[1] (.names)                                            1.014     3.344
n11069.out[0] (.names)                                           0.261     3.605
n10746.in[0] (.names)                                            1.014     4.619
n10746.out[0] (.names)                                           0.261     4.880
n11070.in[0] (.names)                                            1.014     5.894
n11070.out[0] (.names)                                           0.261     6.155
n11025.in[0] (.names)                                            1.014     7.169
n11025.out[0] (.names)                                           0.261     7.430
n11026.in[1] (.names)                                            1.014     8.444
n11026.out[0] (.names)                                           0.261     8.705
n11027.in[0] (.names)                                            1.014     9.719
n11027.out[0] (.names)                                           0.261     9.980
n10507.in[0] (.names)                                            1.014    10.993
n10507.out[0] (.names)                                           0.261    11.254
n8653.in[1] (.names)                                             1.014    12.268
n8653.out[0] (.names)                                            0.261    12.529
n8650.in[1] (.names)                                             1.014    13.543
n8650.out[0] (.names)                                            0.261    13.804
n8654.in[1] (.names)                                             1.014    14.818
n8654.out[0] (.names)                                            0.261    15.079
n8648.in[0] (.names)                                             1.014    16.093
n8648.out[0] (.names)                                            0.261    16.354
n8645.in[0] (.names)                                             1.014    17.367
n8645.out[0] (.names)                                            0.261    17.628
n8647.in[0] (.names)                                             1.014    18.642
n8647.out[0] (.names)                                            0.261    18.903
n8651.in[2] (.names)                                             1.014    19.917
n8651.out[0] (.names)                                            0.261    20.178
n8652.in[2] (.names)                                             1.014    21.192
n8652.out[0] (.names)                                            0.261    21.453
n8655.in[1] (.names)                                             1.014    22.467
n8655.out[0] (.names)                                            0.261    22.728
n8690.in[2] (.names)                                             1.014    23.742
n8690.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8684.in[0] (.names)                                             1.014    26.291
n8684.out[0] (.names)                                            0.261    26.552
n8702.in[2] (.names)                                             1.014    27.566
n8702.out[0] (.names)                                            0.261    27.827
n8704.in[1] (.names)                                             1.014    28.841
n8704.out[0] (.names)                                            0.261    29.102
n8700.in[0] (.names)                                             1.014    30.116
n8700.out[0] (.names)                                            0.261    30.377
n8720.in[2] (.names)                                             1.014    31.390
n8720.out[0] (.names)                                            0.261    31.651
n8830.in[1] (.names)                                             1.014    32.665
n8830.out[0] (.names)                                            0.261    32.926
n8832.in[0] (.names)                                             1.014    33.940
n8832.out[0] (.names)                                            0.261    34.201
n8833.in[0] (.names)                                             1.014    35.215
n8833.out[0] (.names)                                            0.261    35.476
n8194.in[1] (.names)                                             1.014    36.490
n8194.out[0] (.names)                                            0.261    36.751
n8190.in[0] (.names)                                             1.014    37.765
n8190.out[0] (.names)                                            0.261    38.026
n8191.in[1] (.names)                                             1.014    39.039
n8191.out[0] (.names)                                            0.261    39.300
n8197.in[2] (.names)                                             1.014    40.314
n8197.out[0] (.names)                                            0.261    40.575
n8199.in[0] (.names)                                             1.014    41.589
n8199.out[0] (.names)                                            0.261    41.850
n2427.in[1] (.names)                                             1.014    42.864
n2427.out[0] (.names)                                            0.261    43.125
n9125.in[0] (.names)                                             1.014    44.139
n9125.out[0] (.names)                                            0.261    44.400
n9136.in[1] (.names)                                             1.014    45.413
n9136.out[0] (.names)                                            0.261    45.674
n9137.in[0] (.names)                                             1.014    46.688
n9137.out[0] (.names)                                            0.261    46.949
n9138.in[1] (.names)                                             1.014    47.963
n9138.out[0] (.names)                                            0.261    48.224
n9139.in[0] (.names)                                             1.014    49.238
n9139.out[0] (.names)                                            0.261    49.499
n9140.in[1] (.names)                                             1.014    50.513
n9140.out[0] (.names)                                            0.261    50.774
n2380.in[0] (.names)                                             1.014    51.787
n2380.out[0] (.names)                                            0.261    52.048
out:n2380.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n15727.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2048.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15727.clk[0] (.latch)                                           1.014     1.014
n15727.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2423.in[0] (.names)                                             1.014     2.070
n2423.out[0] (.names)                                            0.261     2.331
n15674.in[1] (.names)                                            1.014     3.344
n15674.out[0] (.names)                                           0.261     3.605
n15731.in[1] (.names)                                            1.014     4.619
n15731.out[0] (.names)                                           0.261     4.880
n15732.in[0] (.names)                                            1.014     5.894
n15732.out[0] (.names)                                           0.261     6.155
n15678.in[1] (.names)                                            1.014     7.169
n15678.out[0] (.names)                                           0.261     7.430
n15738.in[0] (.names)                                            1.014     8.444
n15738.out[0] (.names)                                           0.261     8.705
n1842.in[1] (.names)                                             1.014     9.719
n1842.out[0] (.names)                                            0.261     9.980
n15739.in[0] (.names)                                            1.014    10.993
n15739.out[0] (.names)                                           0.261    11.254
n15740.in[0] (.names)                                            1.014    12.268
n15740.out[0] (.names)                                           0.261    12.529
n15688.in[0] (.names)                                            1.014    13.543
n15688.out[0] (.names)                                           0.261    13.804
n15839.in[1] (.names)                                            1.014    14.818
n15839.out[0] (.names)                                           0.261    15.079
n15960.in[0] (.names)                                            1.014    16.093
n15960.out[0] (.names)                                           0.261    16.354
n15961.in[1] (.names)                                            1.014    17.367
n15961.out[0] (.names)                                           0.261    17.628
n15962.in[0] (.names)                                            1.014    18.642
n15962.out[0] (.names)                                           0.261    18.903
n16002.in[0] (.names)                                            1.014    19.917
n16002.out[0] (.names)                                           0.261    20.178
n15964.in[0] (.names)                                            1.014    21.192
n15964.out[0] (.names)                                           0.261    21.453
n15979.in[0] (.names)                                            1.014    22.467
n15979.out[0] (.names)                                           0.261    22.728
n15980.in[1] (.names)                                            1.014    23.742
n15980.out[0] (.names)                                           0.261    24.003
n15981.in[0] (.names)                                            1.014    25.016
n15981.out[0] (.names)                                           0.261    25.277
n15966.in[0] (.names)                                            1.014    26.291
n15966.out[0] (.names)                                           0.261    26.552
n15694.in[0] (.names)                                            1.014    27.566
n15694.out[0] (.names)                                           0.261    27.827
n17753.in[3] (.names)                                            1.014    28.841
n17753.out[0] (.names)                                           0.261    29.102
n16635.in[0] (.names)                                            1.014    30.116
n16635.out[0] (.names)                                           0.261    30.377
n17651.in[2] (.names)                                            1.014    31.390
n17651.out[0] (.names)                                           0.261    31.651
n17654.in[1] (.names)                                            1.014    32.665
n17654.out[0] (.names)                                           0.261    32.926
n17655.in[0] (.names)                                            1.014    33.940
n17655.out[0] (.names)                                           0.261    34.201
n17656.in[0] (.names)                                            1.014    35.215
n17656.out[0] (.names)                                           0.261    35.476
n17658.in[1] (.names)                                            1.014    36.490
n17658.out[0] (.names)                                           0.261    36.751
n17699.in[1] (.names)                                            1.014    37.765
n17699.out[0] (.names)                                           0.261    38.026
n17701.in[0] (.names)                                            1.014    39.039
n17701.out[0] (.names)                                           0.261    39.300
n17695.in[1] (.names)                                            1.014    40.314
n17695.out[0] (.names)                                           0.261    40.575
n17696.in[3] (.names)                                            1.014    41.589
n17696.out[0] (.names)                                           0.261    41.850
n17697.in[1] (.names)                                            1.014    42.864
n17697.out[0] (.names)                                           0.261    43.125
n17664.in[0] (.names)                                            1.014    44.139
n17664.out[0] (.names)                                           0.261    44.400
n17698.in[0] (.names)                                            1.014    45.413
n17698.out[0] (.names)                                           0.261    45.674
n17707.in[0] (.names)                                            1.014    46.688
n17707.out[0] (.names)                                           0.261    46.949
n15256.in[0] (.names)                                            1.014    47.963
n15256.out[0] (.names)                                           0.261    48.224
n15257.in[1] (.names)                                            1.014    49.238
n15257.out[0] (.names)                                           0.261    49.499
n15262.in[1] (.names)                                            1.014    50.513
n15262.out[0] (.names)                                           0.261    50.774
n2048.in[0] (.names)                                             1.014    51.787
n2048.out[0] (.names)                                            0.261    52.048
out:n2048.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1824.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9727.in[0] (.names)                                             1.014     5.894
n9727.out[0] (.names)                                            0.261     6.155
n9729.in[0] (.names)                                             1.014     7.169
n9729.out[0] (.names)                                            0.261     7.430
n9711.in[0] (.names)                                             1.014     8.444
n9711.out[0] (.names)                                            0.261     8.705
n9723.in[3] (.names)                                             1.014     9.719
n9723.out[0] (.names)                                            0.261     9.980
n9681.in[2] (.names)                                             1.014    10.993
n9681.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9722.in[1] (.names)                                             1.014    13.543
n9722.out[0] (.names)                                            0.261    13.804
n9258.in[0] (.names)                                             1.014    14.818
n9258.out[0] (.names)                                            0.261    15.079
n7901.in[1] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n9725.in[0] (.names)                                             1.014    17.367
n9725.out[0] (.names)                                            0.261    17.628
n9679.in[1] (.names)                                             1.014    18.642
n9679.out[0] (.names)                                            0.261    18.903
n9733.in[1] (.names)                                             1.014    19.917
n9733.out[0] (.names)                                            0.261    20.178
n9704.in[0] (.names)                                             1.014    21.192
n9704.out[0] (.names)                                            0.261    21.453
n9695.in[1] (.names)                                             1.014    22.467
n9695.out[0] (.names)                                            0.261    22.728
n9675.in[1] (.names)                                             1.014    23.742
n9675.out[0] (.names)                                            0.261    24.003
n9697.in[3] (.names)                                             1.014    25.016
n9697.out[0] (.names)                                            0.261    25.277
n9698.in[2] (.names)                                             1.014    26.291
n9698.out[0] (.names)                                            0.261    26.552
n9699.in[0] (.names)                                             1.014    27.566
n9699.out[0] (.names)                                            0.261    27.827
n9700.in[0] (.names)                                             1.014    28.841
n9700.out[0] (.names)                                            0.261    29.102
n9701.in[2] (.names)                                             1.014    30.116
n9701.out[0] (.names)                                            0.261    30.377
n9649.in[1] (.names)                                             1.014    31.390
n9649.out[0] (.names)                                            0.261    31.651
n9702.in[0] (.names)                                             1.014    32.665
n9702.out[0] (.names)                                            0.261    32.926
n9705.in[0] (.names)                                             1.014    33.940
n9705.out[0] (.names)                                            0.261    34.201
n9706.in[0] (.names)                                             1.014    35.215
n9706.out[0] (.names)                                            0.261    35.476
n9707.in[0] (.names)                                             1.014    36.490
n9707.out[0] (.names)                                            0.261    36.751
n9709.in[1] (.names)                                             1.014    37.765
n9709.out[0] (.names)                                            0.261    38.026
n9710.in[0] (.names)                                             1.014    39.039
n9710.out[0] (.names)                                            0.261    39.300
n9703.in[2] (.names)                                             1.014    40.314
n9703.out[0] (.names)                                            0.261    40.575
n9238.in[0] (.names)                                             1.014    41.589
n9238.out[0] (.names)                                            0.261    41.850
n7943.in[2] (.names)                                             1.014    42.864
n7943.out[0] (.names)                                            0.261    43.125
n9799.in[0] (.names)                                             1.014    44.139
n9799.out[0] (.names)                                            0.261    44.400
n9042.in[3] (.names)                                             1.014    45.413
n9042.out[0] (.names)                                            0.261    45.674
n9983.in[2] (.names)                                             1.014    46.688
n9983.out[0] (.names)                                            0.261    46.949
n9987.in[2] (.names)                                             1.014    47.963
n9987.out[0] (.names)                                            0.261    48.224
n9037.in[1] (.names)                                             1.014    49.238
n9037.out[0] (.names)                                            0.261    49.499
n9990.in[0] (.names)                                             1.014    50.513
n9990.out[0] (.names)                                            0.261    50.774
n1824.in[0] (.names)                                             1.014    51.787
n1824.out[0] (.names)                                            0.261    52.048
out:n1824.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n7889.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2194.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7889.clk[0] (.latch)                                            1.014     1.014
n7889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8596.in[0] (.names)                                             1.014     2.070
n8596.out[0] (.names)                                            0.261     2.331
n8597.in[0] (.names)                                             1.014     3.344
n8597.out[0] (.names)                                            0.261     3.605
n8253.in[0] (.names)                                             1.014     4.619
n8253.out[0] (.names)                                            0.261     4.880
n8409.in[0] (.names)                                             1.014     5.894
n8409.out[0] (.names)                                            0.261     6.155
n2444.in[0] (.names)                                             1.014     7.169
n2444.out[0] (.names)                                            0.261     7.430
n8100.in[0] (.names)                                             1.014     8.444
n8100.out[0] (.names)                                            0.261     8.705
n8753.in[0] (.names)                                             1.014     9.719
n8753.out[0] (.names)                                            0.261     9.980
n8754.in[0] (.names)                                             1.014    10.993
n8754.out[0] (.names)                                            0.261    11.254
n8756.in[1] (.names)                                             1.014    12.268
n8756.out[0] (.names)                                            0.261    12.529
n8757.in[0] (.names)                                             1.014    13.543
n8757.out[0] (.names)                                            0.261    13.804
n8982.in[2] (.names)                                             1.014    14.818
n8982.out[0] (.names)                                            0.261    15.079
n8976.in[0] (.names)                                             1.014    16.093
n8976.out[0] (.names)                                            0.261    16.354
n8983.in[0] (.names)                                             1.014    17.367
n8983.out[0] (.names)                                            0.261    17.628
n8984.in[0] (.names)                                             1.014    18.642
n8984.out[0] (.names)                                            0.261    18.903
n8082.in[0] (.names)                                             1.014    19.917
n8082.out[0] (.names)                                            0.261    20.178
n8083.in[2] (.names)                                             1.014    21.192
n8083.out[0] (.names)                                            0.261    21.453
n8087.in[1] (.names)                                             1.014    22.467
n8087.out[0] (.names)                                            0.261    22.728
n7996.in[0] (.names)                                             1.014    23.742
n7996.out[0] (.names)                                            0.261    24.003
n8091.in[2] (.names)                                             1.014    25.016
n8091.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[0] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8099.in[0] (.names)                                             1.014    28.841
n8099.out[0] (.names)                                            0.261    29.102
n8101.in[0] (.names)                                             1.014    30.116
n8101.out[0] (.names)                                            0.261    30.377
n8103.in[2] (.names)                                             1.014    31.390
n8103.out[0] (.names)                                            0.261    31.651
n8104.in[1] (.names)                                             1.014    32.665
n8104.out[0] (.names)                                            0.261    32.926
n8105.in[0] (.names)                                             1.014    33.940
n8105.out[0] (.names)                                            0.261    34.201
n8220.in[0] (.names)                                             1.014    35.215
n8220.out[0] (.names)                                            0.261    35.476
n8250.in[1] (.names)                                             1.014    36.490
n8250.out[0] (.names)                                            0.261    36.751
n7979.in[0] (.names)                                             1.014    37.765
n7979.out[0] (.names)                                            0.261    38.026
n8251.in[0] (.names)                                             1.014    39.039
n8251.out[0] (.names)                                            0.261    39.300
n8256.in[2] (.names)                                             1.014    40.314
n8256.out[0] (.names)                                            0.261    40.575
n8258.in[0] (.names)                                             1.014    41.589
n8258.out[0] (.names)                                            0.261    41.850
n8254.in[3] (.names)                                             1.014    42.864
n8254.out[0] (.names)                                            0.261    43.125
n8259.in[1] (.names)                                             1.014    44.139
n8259.out[0] (.names)                                            0.261    44.400
n8260.in[0] (.names)                                             1.014    45.413
n8260.out[0] (.names)                                            0.261    45.674
n8262.in[1] (.names)                                             1.014    46.688
n8262.out[0] (.names)                                            0.261    46.949
n8263.in[0] (.names)                                             1.014    47.963
n8263.out[0] (.names)                                            0.261    48.224
n8265.in[0] (.names)                                             1.014    49.238
n8265.out[0] (.names)                                            0.261    49.499
n8024.in[0] (.names)                                             1.014    50.513
n8024.out[0] (.names)                                            0.261    50.774
n2194.in[0] (.names)                                             1.014    51.787
n2194.out[0] (.names)                                            0.261    52.048
out:n2194.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n2767.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2141.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2767.clk[0] (.latch)                                            1.014     1.014
n2767.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16461.in[0] (.names)                                            1.014     2.070
n16461.out[0] (.names)                                           0.261     2.331
n16455.in[1] (.names)                                            1.014     3.344
n16455.out[0] (.names)                                           0.261     3.605
n16457.in[0] (.names)                                            1.014     4.619
n16457.out[0] (.names)                                           0.261     4.880
n16428.in[0] (.names)                                            1.014     5.894
n16428.out[0] (.names)                                           0.261     6.155
n16429.in[0] (.names)                                            1.014     7.169
n16429.out[0] (.names)                                           0.261     7.430
n16430.in[0] (.names)                                            1.014     8.444
n16430.out[0] (.names)                                           0.261     8.705
n16424.in[0] (.names)                                            1.014     9.719
n16424.out[0] (.names)                                           0.261     9.980
n15827.in[0] (.names)                                            1.014    10.993
n15827.out[0] (.names)                                           0.261    11.254
n15820.in[2] (.names)                                            1.014    12.268
n15820.out[0] (.names)                                           0.261    12.529
n15821.in[0] (.names)                                            1.014    13.543
n15821.out[0] (.names)                                           0.261    13.804
n15823.in[0] (.names)                                            1.014    14.818
n15823.out[0] (.names)                                           0.261    15.079
n15833.in[2] (.names)                                            1.014    16.093
n15833.out[0] (.names)                                           0.261    16.354
n15837.in[0] (.names)                                            1.014    17.367
n15837.out[0] (.names)                                           0.261    17.628
n15838.in[1] (.names)                                            1.014    18.642
n15838.out[0] (.names)                                           0.261    18.903
n15840.in[2] (.names)                                            1.014    19.917
n15840.out[0] (.names)                                           0.261    20.178
n15841.in[0] (.names)                                            1.014    21.192
n15841.out[0] (.names)                                           0.261    21.453
n15845.in[0] (.names)                                            1.014    22.467
n15845.out[0] (.names)                                           0.261    22.728
n15846.in[1] (.names)                                            1.014    23.742
n15846.out[0] (.names)                                           0.261    24.003
n15847.in[0] (.names)                                            1.014    25.016
n15847.out[0] (.names)                                           0.261    25.277
n15816.in[0] (.names)                                            1.014    26.291
n15816.out[0] (.names)                                           0.261    26.552
n15876.in[0] (.names)                                            1.014    27.566
n15876.out[0] (.names)                                           0.261    27.827
n16127.in[1] (.names)                                            1.014    28.841
n16127.out[0] (.names)                                           0.261    29.102
n16125.in[0] (.names)                                            1.014    30.116
n16125.out[0] (.names)                                           0.261    30.377
n16126.in[0] (.names)                                            1.014    31.390
n16126.out[0] (.names)                                           0.261    31.651
n16129.in[1] (.names)                                            1.014    32.665
n16129.out[0] (.names)                                           0.261    32.926
n16027.in[1] (.names)                                            1.014    33.940
n16027.out[0] (.names)                                           0.261    34.201
n16083.in[0] (.names)                                            1.014    35.215
n16083.out[0] (.names)                                           0.261    35.476
n16131.in[0] (.names)                                            1.014    36.490
n16131.out[0] (.names)                                           0.261    36.751
n16503.in[1] (.names)                                            1.014    37.765
n16503.out[0] (.names)                                           0.261    38.026
n16504.in[0] (.names)                                            1.014    39.039
n16504.out[0] (.names)                                           0.261    39.300
n16505.in[0] (.names)                                            1.014    40.314
n16505.out[0] (.names)                                           0.261    40.575
n16513.in[1] (.names)                                            1.014    41.589
n16513.out[0] (.names)                                           0.261    41.850
n16474.in[1] (.names)                                            1.014    42.864
n16474.out[0] (.names)                                           0.261    43.125
n16511.in[1] (.names)                                            1.014    44.139
n16511.out[0] (.names)                                           0.261    44.400
n16512.in[0] (.names)                                            1.014    45.413
n16512.out[0] (.names)                                           0.261    45.674
n16519.in[0] (.names)                                            1.014    46.688
n16519.out[0] (.names)                                           0.261    46.949
n16520.in[1] (.names)                                            1.014    47.963
n16520.out[0] (.names)                                           0.261    48.224
n16521.in[0] (.names)                                            1.014    49.238
n16521.out[0] (.names)                                           0.261    49.499
n15339.in[0] (.names)                                            1.014    50.513
n15339.out[0] (.names)                                           0.261    50.774
n2141.in[0] (.names)                                             1.014    51.787
n2141.out[0] (.names)                                            0.261    52.048
out:n2141.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n6234.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2329.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6234.clk[0] (.latch)                                            1.014     1.014
n6234.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6235.in[0] (.names)                                             1.014     2.070
n6235.out[0] (.names)                                            0.261     2.331
n6203.in[1] (.names)                                             1.014     3.344
n6203.out[0] (.names)                                            0.261     3.605
n6236.in[0] (.names)                                             1.014     4.619
n6236.out[0] (.names)                                            0.261     4.880
n6237.in[0] (.names)                                             1.014     5.894
n6237.out[0] (.names)                                            0.261     6.155
n6190.in[1] (.names)                                             1.014     7.169
n6190.out[0] (.names)                                            0.261     7.430
n6125.in[1] (.names)                                             1.014     8.444
n6125.out[0] (.names)                                            0.261     8.705
n6186.in[0] (.names)                                             1.014     9.719
n6186.out[0] (.names)                                            0.261     9.980
n6189.in[0] (.names)                                             1.014    10.993
n6189.out[0] (.names)                                            0.261    11.254
n6120.in[0] (.names)                                             1.014    12.268
n6120.out[0] (.names)                                            0.261    12.529
n6197.in[0] (.names)                                             1.014    13.543
n6197.out[0] (.names)                                            0.261    13.804
n2046.in[1] (.names)                                             1.014    14.818
n2046.out[0] (.names)                                            0.261    15.079
n17108.in[1] (.names)                                            1.014    16.093
n17108.out[0] (.names)                                           0.261    16.354
n17109.in[1] (.names)                                            1.014    17.367
n17109.out[0] (.names)                                           0.261    17.628
n17110.in[1] (.names)                                            1.014    18.642
n17110.out[0] (.names)                                           0.261    18.903
n17090.in[0] (.names)                                            1.014    19.917
n17090.out[0] (.names)                                           0.261    20.178
n17091.in[0] (.names)                                            1.014    21.192
n17091.out[0] (.names)                                           0.261    21.453
n17094.in[1] (.names)                                            1.014    22.467
n17094.out[0] (.names)                                           0.261    22.728
n17066.in[0] (.names)                                            1.014    23.742
n17066.out[0] (.names)                                           0.261    24.003
n17095.in[0] (.names)                                            1.014    25.016
n17095.out[0] (.names)                                           0.261    25.277
n17096.in[0] (.names)                                            1.014    26.291
n17096.out[0] (.names)                                           0.261    26.552
n16860.in[2] (.names)                                            1.014    27.566
n16860.out[0] (.names)                                           0.261    27.827
n17102.in[0] (.names)                                            1.014    28.841
n17102.out[0] (.names)                                           0.261    29.102
n17103.in[0] (.names)                                            1.014    30.116
n17103.out[0] (.names)                                           0.261    30.377
n17104.in[0] (.names)                                            1.014    31.390
n17104.out[0] (.names)                                           0.261    31.651
n17105.in[0] (.names)                                            1.014    32.665
n17105.out[0] (.names)                                           0.261    32.926
n17106.in[0] (.names)                                            1.014    33.940
n17106.out[0] (.names)                                           0.261    34.201
n1804.in[0] (.names)                                             1.014    35.215
n1804.out[0] (.names)                                            0.261    35.476
n17098.in[1] (.names)                                            1.014    36.490
n17098.out[0] (.names)                                           0.261    36.751
n16814.in[0] (.names)                                            1.014    37.765
n16814.out[0] (.names)                                           0.261    38.026
n16815.in[1] (.names)                                            1.014    39.039
n16815.out[0] (.names)                                           0.261    39.300
n16817.in[0] (.names)                                            1.014    40.314
n16817.out[0] (.names)                                           0.261    40.575
n2389.in[0] (.names)                                             1.014    41.589
n2389.out[0] (.names)                                            0.261    41.850
n16837.in[0] (.names)                                            1.014    42.864
n16837.out[0] (.names)                                           0.261    43.125
n16845.in[1] (.names)                                            1.014    44.139
n16845.out[0] (.names)                                           0.261    44.400
n2537.in[0] (.names)                                             1.014    45.413
n2537.out[0] (.names)                                            0.261    45.674
n16941.in[2] (.names)                                            1.014    46.688
n16941.out[0] (.names)                                           0.261    46.949
n16952.in[2] (.names)                                            1.014    47.963
n16952.out[0] (.names)                                           0.261    48.224
n16648.in[1] (.names)                                            1.014    49.238
n16648.out[0] (.names)                                           0.261    49.499
n16632.in[0] (.names)                                            1.014    50.513
n16632.out[0] (.names)                                           0.261    50.774
n2329.in[0] (.names)                                             1.014    51.787
n2329.out[0] (.names)                                            0.261    52.048
out:n2329.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n2198.Q[0] (.latch clocked by pclk)
Endpoint  : n13328.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2198.clk[0] (.latch)                                            1.014     1.014
n2198.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12429.in[0] (.names)                                            1.014     2.070
n12429.out[0] (.names)                                           0.261     2.331
n12430.in[0] (.names)                                            1.014     3.344
n12430.out[0] (.names)                                           0.261     3.605
n12682.in[1] (.names)                                            1.014     4.619
n12682.out[0] (.names)                                           0.261     4.880
n13347.in[0] (.names)                                            1.014     5.894
n13347.out[0] (.names)                                           0.261     6.155
n12547.in[1] (.names)                                            1.014     7.169
n12547.out[0] (.names)                                           0.261     7.430
n13217.in[0] (.names)                                            1.014     8.444
n13217.out[0] (.names)                                           0.261     8.705
n13089.in[0] (.names)                                            1.014     9.719
n13089.out[0] (.names)                                           0.261     9.980
n13418.in[0] (.names)                                            1.014    10.993
n13418.out[0] (.names)                                           0.261    11.254
n13420.in[1] (.names)                                            1.014    12.268
n13420.out[0] (.names)                                           0.261    12.529
n12638.in[0] (.names)                                            1.014    13.543
n12638.out[0] (.names)                                           0.261    13.804
n13357.in[2] (.names)                                            1.014    14.818
n13357.out[0] (.names)                                           0.261    15.079
n13358.in[2] (.names)                                            1.014    16.093
n13358.out[0] (.names)                                           0.261    16.354
n13359.in[1] (.names)                                            1.014    17.367
n13359.out[0] (.names)                                           0.261    17.628
n13360.in[1] (.names)                                            1.014    18.642
n13360.out[0] (.names)                                           0.261    18.903
n13361.in[0] (.names)                                            1.014    19.917
n13361.out[0] (.names)                                           0.261    20.178
n12196.in[0] (.names)                                            1.014    21.192
n12196.out[0] (.names)                                           0.261    21.453
n13370.in[1] (.names)                                            1.014    22.467
n13370.out[0] (.names)                                           0.261    22.728
n13375.in[2] (.names)                                            1.014    23.742
n13375.out[0] (.names)                                           0.261    24.003
n13376.in[0] (.names)                                            1.014    25.016
n13376.out[0] (.names)                                           0.261    25.277
n13377.in[0] (.names)                                            1.014    26.291
n13377.out[0] (.names)                                           0.261    26.552
n13398.in[0] (.names)                                            1.014    27.566
n13398.out[0] (.names)                                           0.261    27.827
n13336.in[1] (.names)                                            1.014    28.841
n13336.out[0] (.names)                                           0.261    29.102
n12159.in[0] (.names)                                            1.014    30.116
n12159.out[0] (.names)                                           0.261    30.377
n13400.in[0] (.names)                                            1.014    31.390
n13400.out[0] (.names)                                           0.261    31.651
n13401.in[0] (.names)                                            1.014    32.665
n13401.out[0] (.names)                                           0.261    32.926
n12928.in[0] (.names)                                            1.014    33.940
n12928.out[0] (.names)                                           0.261    34.201
n12857.in[2] (.names)                                            1.014    35.215
n12857.out[0] (.names)                                           0.261    35.476
n12929.in[0] (.names)                                            1.014    36.490
n12929.out[0] (.names)                                           0.261    36.751
n12930.in[0] (.names)                                            1.014    37.765
n12930.out[0] (.names)                                           0.261    38.026
n12932.in[0] (.names)                                            1.014    39.039
n12932.out[0] (.names)                                           0.261    39.300
n12933.in[1] (.names)                                            1.014    40.314
n12933.out[0] (.names)                                           0.261    40.575
n12945.in[2] (.names)                                            1.014    41.589
n12945.out[0] (.names)                                           0.261    41.850
n12942.in[1] (.names)                                            1.014    42.864
n12942.out[0] (.names)                                           0.261    43.125
n12943.in[0] (.names)                                            1.014    44.139
n12943.out[0] (.names)                                           0.261    44.400
n10156.in[1] (.names)                                            1.014    45.413
n10156.out[0] (.names)                                           0.261    45.674
n12946.in[0] (.names)                                            1.014    46.688
n12946.out[0] (.names)                                           0.261    46.949
n12949.in[1] (.names)                                            1.014    47.963
n12949.out[0] (.names)                                           0.261    48.224
n12950.in[0] (.names)                                            1.014    49.238
n12950.out[0] (.names)                                           0.261    49.499
n12951.in[0] (.names)                                            1.014    50.513
n12951.out[0] (.names)                                           0.261    50.774
n13327.in[3] (.names)                                            1.014    51.787
n13327.out[0] (.names)                                           0.261    52.048
n13328.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13328.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n2383.Q[0] (.latch clocked by pclk)
Endpoint  : n2513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2383.clk[0] (.latch)                                            1.014     1.014
n2383.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11488.in[0] (.names)                                            1.014     2.070
n11488.out[0] (.names)                                           0.261     2.331
n11489.in[0] (.names)                                            1.014     3.344
n11489.out[0] (.names)                                           0.261     3.605
n11490.in[0] (.names)                                            1.014     4.619
n11490.out[0] (.names)                                           0.261     4.880
n11491.in[0] (.names)                                            1.014     5.894
n11491.out[0] (.names)                                           0.261     6.155
n11497.in[3] (.names)                                            1.014     7.169
n11497.out[0] (.names)                                           0.261     7.430
n11498.in[1] (.names)                                            1.014     8.444
n11498.out[0] (.names)                                           0.261     8.705
n11494.in[2] (.names)                                            1.014     9.719
n11494.out[0] (.names)                                           0.261     9.980
n11495.in[0] (.names)                                            1.014    10.993
n11495.out[0] (.names)                                           0.261    11.254
n11499.in[1] (.names)                                            1.014    12.268
n11499.out[0] (.names)                                           0.261    12.529
n10739.in[1] (.names)                                            1.014    13.543
n10739.out[0] (.names)                                           0.261    13.804
n10742.in[1] (.names)                                            1.014    14.818
n10742.out[0] (.names)                                           0.261    15.079
n10744.in[0] (.names)                                            1.014    16.093
n10744.out[0] (.names)                                           0.261    16.354
n10747.in[0] (.names)                                            1.014    17.367
n10747.out[0] (.names)                                           0.261    17.628
n10748.in[0] (.names)                                            1.014    18.642
n10748.out[0] (.names)                                           0.261    18.903
n10749.in[0] (.names)                                            1.014    19.917
n10749.out[0] (.names)                                           0.261    20.178
n10750.in[2] (.names)                                            1.014    21.192
n10750.out[0] (.names)                                           0.261    21.453
n10753.in[2] (.names)                                            1.014    22.467
n10753.out[0] (.names)                                           0.261    22.728
n10755.in[1] (.names)                                            1.014    23.742
n10755.out[0] (.names)                                           0.261    24.003
n10756.in[0] (.names)                                            1.014    25.016
n10756.out[0] (.names)                                           0.261    25.277
n10757.in[1] (.names)                                            1.014    26.291
n10757.out[0] (.names)                                           0.261    26.552
n10789.in[0] (.names)                                            1.014    27.566
n10789.out[0] (.names)                                           0.261    27.827
n10790.in[0] (.names)                                            1.014    28.841
n10790.out[0] (.names)                                           0.261    29.102
n10805.in[0] (.names)                                            1.014    30.116
n10805.out[0] (.names)                                           0.261    30.377
n10788.in[0] (.names)                                            1.014    31.390
n10788.out[0] (.names)                                           0.261    31.651
n10711.in[2] (.names)                                            1.014    32.665
n10711.out[0] (.names)                                           0.261    32.926
n10791.in[1] (.names)                                            1.014    33.940
n10791.out[0] (.names)                                           0.261    34.201
n10794.in[2] (.names)                                            1.014    35.215
n10794.out[0] (.names)                                           0.261    35.476
n10704.in[0] (.names)                                            1.014    36.490
n10704.out[0] (.names)                                           0.261    36.751
n11045.in[2] (.names)                                            1.014    37.765
n11045.out[0] (.names)                                           0.261    38.026
n11059.in[1] (.names)                                            1.014    39.039
n11059.out[0] (.names)                                           0.261    39.300
n11031.in[0] (.names)                                            1.014    40.314
n11031.out[0] (.names)                                           0.261    40.575
n11032.in[0] (.names)                                            1.014    41.589
n11032.out[0] (.names)                                           0.261    41.850
n10672.in[1] (.names)                                            1.014    42.864
n10672.out[0] (.names)                                           0.261    43.125
n11033.in[0] (.names)                                            1.014    44.139
n11033.out[0] (.names)                                           0.261    44.400
n11034.in[1] (.names)                                            1.014    45.413
n11034.out[0] (.names)                                           0.261    45.674
n11040.in[0] (.names)                                            1.014    46.688
n11040.out[0] (.names)                                           0.261    46.949
n11042.in[0] (.names)                                            1.014    47.963
n11042.out[0] (.names)                                           0.261    48.224
n11043.in[0] (.names)                                            1.014    49.238
n11043.out[0] (.names)                                           0.261    49.499
n12021.in[2] (.names)                                            1.014    50.513
n12021.out[0] (.names)                                           0.261    50.774
n10198.in[1] (.names)                                            1.014    51.787
n10198.out[0] (.names)                                           0.261    52.048
n2513.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2513.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n2037.Q[0] (.latch clocked by pclk)
Endpoint  : n5072.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2037.clk[0] (.latch)                                            1.014     1.014
n2037.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5924.in[0] (.names)                                             1.014     2.070
n5924.out[0] (.names)                                            0.261     2.331
n6078.in[3] (.names)                                             1.014     3.344
n6078.out[0] (.names)                                            0.261     3.605
n6091.in[0] (.names)                                             1.014     4.619
n6091.out[0] (.names)                                            0.261     4.880
n6087.in[0] (.names)                                             1.014     5.894
n6087.out[0] (.names)                                            0.261     6.155
n6090.in[0] (.names)                                             1.014     7.169
n6090.out[0] (.names)                                            0.261     7.430
n6094.in[0] (.names)                                             1.014     8.444
n6094.out[0] (.names)                                            0.261     8.705
n6095.in[0] (.names)                                             1.014     9.719
n6095.out[0] (.names)                                            0.261     9.980
n6096.in[0] (.names)                                             1.014    10.993
n6096.out[0] (.names)                                            0.261    11.254
n6082.in[0] (.names)                                             1.014    12.268
n6082.out[0] (.names)                                            0.261    12.529
n6072.in[2] (.names)                                             1.014    13.543
n6072.out[0] (.names)                                            0.261    13.804
n6083.in[1] (.names)                                             1.014    14.818
n6083.out[0] (.names)                                            0.261    15.079
n6084.in[0] (.names)                                             1.014    16.093
n6084.out[0] (.names)                                            0.261    16.354
n6119.in[0] (.names)                                             1.014    17.367
n6119.out[0] (.names)                                            0.261    17.628
n6122.in[0] (.names)                                             1.014    18.642
n6122.out[0] (.names)                                            0.261    18.903
n6099.in[0] (.names)                                             1.014    19.917
n6099.out[0] (.names)                                            0.261    20.178
n6116.in[0] (.names)                                             1.014    21.192
n6116.out[0] (.names)                                            0.261    21.453
n6118.in[2] (.names)                                             1.014    22.467
n6118.out[0] (.names)                                            0.261    22.728
n6111.in[0] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6126.in[2] (.names)                                             1.014    25.016
n6126.out[0] (.names)                                            0.261    25.277
n6006.in[0] (.names)                                             1.014    26.291
n6006.out[0] (.names)                                            0.261    26.552
n6106.in[0] (.names)                                             1.014    27.566
n6106.out[0] (.names)                                            0.261    27.827
n6127.in[0] (.names)                                             1.014    28.841
n6127.out[0] (.names)                                            0.261    29.102
n2280.in[1] (.names)                                             1.014    30.116
n2280.out[0] (.names)                                            0.261    30.377
n6131.in[0] (.names)                                             1.014    31.390
n6131.out[0] (.names)                                            0.261    31.651
n6073.in[2] (.names)                                             1.014    32.665
n6073.out[0] (.names)                                            0.261    32.926
n6075.in[1] (.names)                                             1.014    33.940
n6075.out[0] (.names)                                            0.261    34.201
n6101.in[1] (.names)                                             1.014    35.215
n6101.out[0] (.names)                                            0.261    35.476
n5979.in[2] (.names)                                             1.014    36.490
n5979.out[0] (.names)                                            0.261    36.751
n2519.in[1] (.names)                                             1.014    37.765
n2519.out[0] (.names)                                            0.261    38.026
n6408.in[0] (.names)                                             1.014    39.039
n6408.out[0] (.names)                                            0.261    39.300
n2888.in[1] (.names)                                             1.014    40.314
n2888.out[0] (.names)                                            0.261    40.575
n6411.in[1] (.names)                                             1.014    41.589
n6411.out[0] (.names)                                            0.261    41.850
n5839.in[0] (.names)                                             1.014    42.864
n5839.out[0] (.names)                                            0.261    43.125
n5841.in[1] (.names)                                             1.014    44.139
n5841.out[0] (.names)                                            0.261    44.400
n5843.in[0] (.names)                                             1.014    45.413
n5843.out[0] (.names)                                            0.261    45.674
n5835.in[1] (.names)                                             1.014    46.688
n5835.out[0] (.names)                                            0.261    46.949
n5070.in[0] (.names)                                             1.014    47.963
n5070.out[0] (.names)                                            0.261    48.224
n5906.in[0] (.names)                                             1.014    49.238
n5906.out[0] (.names)                                            0.261    49.499
n5836.in[2] (.names)                                             1.014    50.513
n5836.out[0] (.names)                                            0.261    50.774
n5071.in[0] (.names)                                             1.014    51.787
n5071.out[0] (.names)                                            0.261    52.048
n5072.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5072.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n2037.Q[0] (.latch clocked by pclk)
Endpoint  : n5888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2037.clk[0] (.latch)                                            1.014     1.014
n2037.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5924.in[0] (.names)                                             1.014     2.070
n5924.out[0] (.names)                                            0.261     2.331
n6078.in[3] (.names)                                             1.014     3.344
n6078.out[0] (.names)                                            0.261     3.605
n6091.in[0] (.names)                                             1.014     4.619
n6091.out[0] (.names)                                            0.261     4.880
n6087.in[0] (.names)                                             1.014     5.894
n6087.out[0] (.names)                                            0.261     6.155
n6090.in[0] (.names)                                             1.014     7.169
n6090.out[0] (.names)                                            0.261     7.430
n6094.in[0] (.names)                                             1.014     8.444
n6094.out[0] (.names)                                            0.261     8.705
n6095.in[0] (.names)                                             1.014     9.719
n6095.out[0] (.names)                                            0.261     9.980
n6096.in[0] (.names)                                             1.014    10.993
n6096.out[0] (.names)                                            0.261    11.254
n6082.in[0] (.names)                                             1.014    12.268
n6082.out[0] (.names)                                            0.261    12.529
n6072.in[2] (.names)                                             1.014    13.543
n6072.out[0] (.names)                                            0.261    13.804
n6083.in[1] (.names)                                             1.014    14.818
n6083.out[0] (.names)                                            0.261    15.079
n6084.in[0] (.names)                                             1.014    16.093
n6084.out[0] (.names)                                            0.261    16.354
n6119.in[0] (.names)                                             1.014    17.367
n6119.out[0] (.names)                                            0.261    17.628
n6122.in[0] (.names)                                             1.014    18.642
n6122.out[0] (.names)                                            0.261    18.903
n6099.in[0] (.names)                                             1.014    19.917
n6099.out[0] (.names)                                            0.261    20.178
n6116.in[0] (.names)                                             1.014    21.192
n6116.out[0] (.names)                                            0.261    21.453
n6118.in[2] (.names)                                             1.014    22.467
n6118.out[0] (.names)                                            0.261    22.728
n6111.in[0] (.names)                                             1.014    23.742
n6111.out[0] (.names)                                            0.261    24.003
n6126.in[2] (.names)                                             1.014    25.016
n6126.out[0] (.names)                                            0.261    25.277
n6006.in[0] (.names)                                             1.014    26.291
n6006.out[0] (.names)                                            0.261    26.552
n6106.in[0] (.names)                                             1.014    27.566
n6106.out[0] (.names)                                            0.261    27.827
n6127.in[0] (.names)                                             1.014    28.841
n6127.out[0] (.names)                                            0.261    29.102
n2280.in[1] (.names)                                             1.014    30.116
n2280.out[0] (.names)                                            0.261    30.377
n6131.in[0] (.names)                                             1.014    31.390
n6131.out[0] (.names)                                            0.261    31.651
n6073.in[2] (.names)                                             1.014    32.665
n6073.out[0] (.names)                                            0.261    32.926
n6075.in[1] (.names)                                             1.014    33.940
n6075.out[0] (.names)                                            0.261    34.201
n6101.in[1] (.names)                                             1.014    35.215
n6101.out[0] (.names)                                            0.261    35.476
n5979.in[2] (.names)                                             1.014    36.490
n5979.out[0] (.names)                                            0.261    36.751
n2519.in[1] (.names)                                             1.014    37.765
n2519.out[0] (.names)                                            0.261    38.026
n6408.in[0] (.names)                                             1.014    39.039
n6408.out[0] (.names)                                            0.261    39.300
n2888.in[1] (.names)                                             1.014    40.314
n2888.out[0] (.names)                                            0.261    40.575
n6411.in[1] (.names)                                             1.014    41.589
n6411.out[0] (.names)                                            0.261    41.850
n5839.in[0] (.names)                                             1.014    42.864
n5839.out[0] (.names)                                            0.261    43.125
n5841.in[1] (.names)                                             1.014    44.139
n5841.out[0] (.names)                                            0.261    44.400
n5843.in[0] (.names)                                             1.014    45.413
n5843.out[0] (.names)                                            0.261    45.674
n5835.in[1] (.names)                                             1.014    46.688
n5835.out[0] (.names)                                            0.261    46.949
n5070.in[0] (.names)                                             1.014    47.963
n5070.out[0] (.names)                                            0.261    48.224
n5906.in[0] (.names)                                             1.014    49.238
n5906.out[0] (.names)                                            0.261    49.499
n5836.in[2] (.names)                                             1.014    50.513
n5836.out[0] (.names)                                            0.261    50.774
n5071.in[0] (.names)                                             1.014    51.787
n5071.out[0] (.names)                                            0.261    52.048
n5888.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5888.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n2490.Q[0] (.latch clocked by pclk)
Endpoint  : n8649.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2490.clk[0] (.latch)                                            1.014     1.014
n2490.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12447.in[0] (.names)                                            1.014     2.070
n12447.out[0] (.names)                                           0.261     2.331
n12870.in[0] (.names)                                            1.014     3.344
n12870.out[0] (.names)                                           0.261     3.605
n12964.in[0] (.names)                                            1.014     4.619
n12964.out[0] (.names)                                           0.261     4.880
n12965.in[0] (.names)                                            1.014     5.894
n12965.out[0] (.names)                                           0.261     6.155
n12966.in[0] (.names)                                            1.014     7.169
n12966.out[0] (.names)                                           0.261     7.430
n12967.in[0] (.names)                                            1.014     8.444
n12967.out[0] (.names)                                           0.261     8.705
n12955.in[1] (.names)                                            1.014     9.719
n12955.out[0] (.names)                                           0.261     9.980
n12956.in[0] (.names)                                            1.014    10.993
n12956.out[0] (.names)                                           0.261    11.254
n12972.in[0] (.names)                                            1.014    12.268
n12972.out[0] (.names)                                           0.261    12.529
n12980.in[0] (.names)                                            1.014    13.543
n12980.out[0] (.names)                                           0.261    13.804
n12993.in[0] (.names)                                            1.014    14.818
n12993.out[0] (.names)                                           0.261    15.079
n12957.in[1] (.names)                                            1.014    16.093
n12957.out[0] (.names)                                           0.261    16.354
n12989.in[1] (.names)                                            1.014    17.367
n12989.out[0] (.names)                                           0.261    17.628
n12990.in[2] (.names)                                            1.014    18.642
n12990.out[0] (.names)                                           0.261    18.903
n12385.in[0] (.names)                                            1.014    19.917
n12385.out[0] (.names)                                           0.261    20.178
n12973.in[0] (.names)                                            1.014    21.192
n12973.out[0] (.names)                                           0.261    21.453
n12970.in[0] (.names)                                            1.014    22.467
n12970.out[0] (.names)                                           0.261    22.728
n10180.in[0] (.names)                                            1.014    23.742
n10180.out[0] (.names)                                           0.261    24.003
n12739.in[1] (.names)                                            1.014    25.016
n12739.out[0] (.names)                                           0.261    25.277
n12728.in[0] (.names)                                            1.014    26.291
n12728.out[0] (.names)                                           0.261    26.552
n12722.in[1] (.names)                                            1.014    27.566
n12722.out[0] (.names)                                           0.261    27.827
n12723.in[1] (.names)                                            1.014    28.841
n12723.out[0] (.names)                                           0.261    29.102
n12725.in[0] (.names)                                            1.014    30.116
n12725.out[0] (.names)                                           0.261    30.377
n12715.in[0] (.names)                                            1.014    31.390
n12715.out[0] (.names)                                           0.261    31.651
n12747.in[1] (.names)                                            1.014    32.665
n12747.out[0] (.names)                                           0.261    32.926
n12730.in[2] (.names)                                            1.014    33.940
n12730.out[0] (.names)                                           0.261    34.201
n12726.in[0] (.names)                                            1.014    35.215
n12726.out[0] (.names)                                           0.261    35.476
n12727.in[0] (.names)                                            1.014    36.490
n12727.out[0] (.names)                                           0.261    36.751
n12751.in[1] (.names)                                            1.014    37.765
n12751.out[0] (.names)                                           0.261    38.026
n12180.in[1] (.names)                                            1.014    39.039
n12180.out[0] (.names)                                           0.261    39.300
n13427.in[0] (.names)                                            1.014    40.314
n13427.out[0] (.names)                                           0.261    40.575
n13422.in[1] (.names)                                            1.014    41.589
n13422.out[0] (.names)                                           0.261    41.850
n7883.in[0] (.names)                                             1.014    42.864
n7883.out[0] (.names)                                            0.261    43.125
n13423.in[2] (.names)                                            1.014    44.139
n13423.out[0] (.names)                                           0.261    44.400
n13426.in[1] (.names)                                            1.014    45.413
n13426.out[0] (.names)                                           0.261    45.674
n12193.in[0] (.names)                                            1.014    46.688
n12193.out[0] (.names)                                           0.261    46.949
n12812.in[0] (.names)                                            1.014    47.963
n12812.out[0] (.names)                                           0.261    48.224
n12813.in[2] (.names)                                            1.014    49.238
n12813.out[0] (.names)                                           0.261    49.499
n10092.in[1] (.names)                                            1.014    50.513
n10092.out[0] (.names)                                           0.261    50.774
n12158.in[0] (.names)                                            1.014    51.787
n12158.out[0] (.names)                                           0.261    52.048
n8649.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8649.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n5676.Q[0] (.latch clocked by pclk)
Endpoint  : n12944.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5676.clk[0] (.latch)                                            1.014     1.014
n5676.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1865.in[0] (.names)                                             1.014     2.070
n1865.out[0] (.names)                                            0.261     2.331
n13585.in[1] (.names)                                            1.014     3.344
n13585.out[0] (.names)                                           0.261     3.605
n13586.in[0] (.names)                                            1.014     4.619
n13586.out[0] (.names)                                           0.261     4.880
n13587.in[0] (.names)                                            1.014     5.894
n13587.out[0] (.names)                                           0.261     6.155
n13588.in[2] (.names)                                            1.014     7.169
n13588.out[0] (.names)                                           0.261     7.430
n13589.in[0] (.names)                                            1.014     8.444
n13589.out[0] (.names)                                           0.261     8.705
n13590.in[1] (.names)                                            1.014     9.719
n13590.out[0] (.names)                                           0.261     9.980
n14008.in[1] (.names)                                            1.014    10.993
n14008.out[0] (.names)                                           0.261    11.254
n14031.in[0] (.names)                                            1.014    12.268
n14031.out[0] (.names)                                           0.261    12.529
n14032.in[0] (.names)                                            1.014    13.543
n14032.out[0] (.names)                                           0.261    13.804
n14036.in[1] (.names)                                            1.014    14.818
n14036.out[0] (.names)                                           0.261    15.079
n14037.in[0] (.names)                                            1.014    16.093
n14037.out[0] (.names)                                           0.261    16.354
n14038.in[1] (.names)                                            1.014    17.367
n14038.out[0] (.names)                                           0.261    17.628
n14039.in[0] (.names)                                            1.014    18.642
n14039.out[0] (.names)                                           0.261    18.903
n14040.in[0] (.names)                                            1.014    19.917
n14040.out[0] (.names)                                           0.261    20.178
n10073.in[1] (.names)                                            1.014    21.192
n10073.out[0] (.names)                                           0.261    21.453
n14929.in[1] (.names)                                            1.014    22.467
n14929.out[0] (.names)                                           0.261    22.728
n14935.in[2] (.names)                                            1.014    23.742
n14935.out[0] (.names)                                           0.261    24.003
n14936.in[1] (.names)                                            1.014    25.016
n14936.out[0] (.names)                                           0.261    25.277
n14937.in[3] (.names)                                            1.014    26.291
n14937.out[0] (.names)                                           0.261    26.552
n2815.in[1] (.names)                                             1.014    27.566
n2815.out[0] (.names)                                            0.261    27.827
n14933.in[0] (.names)                                            1.014    28.841
n14933.out[0] (.names)                                           0.261    29.102
n14942.in[2] (.names)                                            1.014    30.116
n14942.out[0] (.names)                                           0.261    30.377
n14944.in[1] (.names)                                            1.014    31.390
n14944.out[0] (.names)                                           0.261    31.651
n14946.in[2] (.names)                                            1.014    32.665
n14946.out[0] (.names)                                           0.261    32.926
n14947.in[0] (.names)                                            1.014    33.940
n14947.out[0] (.names)                                           0.261    34.201
n13824.in[2] (.names)                                            1.014    35.215
n13824.out[0] (.names)                                           0.261    35.476
n14954.in[0] (.names)                                            1.014    36.490
n14954.out[0] (.names)                                           0.261    36.751
n14956.in[0] (.names)                                            1.014    37.765
n14956.out[0] (.names)                                           0.261    38.026
n13502.in[0] (.names)                                            1.014    39.039
n13502.out[0] (.names)                                           0.261    39.300
n2637.in[0] (.names)                                             1.014    40.314
n2637.out[0] (.names)                                            0.261    40.575
n14957.in[0] (.names)                                            1.014    41.589
n14957.out[0] (.names)                                           0.261    41.850
n7888.in[0] (.names)                                             1.014    42.864
n7888.out[0] (.names)                                            0.261    43.125
n7934.in[1] (.names)                                             1.014    44.139
n7934.out[0] (.names)                                            0.261    44.400
n14959.in[0] (.names)                                            1.014    45.413
n14959.out[0] (.names)                                           0.261    45.674
n14964.in[3] (.names)                                            1.014    46.688
n14964.out[0] (.names)                                           0.261    46.949
n14967.in[0] (.names)                                            1.014    47.963
n14967.out[0] (.names)                                           0.261    48.224
n14968.in[0] (.names)                                            1.014    49.238
n14968.out[0] (.names)                                           0.261    49.499
n10091.in[0] (.names)                                            1.014    50.513
n10091.out[0] (.names)                                           0.261    50.774
n13436.in[1] (.names)                                            1.014    51.787
n13436.out[0] (.names)                                           0.261    52.048
n12944.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12944.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n2105.Q[0] (.latch clocked by pclk)
Endpoint  : n9084.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2105.clk[0] (.latch)                                            1.014     1.014
n2105.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11067.in[2] (.names)                                            1.014     2.070
n11067.out[0] (.names)                                           0.261     2.331
n11069.in[1] (.names)                                            1.014     3.344
n11069.out[0] (.names)                                           0.261     3.605
n10746.in[0] (.names)                                            1.014     4.619
n10746.out[0] (.names)                                           0.261     4.880
n11070.in[0] (.names)                                            1.014     5.894
n11070.out[0] (.names)                                           0.261     6.155
n11025.in[0] (.names)                                            1.014     7.169
n11025.out[0] (.names)                                           0.261     7.430
n11026.in[1] (.names)                                            1.014     8.444
n11026.out[0] (.names)                                           0.261     8.705
n11027.in[0] (.names)                                            1.014     9.719
n11027.out[0] (.names)                                           0.261     9.980
n10507.in[0] (.names)                                            1.014    10.993
n10507.out[0] (.names)                                           0.261    11.254
n8653.in[1] (.names)                                             1.014    12.268
n8653.out[0] (.names)                                            0.261    12.529
n8650.in[1] (.names)                                             1.014    13.543
n8650.out[0] (.names)                                            0.261    13.804
n8654.in[1] (.names)                                             1.014    14.818
n8654.out[0] (.names)                                            0.261    15.079
n8648.in[0] (.names)                                             1.014    16.093
n8648.out[0] (.names)                                            0.261    16.354
n8645.in[0] (.names)                                             1.014    17.367
n8645.out[0] (.names)                                            0.261    17.628
n8647.in[0] (.names)                                             1.014    18.642
n8647.out[0] (.names)                                            0.261    18.903
n8651.in[2] (.names)                                             1.014    19.917
n8651.out[0] (.names)                                            0.261    20.178
n8652.in[2] (.names)                                             1.014    21.192
n8652.out[0] (.names)                                            0.261    21.453
n8655.in[1] (.names)                                             1.014    22.467
n8655.out[0] (.names)                                            0.261    22.728
n8690.in[2] (.names)                                             1.014    23.742
n8690.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8684.in[0] (.names)                                             1.014    26.291
n8684.out[0] (.names)                                            0.261    26.552
n8702.in[2] (.names)                                             1.014    27.566
n8702.out[0] (.names)                                            0.261    27.827
n8704.in[1] (.names)                                             1.014    28.841
n8704.out[0] (.names)                                            0.261    29.102
n8700.in[0] (.names)                                             1.014    30.116
n8700.out[0] (.names)                                            0.261    30.377
n8720.in[2] (.names)                                             1.014    31.390
n8720.out[0] (.names)                                            0.261    31.651
n8830.in[1] (.names)                                             1.014    32.665
n8830.out[0] (.names)                                            0.261    32.926
n8832.in[0] (.names)                                             1.014    33.940
n8832.out[0] (.names)                                            0.261    34.201
n8833.in[0] (.names)                                             1.014    35.215
n8833.out[0] (.names)                                            0.261    35.476
n8194.in[1] (.names)                                             1.014    36.490
n8194.out[0] (.names)                                            0.261    36.751
n8190.in[0] (.names)                                             1.014    37.765
n8190.out[0] (.names)                                            0.261    38.026
n8191.in[1] (.names)                                             1.014    39.039
n8191.out[0] (.names)                                            0.261    39.300
n8197.in[2] (.names)                                             1.014    40.314
n8197.out[0] (.names)                                            0.261    40.575
n8199.in[0] (.names)                                             1.014    41.589
n8199.out[0] (.names)                                            0.261    41.850
n2427.in[1] (.names)                                             1.014    42.864
n2427.out[0] (.names)                                            0.261    43.125
n9125.in[0] (.names)                                             1.014    44.139
n9125.out[0] (.names)                                            0.261    44.400
n9136.in[1] (.names)                                             1.014    45.413
n9136.out[0] (.names)                                            0.261    45.674
n9137.in[0] (.names)                                             1.014    46.688
n9137.out[0] (.names)                                            0.261    46.949
n9138.in[1] (.names)                                             1.014    47.963
n9138.out[0] (.names)                                            0.261    48.224
n9139.in[0] (.names)                                             1.014    49.238
n9139.out[0] (.names)                                            0.261    49.499
n9140.in[1] (.names)                                             1.014    50.513
n9140.out[0] (.names)                                            0.261    50.774
n9247.in[1] (.names)                                             1.014    51.787
n9247.out[0] (.names)                                            0.261    52.048
n9084.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9084.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2105.Q[0] (.latch clocked by pclk)
Endpoint  : n9242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2105.clk[0] (.latch)                                            1.014     1.014
n2105.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11067.in[2] (.names)                                            1.014     2.070
n11067.out[0] (.names)                                           0.261     2.331
n11069.in[1] (.names)                                            1.014     3.344
n11069.out[0] (.names)                                           0.261     3.605
n10746.in[0] (.names)                                            1.014     4.619
n10746.out[0] (.names)                                           0.261     4.880
n11070.in[0] (.names)                                            1.014     5.894
n11070.out[0] (.names)                                           0.261     6.155
n11025.in[0] (.names)                                            1.014     7.169
n11025.out[0] (.names)                                           0.261     7.430
n11026.in[1] (.names)                                            1.014     8.444
n11026.out[0] (.names)                                           0.261     8.705
n11027.in[0] (.names)                                            1.014     9.719
n11027.out[0] (.names)                                           0.261     9.980
n10507.in[0] (.names)                                            1.014    10.993
n10507.out[0] (.names)                                           0.261    11.254
n8653.in[1] (.names)                                             1.014    12.268
n8653.out[0] (.names)                                            0.261    12.529
n8650.in[1] (.names)                                             1.014    13.543
n8650.out[0] (.names)                                            0.261    13.804
n8654.in[1] (.names)                                             1.014    14.818
n8654.out[0] (.names)                                            0.261    15.079
n8648.in[0] (.names)                                             1.014    16.093
n8648.out[0] (.names)                                            0.261    16.354
n8645.in[0] (.names)                                             1.014    17.367
n8645.out[0] (.names)                                            0.261    17.628
n8647.in[0] (.names)                                             1.014    18.642
n8647.out[0] (.names)                                            0.261    18.903
n8651.in[2] (.names)                                             1.014    19.917
n8651.out[0] (.names)                                            0.261    20.178
n8652.in[2] (.names)                                             1.014    21.192
n8652.out[0] (.names)                                            0.261    21.453
n8655.in[1] (.names)                                             1.014    22.467
n8655.out[0] (.names)                                            0.261    22.728
n8690.in[2] (.names)                                             1.014    23.742
n8690.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8684.in[0] (.names)                                             1.014    26.291
n8684.out[0] (.names)                                            0.261    26.552
n8702.in[2] (.names)                                             1.014    27.566
n8702.out[0] (.names)                                            0.261    27.827
n8704.in[1] (.names)                                             1.014    28.841
n8704.out[0] (.names)                                            0.261    29.102
n8700.in[0] (.names)                                             1.014    30.116
n8700.out[0] (.names)                                            0.261    30.377
n8720.in[2] (.names)                                             1.014    31.390
n8720.out[0] (.names)                                            0.261    31.651
n8830.in[1] (.names)                                             1.014    32.665
n8830.out[0] (.names)                                            0.261    32.926
n8832.in[0] (.names)                                             1.014    33.940
n8832.out[0] (.names)                                            0.261    34.201
n8833.in[0] (.names)                                             1.014    35.215
n8833.out[0] (.names)                                            0.261    35.476
n8194.in[1] (.names)                                             1.014    36.490
n8194.out[0] (.names)                                            0.261    36.751
n8190.in[0] (.names)                                             1.014    37.765
n8190.out[0] (.names)                                            0.261    38.026
n8191.in[1] (.names)                                             1.014    39.039
n8191.out[0] (.names)                                            0.261    39.300
n8197.in[2] (.names)                                             1.014    40.314
n8197.out[0] (.names)                                            0.261    40.575
n8199.in[0] (.names)                                             1.014    41.589
n8199.out[0] (.names)                                            0.261    41.850
n2427.in[1] (.names)                                             1.014    42.864
n2427.out[0] (.names)                                            0.261    43.125
n9125.in[0] (.names)                                             1.014    44.139
n9125.out[0] (.names)                                            0.261    44.400
n9136.in[1] (.names)                                             1.014    45.413
n9136.out[0] (.names)                                            0.261    45.674
n9137.in[0] (.names)                                             1.014    46.688
n9137.out[0] (.names)                                            0.261    46.949
n9138.in[1] (.names)                                             1.014    47.963
n9138.out[0] (.names)                                            0.261    48.224
n9255.in[3] (.names)                                             1.014    49.238
n9255.out[0] (.names)                                            0.261    49.499
n9256.in[0] (.names)                                             1.014    50.513
n9256.out[0] (.names)                                            0.261    50.774
n9257.in[0] (.names)                                             1.014    51.787
n9257.out[0] (.names)                                            0.261    52.048
n9242.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9242.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n2076.Q[0] (.latch clocked by pclk)
Endpoint  : n8003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2076.clk[0] (.latch)                                            1.014     1.014
n2076.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8075.in[0] (.names)                                             1.014     2.070
n8075.out[0] (.names)                                            0.261     2.331
n8603.in[0] (.names)                                             1.014     3.344
n8603.out[0] (.names)                                            0.261     3.605
n8604.in[0] (.names)                                             1.014     4.619
n8604.out[0] (.names)                                            0.261     4.880
n8605.in[0] (.names)                                             1.014     5.894
n8605.out[0] (.names)                                            0.261     6.155
n8305.in[0] (.names)                                             1.014     7.169
n8305.out[0] (.names)                                            0.261     7.430
n8606.in[0] (.names)                                             1.014     8.444
n8606.out[0] (.names)                                            0.261     8.705
n8478.in[0] (.names)                                             1.014     9.719
n8478.out[0] (.names)                                            0.261     9.980
n8327.in[0] (.names)                                             1.014    10.993
n8327.out[0] (.names)                                            0.261    11.254
n8330.in[0] (.names)                                             1.014    12.268
n8330.out[0] (.names)                                            0.261    12.529
n8331.in[1] (.names)                                             1.014    13.543
n8331.out[0] (.names)                                            0.261    13.804
n8332.in[0] (.names)                                             1.014    14.818
n8332.out[0] (.names)                                            0.261    15.079
n8333.in[0] (.names)                                             1.014    16.093
n8333.out[0] (.names)                                            0.261    16.354
n8321.in[1] (.names)                                             1.014    17.367
n8321.out[0] (.names)                                            0.261    17.628
n8222.in[0] (.names)                                             1.014    18.642
n8222.out[0] (.names)                                            0.261    18.903
n8223.in[1] (.names)                                             1.014    19.917
n8223.out[0] (.names)                                            0.261    20.178
n8231.in[1] (.names)                                             1.014    21.192
n8231.out[0] (.names)                                            0.261    21.453
n8274.in[0] (.names)                                             1.014    22.467
n8274.out[0] (.names)                                            0.261    22.728
n8278.in[0] (.names)                                             1.014    23.742
n8278.out[0] (.names)                                            0.261    24.003
n8286.in[0] (.names)                                             1.014    25.016
n8286.out[0] (.names)                                            0.261    25.277
n8280.in[1] (.names)                                             1.014    26.291
n8280.out[0] (.names)                                            0.261    26.552
n8261.in[1] (.names)                                             1.014    27.566
n8261.out[0] (.names)                                            0.261    27.827
n8347.in[0] (.names)                                             1.014    28.841
n8347.out[0] (.names)                                            0.261    29.102
n8244.in[1] (.names)                                             1.014    30.116
n8244.out[0] (.names)                                            0.261    30.377
n8245.in[0] (.names)                                             1.014    31.390
n8245.out[0] (.names)                                            0.261    31.651
n8249.in[2] (.names)                                             1.014    32.665
n8249.out[0] (.names)                                            0.261    32.926
n8206.in[1] (.names)                                             1.014    33.940
n8206.out[0] (.names)                                            0.261    34.201
n8147.in[0] (.names)                                             1.014    35.215
n8147.out[0] (.names)                                            0.261    35.476
n8545.in[1] (.names)                                             1.014    36.490
n8545.out[0] (.names)                                            0.261    36.751
n8547.in[1] (.names)                                             1.014    37.765
n8547.out[0] (.names)                                            0.261    38.026
n8549.in[1] (.names)                                             1.014    39.039
n8549.out[0] (.names)                                            0.261    39.300
n8026.in[0] (.names)                                             1.014    40.314
n8026.out[0] (.names)                                            0.261    40.575
n8234.in[0] (.names)                                             1.014    41.589
n8234.out[0] (.names)                                            0.261    41.850
n8855.in[0] (.names)                                             1.014    42.864
n8855.out[0] (.names)                                            0.261    43.125
n8840.in[0] (.names)                                             1.014    44.139
n8840.out[0] (.names)                                            0.261    44.400
n8011.in[1] (.names)                                             1.014    45.413
n8011.out[0] (.names)                                            0.261    45.674
n8848.in[3] (.names)                                             1.014    46.688
n8848.out[0] (.names)                                            0.261    46.949
n8856.in[2] (.names)                                             1.014    47.963
n8856.out[0] (.names)                                            0.261    48.224
n8019.in[0] (.names)                                             1.014    49.238
n8019.out[0] (.names)                                            0.261    49.499
n7963.in[0] (.names)                                             1.014    50.513
n7963.out[0] (.names)                                            0.261    50.774
n8002.in[0] (.names)                                             1.014    51.787
n8002.out[0] (.names)                                            0.261    52.048
n8003.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8003.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n13444.Q[0] (.latch clocked by pclk)
Endpoint  : n10420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13444.clk[0] (.latch)                                           1.014     1.014
n13444.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n8064.in[0] (.names)                                             1.014     2.070
n8064.out[0] (.names)                                            0.261     2.331
n14725.in[1] (.names)                                            1.014     3.344
n14725.out[0] (.names)                                           0.261     3.605
n14736.in[0] (.names)                                            1.014     4.619
n14736.out[0] (.names)                                           0.261     4.880
n14737.in[0] (.names)                                            1.014     5.894
n14737.out[0] (.names)                                           0.261     6.155
n14739.in[0] (.names)                                            1.014     7.169
n14739.out[0] (.names)                                           0.261     7.430
n14728.in[1] (.names)                                            1.014     8.444
n14728.out[0] (.names)                                           0.261     8.705
n14752.in[2] (.names)                                            1.014     9.719
n14752.out[0] (.names)                                           0.261     9.980
n14758.in[0] (.names)                                            1.014    10.993
n14758.out[0] (.names)                                           0.261    11.254
n14759.in[0] (.names)                                            1.014    12.268
n14759.out[0] (.names)                                           0.261    12.529
n14582.in[0] (.names)                                            1.014    13.543
n14582.out[0] (.names)                                           0.261    13.804
n14447.in[0] (.names)                                            1.014    14.818
n14447.out[0] (.names)                                           0.261    15.079
n14448.in[2] (.names)                                            1.014    16.093
n14448.out[0] (.names)                                           0.261    16.354
n14449.in[1] (.names)                                            1.014    17.367
n14449.out[0] (.names)                                           0.261    17.628
n14450.in[0] (.names)                                            1.014    18.642
n14450.out[0] (.names)                                           0.261    18.903
n14451.in[0] (.names)                                            1.014    19.917
n14451.out[0] (.names)                                           0.261    20.178
n14453.in[1] (.names)                                            1.014    21.192
n14453.out[0] (.names)                                           0.261    21.453
n14419.in[2] (.names)                                            1.014    22.467
n14419.out[0] (.names)                                           0.261    22.728
n14442.in[2] (.names)                                            1.014    23.742
n14442.out[0] (.names)                                           0.261    24.003
n14454.in[0] (.names)                                            1.014    25.016
n14454.out[0] (.names)                                           0.261    25.277
n14407.in[0] (.names)                                            1.014    26.291
n14407.out[0] (.names)                                           0.261    26.552
n14408.in[3] (.names)                                            1.014    27.566
n14408.out[0] (.names)                                           0.261    27.827
n14409.in[0] (.names)                                            1.014    28.841
n14409.out[0] (.names)                                           0.261    29.102
n14410.in[0] (.names)                                            1.014    30.116
n14410.out[0] (.names)                                           0.261    30.377
n14263.in[0] (.names)                                            1.014    31.390
n14263.out[0] (.names)                                           0.261    31.651
n14596.in[2] (.names)                                            1.014    32.665
n14596.out[0] (.names)                                           0.261    32.926
n14603.in[0] (.names)                                            1.014    33.940
n14603.out[0] (.names)                                           0.261    34.201
n14551.in[2] (.names)                                            1.014    35.215
n14551.out[0] (.names)                                           0.261    35.476
n14604.in[1] (.names)                                            1.014    36.490
n14604.out[0] (.names)                                           0.261    36.751
n14615.in[0] (.names)                                            1.014    37.765
n14615.out[0] (.names)                                           0.261    38.026
n14503.in[0] (.names)                                            1.014    39.039
n14503.out[0] (.names)                                           0.261    39.300
n14504.in[0] (.names)                                            1.014    40.314
n14504.out[0] (.names)                                           0.261    40.575
n14509.in[1] (.names)                                            1.014    41.589
n14509.out[0] (.names)                                           0.261    41.850
n14510.in[0] (.names)                                            1.014    42.864
n14510.out[0] (.names)                                           0.261    43.125
n14495.in[1] (.names)                                            1.014    44.139
n14495.out[0] (.names)                                           0.261    44.400
n14496.in[0] (.names)                                            1.014    45.413
n14496.out[0] (.names)                                           0.261    45.674
n13949.in[2] (.names)                                            1.014    46.688
n13949.out[0] (.names)                                           0.261    46.949
n13950.in[2] (.names)                                            1.014    47.963
n13950.out[0] (.names)                                           0.261    48.224
n2068.in[0] (.names)                                             1.014    49.238
n2068.out[0] (.names)                                            0.261    49.499
n10648.in[0] (.names)                                            1.014    50.513
n10648.out[0] (.names)                                           0.261    50.774
n12076.in[0] (.names)                                            1.014    51.787
n12076.out[0] (.names)                                           0.261    52.048
n10420.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10420.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n4199.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n12660.in[2] (.names)                                            1.014     5.894
n12660.out[0] (.names)                                           0.261     6.155
n12574.in[0] (.names)                                            1.014     7.169
n12574.out[0] (.names)                                           0.261     7.430
n12539.in[0] (.names)                                            1.014     8.444
n12539.out[0] (.names)                                           0.261     8.705
n12540.in[0] (.names)                                            1.014     9.719
n12540.out[0] (.names)                                           0.261     9.980
n12477.in[1] (.names)                                            1.014    10.993
n12477.out[0] (.names)                                           0.261    11.254
n12492.in[0] (.names)                                            1.014    12.268
n12492.out[0] (.names)                                           0.261    12.529
n12457.in[2] (.names)                                            1.014    13.543
n12457.out[0] (.names)                                           0.261    13.804
n12458.in[0] (.names)                                            1.014    14.818
n12458.out[0] (.names)                                           0.261    15.079
n12459.in[0] (.names)                                            1.014    16.093
n12459.out[0] (.names)                                           0.261    16.354
n12652.in[1] (.names)                                            1.014    17.367
n12652.out[0] (.names)                                           0.261    17.628
n6997.in[1] (.names)                                             1.014    18.642
n6997.out[0] (.names)                                            0.261    18.903
n6998.in[1] (.names)                                             1.014    19.917
n6998.out[0] (.names)                                            0.261    20.178
n6999.in[0] (.names)                                             1.014    21.192
n6999.out[0] (.names)                                            0.261    21.453
n6908.in[3] (.names)                                             1.014    22.467
n6908.out[0] (.names)                                            0.261    22.728
n6909.in[2] (.names)                                             1.014    23.742
n6909.out[0] (.names)                                            0.261    24.003
n6788.in[0] (.names)                                             1.014    25.016
n6788.out[0] (.names)                                            0.261    25.277
n6789.in[0] (.names)                                             1.014    26.291
n6789.out[0] (.names)                                            0.261    26.552
n6799.in[0] (.names)                                             1.014    27.566
n6799.out[0] (.names)                                            0.261    27.827
n6800.in[0] (.names)                                             1.014    28.841
n6800.out[0] (.names)                                            0.261    29.102
n2433.in[0] (.names)                                             1.014    30.116
n2433.out[0] (.names)                                            0.261    30.377
n7379.in[1] (.names)                                             1.014    31.390
n7379.out[0] (.names)                                            0.261    31.651
n6765.in[0] (.names)                                             1.014    32.665
n6765.out[0] (.names)                                            0.261    32.926
n7095.in[1] (.names)                                             1.014    33.940
n7095.out[0] (.names)                                            0.261    34.201
n7148.in[1] (.names)                                             1.014    35.215
n7148.out[0] (.names)                                            0.261    35.476
n7073.in[1] (.names)                                             1.014    36.490
n7073.out[0] (.names)                                            0.261    36.751
n7074.in[0] (.names)                                             1.014    37.765
n7074.out[0] (.names)                                            0.261    38.026
n7087.in[0] (.names)                                             1.014    39.039
n7087.out[0] (.names)                                            0.261    39.300
n4190.in[0] (.names)                                             1.014    40.314
n4190.out[0] (.names)                                            0.261    40.575
n6808.in[0] (.names)                                             1.014    41.589
n6808.out[0] (.names)                                            0.261    41.850
n7062.in[2] (.names)                                             1.014    42.864
n7062.out[0] (.names)                                            0.261    43.125
n7063.in[0] (.names)                                             1.014    44.139
n7063.out[0] (.names)                                            0.261    44.400
n7064.in[0] (.names)                                             1.014    45.413
n7064.out[0] (.names)                                            0.261    45.674
n7069.in[0] (.names)                                             1.014    46.688
n7069.out[0] (.names)                                            0.261    46.949
n7072.in[1] (.names)                                             1.014    47.963
n7072.out[0] (.names)                                            0.261    48.224
n7096.in[0] (.names)                                             1.014    49.238
n7096.out[0] (.names)                                            0.261    49.499
n1762.in[1] (.names)                                             1.014    50.513
n1762.out[0] (.names)                                            0.261    50.774
n4198.in[1] (.names)                                             1.014    51.787
n4198.out[0] (.names)                                            0.261    52.048
n4199.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4199.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n14215.Q[0] (.latch clocked by pclk)
Endpoint  : n7878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14215.clk[0] (.latch)                                           1.014     1.014
n14215.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14216.in[1] (.names)                                            1.014     2.070
n14216.out[0] (.names)                                           0.261     2.331
n14217.in[0] (.names)                                            1.014     3.344
n14217.out[0] (.names)                                           0.261     3.605
n14218.in[0] (.names)                                            1.014     4.619
n14218.out[0] (.names)                                           0.261     4.880
n14258.in[2] (.names)                                            1.014     5.894
n14258.out[0] (.names)                                           0.261     6.155
n14180.in[2] (.names)                                            1.014     7.169
n14180.out[0] (.names)                                           0.261     7.430
n14260.in[0] (.names)                                            1.014     8.444
n14260.out[0] (.names)                                           0.261     8.705
n14261.in[0] (.names)                                            1.014     9.719
n14261.out[0] (.names)                                           0.261     9.980
n14190.in[1] (.names)                                            1.014    10.993
n14190.out[0] (.names)                                           0.261    11.254
n14191.in[2] (.names)                                            1.014    12.268
n14191.out[0] (.names)                                           0.261    12.529
n14183.in[0] (.names)                                            1.014    13.543
n14183.out[0] (.names)                                           0.261    13.804
n14185.in[1] (.names)                                            1.014    14.818
n14185.out[0] (.names)                                           0.261    15.079
n15123.in[0] (.names)                                            1.014    16.093
n15123.out[0] (.names)                                           0.261    16.354
n15124.in[0] (.names)                                            1.014    17.367
n15124.out[0] (.names)                                           0.261    17.628
n15114.in[0] (.names)                                            1.014    18.642
n15114.out[0] (.names)                                           0.261    18.903
n15089.in[1] (.names)                                            1.014    19.917
n15089.out[0] (.names)                                           0.261    20.178
n15091.in[1] (.names)                                            1.014    21.192
n15091.out[0] (.names)                                           0.261    21.453
n8114.in[0] (.names)                                             1.014    22.467
n8114.out[0] (.names)                                            0.261    22.728
n14702.in[0] (.names)                                            1.014    23.742
n14702.out[0] (.names)                                           0.261    24.003
n14703.in[1] (.names)                                            1.014    25.016
n14703.out[0] (.names)                                           0.261    25.277
n14704.in[1] (.names)                                            1.014    26.291
n14704.out[0] (.names)                                           0.261    26.552
n14650.in[0] (.names)                                            1.014    27.566
n14650.out[0] (.names)                                           0.261    27.827
n14689.in[0] (.names)                                            1.014    28.841
n14689.out[0] (.names)                                           0.261    29.102
n14707.in[0] (.names)                                            1.014    30.116
n14707.out[0] (.names)                                           0.261    30.377
n14511.in[1] (.names)                                            1.014    31.390
n14511.out[0] (.names)                                           0.261    31.651
n14705.in[0] (.names)                                            1.014    32.665
n14705.out[0] (.names)                                           0.261    32.926
n14627.in[2] (.names)                                            1.014    33.940
n14627.out[0] (.names)                                           0.261    34.201
n14629.in[0] (.names)                                            1.014    35.215
n14629.out[0] (.names)                                           0.261    35.476
n14630.in[0] (.names)                                            1.014    36.490
n14630.out[0] (.names)                                           0.261    36.751
n14617.in[3] (.names)                                            1.014    37.765
n14617.out[0] (.names)                                           0.261    38.026
n14382.in[0] (.names)                                            1.014    39.039
n14382.out[0] (.names)                                           0.261    39.300
n2096.in[0] (.names)                                             1.014    40.314
n2096.out[0] (.names)                                            0.261    40.575
n14854.in[3] (.names)                                            1.014    41.589
n14854.out[0] (.names)                                           0.261    41.850
n14856.in[0] (.names)                                            1.014    42.864
n14856.out[0] (.names)                                           0.261    43.125
n14857.in[0] (.names)                                            1.014    44.139
n14857.out[0] (.names)                                           0.261    44.400
n14864.in[0] (.names)                                            1.014    45.413
n14864.out[0] (.names)                                           0.261    45.674
n7906.in[1] (.names)                                             1.014    46.688
n7906.out[0] (.names)                                            0.261    46.949
n14524.in[1] (.names)                                            1.014    47.963
n14524.out[0] (.names)                                           0.261    48.224
n14526.in[0] (.names)                                            1.014    49.238
n14526.out[0] (.names)                                           0.261    49.499
n14541.in[0] (.names)                                            1.014    50.513
n14541.out[0] (.names)                                           0.261    50.774
n7877.in[0] (.names)                                             1.014    51.787
n7877.out[0] (.names)                                            0.261    52.048
n7878.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7878.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n2198.Q[0] (.latch clocked by pclk)
Endpoint  : n12179.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2198.clk[0] (.latch)                                            1.014     1.014
n2198.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12429.in[0] (.names)                                            1.014     2.070
n12429.out[0] (.names)                                           0.261     2.331
n12430.in[0] (.names)                                            1.014     3.344
n12430.out[0] (.names)                                           0.261     3.605
n12682.in[1] (.names)                                            1.014     4.619
n12682.out[0] (.names)                                           0.261     4.880
n13347.in[0] (.names)                                            1.014     5.894
n13347.out[0] (.names)                                           0.261     6.155
n12547.in[1] (.names)                                            1.014     7.169
n12547.out[0] (.names)                                           0.261     7.430
n13217.in[0] (.names)                                            1.014     8.444
n13217.out[0] (.names)                                           0.261     8.705
n13089.in[0] (.names)                                            1.014     9.719
n13089.out[0] (.names)                                           0.261     9.980
n13418.in[0] (.names)                                            1.014    10.993
n13418.out[0] (.names)                                           0.261    11.254
n13420.in[1] (.names)                                            1.014    12.268
n13420.out[0] (.names)                                           0.261    12.529
n12638.in[0] (.names)                                            1.014    13.543
n12638.out[0] (.names)                                           0.261    13.804
n13357.in[2] (.names)                                            1.014    14.818
n13357.out[0] (.names)                                           0.261    15.079
n13358.in[2] (.names)                                            1.014    16.093
n13358.out[0] (.names)                                           0.261    16.354
n13359.in[1] (.names)                                            1.014    17.367
n13359.out[0] (.names)                                           0.261    17.628
n13360.in[1] (.names)                                            1.014    18.642
n13360.out[0] (.names)                                           0.261    18.903
n13361.in[0] (.names)                                            1.014    19.917
n13361.out[0] (.names)                                           0.261    20.178
n12196.in[0] (.names)                                            1.014    21.192
n12196.out[0] (.names)                                           0.261    21.453
n13370.in[1] (.names)                                            1.014    22.467
n13370.out[0] (.names)                                           0.261    22.728
n13375.in[2] (.names)                                            1.014    23.742
n13375.out[0] (.names)                                           0.261    24.003
n13376.in[0] (.names)                                            1.014    25.016
n13376.out[0] (.names)                                           0.261    25.277
n13377.in[0] (.names)                                            1.014    26.291
n13377.out[0] (.names)                                           0.261    26.552
n13398.in[0] (.names)                                            1.014    27.566
n13398.out[0] (.names)                                           0.261    27.827
n13336.in[1] (.names)                                            1.014    28.841
n13336.out[0] (.names)                                           0.261    29.102
n12159.in[0] (.names)                                            1.014    30.116
n12159.out[0] (.names)                                           0.261    30.377
n13400.in[0] (.names)                                            1.014    31.390
n13400.out[0] (.names)                                           0.261    31.651
n13401.in[0] (.names)                                            1.014    32.665
n13401.out[0] (.names)                                           0.261    32.926
n12928.in[0] (.names)                                            1.014    33.940
n12928.out[0] (.names)                                           0.261    34.201
n12857.in[2] (.names)                                            1.014    35.215
n12857.out[0] (.names)                                           0.261    35.476
n12929.in[0] (.names)                                            1.014    36.490
n12929.out[0] (.names)                                           0.261    36.751
n12930.in[0] (.names)                                            1.014    37.765
n12930.out[0] (.names)                                           0.261    38.026
n12932.in[0] (.names)                                            1.014    39.039
n12932.out[0] (.names)                                           0.261    39.300
n12933.in[1] (.names)                                            1.014    40.314
n12933.out[0] (.names)                                           0.261    40.575
n12945.in[2] (.names)                                            1.014    41.589
n12945.out[0] (.names)                                           0.261    41.850
n12942.in[1] (.names)                                            1.014    42.864
n12942.out[0] (.names)                                           0.261    43.125
n12943.in[0] (.names)                                            1.014    44.139
n12943.out[0] (.names)                                           0.261    44.400
n10156.in[1] (.names)                                            1.014    45.413
n10156.out[0] (.names)                                           0.261    45.674
n12946.in[0] (.names)                                            1.014    46.688
n12946.out[0] (.names)                                           0.261    46.949
n12949.in[1] (.names)                                            1.014    47.963
n12949.out[0] (.names)                                           0.261    48.224
n12950.in[0] (.names)                                            1.014    49.238
n12950.out[0] (.names)                                           0.261    49.499
n12951.in[0] (.names)                                            1.014    50.513
n12951.out[0] (.names)                                           0.261    50.774
n12178.in[0] (.names)                                            1.014    51.787
n12178.out[0] (.names)                                           0.261    52.048
n12179.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12179.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n11316.Q[0] (.latch clocked by pclk)
Endpoint  : n2807.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11316.clk[0] (.latch)                                           1.014     1.014
n11316.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11314.in[0] (.names)                                            1.014     2.070
n11314.out[0] (.names)                                           0.261     2.331
n11330.in[0] (.names)                                            1.014     3.344
n11330.out[0] (.names)                                           0.261     3.605
n11331.in[0] (.names)                                            1.014     4.619
n11331.out[0] (.names)                                           0.261     4.880
n11346.in[0] (.names)                                            1.014     5.894
n11346.out[0] (.names)                                           0.261     6.155
n11347.in[0] (.names)                                            1.014     7.169
n11347.out[0] (.names)                                           0.261     7.430
n11412.in[1] (.names)                                            1.014     8.444
n11412.out[0] (.names)                                           0.261     8.705
n11413.in[0] (.names)                                            1.014     9.719
n11413.out[0] (.names)                                           0.261     9.980
n11415.in[0] (.names)                                            1.014    10.993
n11415.out[0] (.names)                                           0.261    11.254
n11375.in[2] (.names)                                            1.014    12.268
n11375.out[0] (.names)                                           0.261    12.529
n11376.in[1] (.names)                                            1.014    13.543
n11376.out[0] (.names)                                           0.261    13.804
n11377.in[0] (.names)                                            1.014    14.818
n11377.out[0] (.names)                                           0.261    15.079
n2145.in[0] (.names)                                             1.014    16.093
n2145.out[0] (.names)                                            0.261    16.354
n11465.in[1] (.names)                                            1.014    17.367
n11465.out[0] (.names)                                           0.261    17.628
n11466.in[2] (.names)                                            1.014    18.642
n11466.out[0] (.names)                                           0.261    18.903
n11467.in[0] (.names)                                            1.014    19.917
n11467.out[0] (.names)                                           0.261    20.178
n11469.in[0] (.names)                                            1.014    21.192
n11469.out[0] (.names)                                           0.261    21.453
n11393.in[0] (.names)                                            1.014    22.467
n11393.out[0] (.names)                                           0.261    22.728
n11666.in[1] (.names)                                            1.014    23.742
n11666.out[0] (.names)                                           0.261    24.003
n11672.in[2] (.names)                                            1.014    25.016
n11672.out[0] (.names)                                           0.261    25.277
n12486.in[0] (.names)                                            1.014    26.291
n12486.out[0] (.names)                                           0.261    26.552
n12488.in[1] (.names)                                            1.014    27.566
n12488.out[0] (.names)                                           0.261    27.827
n12489.in[1] (.names)                                            1.014    28.841
n12489.out[0] (.names)                                           0.261    29.102
n12493.in[0] (.names)                                            1.014    30.116
n12493.out[0] (.names)                                           0.261    30.377
n12500.in[2] (.names)                                            1.014    31.390
n12500.out[0] (.names)                                           0.261    31.651
n12503.in[1] (.names)                                            1.014    32.665
n12503.out[0] (.names)                                           0.261    32.926
n12504.in[0] (.names)                                            1.014    33.940
n12504.out[0] (.names)                                           0.261    34.201
n12505.in[0] (.names)                                            1.014    35.215
n12505.out[0] (.names)                                           0.261    35.476
n12506.in[0] (.names)                                            1.014    36.490
n12506.out[0] (.names)                                           0.261    36.751
n12508.in[0] (.names)                                            1.014    37.765
n12508.out[0] (.names)                                           0.261    38.026
n12491.in[0] (.names)                                            1.014    39.039
n12491.out[0] (.names)                                           0.261    39.300
n12482.in[0] (.names)                                            1.014    40.314
n12482.out[0] (.names)                                           0.261    40.575
n12472.in[0] (.names)                                            1.014    41.589
n12472.out[0] (.names)                                           0.261    41.850
n12514.in[0] (.names)                                            1.014    42.864
n12514.out[0] (.names)                                           0.261    43.125
n12516.in[0] (.names)                                            1.014    44.139
n12516.out[0] (.names)                                           0.261    44.400
n10164.in[1] (.names)                                            1.014    45.413
n10164.out[0] (.names)                                           0.261    45.674
n2696.in[0] (.names)                                             1.014    46.688
n2696.out[0] (.names)                                            0.261    46.949
n12512.in[0] (.names)                                            1.014    47.963
n12512.out[0] (.names)                                           0.261    48.224
n12513.in[0] (.names)                                            1.014    49.238
n12513.out[0] (.names)                                           0.261    49.499
n10194.in[1] (.names)                                            1.014    50.513
n10194.out[0] (.names)                                           0.261    50.774
n2806.in[0] (.names)                                             1.014    51.787
n2806.out[0] (.names)                                            0.261    52.048
n2807.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2807.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n2198.Q[0] (.latch clocked by pclk)
Endpoint  : n10134.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2198.clk[0] (.latch)                                            1.014     1.014
n2198.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12429.in[0] (.names)                                            1.014     2.070
n12429.out[0] (.names)                                           0.261     2.331
n12430.in[0] (.names)                                            1.014     3.344
n12430.out[0] (.names)                                           0.261     3.605
n12682.in[1] (.names)                                            1.014     4.619
n12682.out[0] (.names)                                           0.261     4.880
n13347.in[0] (.names)                                            1.014     5.894
n13347.out[0] (.names)                                           0.261     6.155
n12547.in[1] (.names)                                            1.014     7.169
n12547.out[0] (.names)                                           0.261     7.430
n13217.in[0] (.names)                                            1.014     8.444
n13217.out[0] (.names)                                           0.261     8.705
n13089.in[0] (.names)                                            1.014     9.719
n13089.out[0] (.names)                                           0.261     9.980
n13418.in[0] (.names)                                            1.014    10.993
n13418.out[0] (.names)                                           0.261    11.254
n13420.in[1] (.names)                                            1.014    12.268
n13420.out[0] (.names)                                           0.261    12.529
n12638.in[0] (.names)                                            1.014    13.543
n12638.out[0] (.names)                                           0.261    13.804
n13357.in[2] (.names)                                            1.014    14.818
n13357.out[0] (.names)                                           0.261    15.079
n13358.in[2] (.names)                                            1.014    16.093
n13358.out[0] (.names)                                           0.261    16.354
n13359.in[1] (.names)                                            1.014    17.367
n13359.out[0] (.names)                                           0.261    17.628
n13360.in[1] (.names)                                            1.014    18.642
n13360.out[0] (.names)                                           0.261    18.903
n13361.in[0] (.names)                                            1.014    19.917
n13361.out[0] (.names)                                           0.261    20.178
n12196.in[0] (.names)                                            1.014    21.192
n12196.out[0] (.names)                                           0.261    21.453
n13370.in[1] (.names)                                            1.014    22.467
n13370.out[0] (.names)                                           0.261    22.728
n13375.in[2] (.names)                                            1.014    23.742
n13375.out[0] (.names)                                           0.261    24.003
n13376.in[0] (.names)                                            1.014    25.016
n13376.out[0] (.names)                                           0.261    25.277
n13377.in[0] (.names)                                            1.014    26.291
n13377.out[0] (.names)                                           0.261    26.552
n13398.in[0] (.names)                                            1.014    27.566
n13398.out[0] (.names)                                           0.261    27.827
n13336.in[1] (.names)                                            1.014    28.841
n13336.out[0] (.names)                                           0.261    29.102
n12159.in[0] (.names)                                            1.014    30.116
n12159.out[0] (.names)                                           0.261    30.377
n13400.in[0] (.names)                                            1.014    31.390
n13400.out[0] (.names)                                           0.261    31.651
n13401.in[0] (.names)                                            1.014    32.665
n13401.out[0] (.names)                                           0.261    32.926
n13393.in[0] (.names)                                            1.014    33.940
n13393.out[0] (.names)                                           0.261    34.201
n13311.in[0] (.names)                                            1.014    35.215
n13311.out[0] (.names)                                           0.261    35.476
n13308.in[1] (.names)                                            1.014    36.490
n13308.out[0] (.names)                                           0.261    36.751
n13233.in[0] (.names)                                            1.014    37.765
n13233.out[0] (.names)                                           0.261    38.026
n13251.in[0] (.names)                                            1.014    39.039
n13251.out[0] (.names)                                           0.261    39.300
n13254.in[0] (.names)                                            1.014    40.314
n13254.out[0] (.names)                                           0.261    40.575
n13255.in[1] (.names)                                            1.014    41.589
n13255.out[0] (.names)                                           0.261    41.850
n13261.in[0] (.names)                                            1.014    42.864
n13261.out[0] (.names)                                           0.261    43.125
n13256.in[0] (.names)                                            1.014    44.139
n13256.out[0] (.names)                                           0.261    44.400
n13264.in[1] (.names)                                            1.014    45.413
n13264.out[0] (.names)                                           0.261    45.674
n12168.in[0] (.names)                                            1.014    46.688
n12168.out[0] (.names)                                           0.261    46.949
n13257.in[1] (.names)                                            1.014    47.963
n13257.out[0] (.names)                                           0.261    48.224
n13258.in[1] (.names)                                            1.014    49.238
n13258.out[0] (.names)                                           0.261    49.499
n10184.in[0] (.names)                                            1.014    50.513
n10184.out[0] (.names)                                           0.261    50.774
n10133.in[0] (.names)                                            1.014    51.787
n10133.out[0] (.names)                                           0.261    52.048
n10134.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10134.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n2198.Q[0] (.latch clocked by pclk)
Endpoint  : n12177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2198.clk[0] (.latch)                                            1.014     1.014
n2198.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12429.in[0] (.names)                                            1.014     2.070
n12429.out[0] (.names)                                           0.261     2.331
n12430.in[0] (.names)                                            1.014     3.344
n12430.out[0] (.names)                                           0.261     3.605
n12682.in[1] (.names)                                            1.014     4.619
n12682.out[0] (.names)                                           0.261     4.880
n13347.in[0] (.names)                                            1.014     5.894
n13347.out[0] (.names)                                           0.261     6.155
n12547.in[1] (.names)                                            1.014     7.169
n12547.out[0] (.names)                                           0.261     7.430
n13217.in[0] (.names)                                            1.014     8.444
n13217.out[0] (.names)                                           0.261     8.705
n13089.in[0] (.names)                                            1.014     9.719
n13089.out[0] (.names)                                           0.261     9.980
n13418.in[0] (.names)                                            1.014    10.993
n13418.out[0] (.names)                                           0.261    11.254
n13420.in[1] (.names)                                            1.014    12.268
n13420.out[0] (.names)                                           0.261    12.529
n12638.in[0] (.names)                                            1.014    13.543
n12638.out[0] (.names)                                           0.261    13.804
n13357.in[2] (.names)                                            1.014    14.818
n13357.out[0] (.names)                                           0.261    15.079
n13358.in[2] (.names)                                            1.014    16.093
n13358.out[0] (.names)                                           0.261    16.354
n13359.in[1] (.names)                                            1.014    17.367
n13359.out[0] (.names)                                           0.261    17.628
n13360.in[1] (.names)                                            1.014    18.642
n13360.out[0] (.names)                                           0.261    18.903
n13361.in[0] (.names)                                            1.014    19.917
n13361.out[0] (.names)                                           0.261    20.178
n12196.in[0] (.names)                                            1.014    21.192
n12196.out[0] (.names)                                           0.261    21.453
n13370.in[1] (.names)                                            1.014    22.467
n13370.out[0] (.names)                                           0.261    22.728
n13375.in[2] (.names)                                            1.014    23.742
n13375.out[0] (.names)                                           0.261    24.003
n13376.in[0] (.names)                                            1.014    25.016
n13376.out[0] (.names)                                           0.261    25.277
n13377.in[0] (.names)                                            1.014    26.291
n13377.out[0] (.names)                                           0.261    26.552
n13398.in[0] (.names)                                            1.014    27.566
n13398.out[0] (.names)                                           0.261    27.827
n13336.in[1] (.names)                                            1.014    28.841
n13336.out[0] (.names)                                           0.261    29.102
n12159.in[0] (.names)                                            1.014    30.116
n12159.out[0] (.names)                                           0.261    30.377
n13400.in[0] (.names)                                            1.014    31.390
n13400.out[0] (.names)                                           0.261    31.651
n13401.in[0] (.names)                                            1.014    32.665
n13401.out[0] (.names)                                           0.261    32.926
n13393.in[0] (.names)                                            1.014    33.940
n13393.out[0] (.names)                                           0.261    34.201
n13311.in[0] (.names)                                            1.014    35.215
n13311.out[0] (.names)                                           0.261    35.476
n13308.in[1] (.names)                                            1.014    36.490
n13308.out[0] (.names)                                           0.261    36.751
n13233.in[0] (.names)                                            1.014    37.765
n13233.out[0] (.names)                                           0.261    38.026
n13251.in[0] (.names)                                            1.014    39.039
n13251.out[0] (.names)                                           0.261    39.300
n13254.in[0] (.names)                                            1.014    40.314
n13254.out[0] (.names)                                           0.261    40.575
n13255.in[1] (.names)                                            1.014    41.589
n13255.out[0] (.names)                                           0.261    41.850
n13261.in[0] (.names)                                            1.014    42.864
n13261.out[0] (.names)                                           0.261    43.125
n13256.in[0] (.names)                                            1.014    44.139
n13256.out[0] (.names)                                           0.261    44.400
n13340.in[1] (.names)                                            1.014    45.413
n13340.out[0] (.names)                                           0.261    45.674
n2823.in[1] (.names)                                             1.014    46.688
n2823.out[0] (.names)                                            0.261    46.949
n13227.in[0] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n13229.in[2] (.names)                                            1.014    49.238
n13229.out[0] (.names)                                           0.261    49.499
n13230.in[0] (.names)                                            1.014    50.513
n13230.out[0] (.names)                                           0.261    50.774
n12176.in[1] (.names)                                            1.014    51.787
n12176.out[0] (.names)                                           0.261    52.048
n12177.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12177.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n2198.Q[0] (.latch clocked by pclk)
Endpoint  : n13231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2198.clk[0] (.latch)                                            1.014     1.014
n2198.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12429.in[0] (.names)                                            1.014     2.070
n12429.out[0] (.names)                                           0.261     2.331
n12430.in[0] (.names)                                            1.014     3.344
n12430.out[0] (.names)                                           0.261     3.605
n12682.in[1] (.names)                                            1.014     4.619
n12682.out[0] (.names)                                           0.261     4.880
n13347.in[0] (.names)                                            1.014     5.894
n13347.out[0] (.names)                                           0.261     6.155
n12547.in[1] (.names)                                            1.014     7.169
n12547.out[0] (.names)                                           0.261     7.430
n13217.in[0] (.names)                                            1.014     8.444
n13217.out[0] (.names)                                           0.261     8.705
n13089.in[0] (.names)                                            1.014     9.719
n13089.out[0] (.names)                                           0.261     9.980
n13418.in[0] (.names)                                            1.014    10.993
n13418.out[0] (.names)                                           0.261    11.254
n13420.in[1] (.names)                                            1.014    12.268
n13420.out[0] (.names)                                           0.261    12.529
n12638.in[0] (.names)                                            1.014    13.543
n12638.out[0] (.names)                                           0.261    13.804
n13357.in[2] (.names)                                            1.014    14.818
n13357.out[0] (.names)                                           0.261    15.079
n13358.in[2] (.names)                                            1.014    16.093
n13358.out[0] (.names)                                           0.261    16.354
n13359.in[1] (.names)                                            1.014    17.367
n13359.out[0] (.names)                                           0.261    17.628
n13360.in[1] (.names)                                            1.014    18.642
n13360.out[0] (.names)                                           0.261    18.903
n13361.in[0] (.names)                                            1.014    19.917
n13361.out[0] (.names)                                           0.261    20.178
n12196.in[0] (.names)                                            1.014    21.192
n12196.out[0] (.names)                                           0.261    21.453
n13370.in[1] (.names)                                            1.014    22.467
n13370.out[0] (.names)                                           0.261    22.728
n13375.in[2] (.names)                                            1.014    23.742
n13375.out[0] (.names)                                           0.261    24.003
n13376.in[0] (.names)                                            1.014    25.016
n13376.out[0] (.names)                                           0.261    25.277
n13377.in[0] (.names)                                            1.014    26.291
n13377.out[0] (.names)                                           0.261    26.552
n13398.in[0] (.names)                                            1.014    27.566
n13398.out[0] (.names)                                           0.261    27.827
n13336.in[1] (.names)                                            1.014    28.841
n13336.out[0] (.names)                                           0.261    29.102
n12159.in[0] (.names)                                            1.014    30.116
n12159.out[0] (.names)                                           0.261    30.377
n13400.in[0] (.names)                                            1.014    31.390
n13400.out[0] (.names)                                           0.261    31.651
n13401.in[0] (.names)                                            1.014    32.665
n13401.out[0] (.names)                                           0.261    32.926
n13393.in[0] (.names)                                            1.014    33.940
n13393.out[0] (.names)                                           0.261    34.201
n13311.in[0] (.names)                                            1.014    35.215
n13311.out[0] (.names)                                           0.261    35.476
n13308.in[1] (.names)                                            1.014    36.490
n13308.out[0] (.names)                                           0.261    36.751
n13233.in[0] (.names)                                            1.014    37.765
n13233.out[0] (.names)                                           0.261    38.026
n13251.in[0] (.names)                                            1.014    39.039
n13251.out[0] (.names)                                           0.261    39.300
n13254.in[0] (.names)                                            1.014    40.314
n13254.out[0] (.names)                                           0.261    40.575
n13255.in[1] (.names)                                            1.014    41.589
n13255.out[0] (.names)                                           0.261    41.850
n13261.in[0] (.names)                                            1.014    42.864
n13261.out[0] (.names)                                           0.261    43.125
n13256.in[0] (.names)                                            1.014    44.139
n13256.out[0] (.names)                                           0.261    44.400
n13340.in[1] (.names)                                            1.014    45.413
n13340.out[0] (.names)                                           0.261    45.674
n2823.in[1] (.names)                                             1.014    46.688
n2823.out[0] (.names)                                            0.261    46.949
n13227.in[0] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n13229.in[2] (.names)                                            1.014    49.238
n13229.out[0] (.names)                                           0.261    49.499
n13230.in[0] (.names)                                            1.014    50.513
n13230.out[0] (.names)                                           0.261    50.774
n12176.in[1] (.names)                                            1.014    51.787
n12176.out[0] (.names)                                           0.261    52.048
n13231.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13231.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n2198.Q[0] (.latch clocked by pclk)
Endpoint  : n13222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2198.clk[0] (.latch)                                            1.014     1.014
n2198.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12429.in[0] (.names)                                            1.014     2.070
n12429.out[0] (.names)                                           0.261     2.331
n12430.in[0] (.names)                                            1.014     3.344
n12430.out[0] (.names)                                           0.261     3.605
n12682.in[1] (.names)                                            1.014     4.619
n12682.out[0] (.names)                                           0.261     4.880
n13347.in[0] (.names)                                            1.014     5.894
n13347.out[0] (.names)                                           0.261     6.155
n12547.in[1] (.names)                                            1.014     7.169
n12547.out[0] (.names)                                           0.261     7.430
n13217.in[0] (.names)                                            1.014     8.444
n13217.out[0] (.names)                                           0.261     8.705
n13089.in[0] (.names)                                            1.014     9.719
n13089.out[0] (.names)                                           0.261     9.980
n13418.in[0] (.names)                                            1.014    10.993
n13418.out[0] (.names)                                           0.261    11.254
n13420.in[1] (.names)                                            1.014    12.268
n13420.out[0] (.names)                                           0.261    12.529
n12638.in[0] (.names)                                            1.014    13.543
n12638.out[0] (.names)                                           0.261    13.804
n13357.in[2] (.names)                                            1.014    14.818
n13357.out[0] (.names)                                           0.261    15.079
n13358.in[2] (.names)                                            1.014    16.093
n13358.out[0] (.names)                                           0.261    16.354
n13359.in[1] (.names)                                            1.014    17.367
n13359.out[0] (.names)                                           0.261    17.628
n13360.in[1] (.names)                                            1.014    18.642
n13360.out[0] (.names)                                           0.261    18.903
n13361.in[0] (.names)                                            1.014    19.917
n13361.out[0] (.names)                                           0.261    20.178
n12196.in[0] (.names)                                            1.014    21.192
n12196.out[0] (.names)                                           0.261    21.453
n13370.in[1] (.names)                                            1.014    22.467
n13370.out[0] (.names)                                           0.261    22.728
n13375.in[2] (.names)                                            1.014    23.742
n13375.out[0] (.names)                                           0.261    24.003
n13376.in[0] (.names)                                            1.014    25.016
n13376.out[0] (.names)                                           0.261    25.277
n13377.in[0] (.names)                                            1.014    26.291
n13377.out[0] (.names)                                           0.261    26.552
n13398.in[0] (.names)                                            1.014    27.566
n13398.out[0] (.names)                                           0.261    27.827
n13336.in[1] (.names)                                            1.014    28.841
n13336.out[0] (.names)                                           0.261    29.102
n12159.in[0] (.names)                                            1.014    30.116
n12159.out[0] (.names)                                           0.261    30.377
n13400.in[0] (.names)                                            1.014    31.390
n13400.out[0] (.names)                                           0.261    31.651
n13401.in[0] (.names)                                            1.014    32.665
n13401.out[0] (.names)                                           0.261    32.926
n13393.in[0] (.names)                                            1.014    33.940
n13393.out[0] (.names)                                           0.261    34.201
n13311.in[0] (.names)                                            1.014    35.215
n13311.out[0] (.names)                                           0.261    35.476
n13308.in[1] (.names)                                            1.014    36.490
n13308.out[0] (.names)                                           0.261    36.751
n13233.in[0] (.names)                                            1.014    37.765
n13233.out[0] (.names)                                           0.261    38.026
n13251.in[0] (.names)                                            1.014    39.039
n13251.out[0] (.names)                                           0.261    39.300
n13254.in[0] (.names)                                            1.014    40.314
n13254.out[0] (.names)                                           0.261    40.575
n13255.in[1] (.names)                                            1.014    41.589
n13255.out[0] (.names)                                           0.261    41.850
n13261.in[0] (.names)                                            1.014    42.864
n13261.out[0] (.names)                                           0.261    43.125
n13256.in[0] (.names)                                            1.014    44.139
n13256.out[0] (.names)                                           0.261    44.400
n13340.in[1] (.names)                                            1.014    45.413
n13340.out[0] (.names)                                           0.261    45.674
n2823.in[1] (.names)                                             1.014    46.688
n2823.out[0] (.names)                                            0.261    46.949
n13227.in[0] (.names)                                            1.014    47.963
n13227.out[0] (.names)                                           0.261    48.224
n13229.in[2] (.names)                                            1.014    49.238
n13229.out[0] (.names)                                           0.261    49.499
n13230.in[0] (.names)                                            1.014    50.513
n13230.out[0] (.names)                                           0.261    50.774
n13234.in[3] (.names)                                            1.014    51.787
n13234.out[0] (.names)                                           0.261    52.048
n13222.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13222.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n14679.Q[0] (.latch clocked by pclk)
Endpoint  : n10183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14679.clk[0] (.latch)                                           1.014     1.014
n14679.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14677.in[0] (.names)                                            1.014     2.070
n14677.out[0] (.names)                                           0.261     2.331
n14621.in[0] (.names)                                            1.014     3.344
n14621.out[0] (.names)                                           0.261     3.605
n9720.in[2] (.names)                                             1.014     4.619
n9720.out[0] (.names)                                            0.261     4.880
n13413.in[3] (.names)                                            1.014     5.894
n13413.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13170.in[0] (.names)                                            1.014     8.444
n13170.out[0] (.names)                                           0.261     8.705
n13171.in[0] (.names)                                            1.014     9.719
n13171.out[0] (.names)                                           0.261     9.980
n13140.in[0] (.names)                                            1.014    10.993
n13140.out[0] (.names)                                           0.261    11.254
n13172.in[0] (.names)                                            1.014    12.268
n13172.out[0] (.names)                                           0.261    12.529
n13173.in[2] (.names)                                            1.014    13.543
n13173.out[0] (.names)                                           0.261    13.804
n13174.in[0] (.names)                                            1.014    14.818
n13174.out[0] (.names)                                           0.261    15.079
n12787.in[0] (.names)                                            1.014    16.093
n12787.out[0] (.names)                                           0.261    16.354
n12893.in[1] (.names)                                            1.014    17.367
n12893.out[0] (.names)                                           0.261    17.628
n13155.in[0] (.names)                                            1.014    18.642
n13155.out[0] (.names)                                           0.261    18.903
n13156.in[0] (.names)                                            1.014    19.917
n13156.out[0] (.names)                                           0.261    20.178
n13157.in[0] (.names)                                            1.014    21.192
n13157.out[0] (.names)                                           0.261    21.453
n13158.in[0] (.names)                                            1.014    22.467
n13158.out[0] (.names)                                           0.261    22.728
n13159.in[0] (.names)                                            1.014    23.742
n13159.out[0] (.names)                                           0.261    24.003
n12861.in[0] (.names)                                            1.014    25.016
n12861.out[0] (.names)                                           0.261    25.277
n13175.in[2] (.names)                                            1.014    26.291
n13175.out[0] (.names)                                           0.261    26.552
n13143.in[1] (.names)                                            1.014    27.566
n13143.out[0] (.names)                                           0.261    27.827
n13136.in[2] (.names)                                            1.014    28.841
n13136.out[0] (.names)                                           0.261    29.102
n13144.in[3] (.names)                                            1.014    30.116
n13144.out[0] (.names)                                           0.261    30.377
n13135.in[0] (.names)                                            1.014    31.390
n13135.out[0] (.names)                                           0.261    31.651
n13137.in[0] (.names)                                            1.014    32.665
n13137.out[0] (.names)                                           0.261    32.926
n13142.in[0] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13040.in[0] (.names)                                            1.014    35.215
n13040.out[0] (.names)                                           0.261    35.476
n13145.in[1] (.names)                                            1.014    36.490
n13145.out[0] (.names)                                           0.261    36.751
n13048.in[0] (.names)                                            1.014    37.765
n13048.out[0] (.names)                                           0.261    38.026
n13049.in[0] (.names)                                            1.014    39.039
n13049.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n13130.in[0] (.names)                                            1.014    41.589
n13130.out[0] (.names)                                           0.261    41.850
n7932.in[2] (.names)                                             1.014    42.864
n7932.out[0] (.names)                                            0.261    43.125
n13131.in[1] (.names)                                            1.014    44.139
n13131.out[0] (.names)                                           0.261    44.400
n13020.in[1] (.names)                                            1.014    45.413
n13020.out[0] (.names)                                           0.261    45.674
n13022.in[1] (.names)                                            1.014    46.688
n13022.out[0] (.names)                                           0.261    46.949
n13027.in[0] (.names)                                            1.014    47.963
n13027.out[0] (.names)                                           0.261    48.224
n13030.in[1] (.names)                                            1.014    49.238
n13030.out[0] (.names)                                           0.261    49.499
n10149.in[1] (.names)                                            1.014    50.513
n10149.out[0] (.names)                                           0.261    50.774
n10182.in[1] (.names)                                            1.014    51.787
n10182.out[0] (.names)                                           0.261    52.048
n10183.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10183.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n14679.Q[0] (.latch clocked by pclk)
Endpoint  : n13019.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14679.clk[0] (.latch)                                           1.014     1.014
n14679.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14677.in[0] (.names)                                            1.014     2.070
n14677.out[0] (.names)                                           0.261     2.331
n14621.in[0] (.names)                                            1.014     3.344
n14621.out[0] (.names)                                           0.261     3.605
n9720.in[2] (.names)                                             1.014     4.619
n9720.out[0] (.names)                                            0.261     4.880
n13413.in[3] (.names)                                            1.014     5.894
n13413.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13170.in[0] (.names)                                            1.014     8.444
n13170.out[0] (.names)                                           0.261     8.705
n13171.in[0] (.names)                                            1.014     9.719
n13171.out[0] (.names)                                           0.261     9.980
n13140.in[0] (.names)                                            1.014    10.993
n13140.out[0] (.names)                                           0.261    11.254
n13172.in[0] (.names)                                            1.014    12.268
n13172.out[0] (.names)                                           0.261    12.529
n13173.in[2] (.names)                                            1.014    13.543
n13173.out[0] (.names)                                           0.261    13.804
n13174.in[0] (.names)                                            1.014    14.818
n13174.out[0] (.names)                                           0.261    15.079
n12787.in[0] (.names)                                            1.014    16.093
n12787.out[0] (.names)                                           0.261    16.354
n12893.in[1] (.names)                                            1.014    17.367
n12893.out[0] (.names)                                           0.261    17.628
n13155.in[0] (.names)                                            1.014    18.642
n13155.out[0] (.names)                                           0.261    18.903
n13156.in[0] (.names)                                            1.014    19.917
n13156.out[0] (.names)                                           0.261    20.178
n13157.in[0] (.names)                                            1.014    21.192
n13157.out[0] (.names)                                           0.261    21.453
n13158.in[0] (.names)                                            1.014    22.467
n13158.out[0] (.names)                                           0.261    22.728
n13159.in[0] (.names)                                            1.014    23.742
n13159.out[0] (.names)                                           0.261    24.003
n12861.in[0] (.names)                                            1.014    25.016
n12861.out[0] (.names)                                           0.261    25.277
n13175.in[2] (.names)                                            1.014    26.291
n13175.out[0] (.names)                                           0.261    26.552
n13143.in[1] (.names)                                            1.014    27.566
n13143.out[0] (.names)                                           0.261    27.827
n13136.in[2] (.names)                                            1.014    28.841
n13136.out[0] (.names)                                           0.261    29.102
n13144.in[3] (.names)                                            1.014    30.116
n13144.out[0] (.names)                                           0.261    30.377
n13135.in[0] (.names)                                            1.014    31.390
n13135.out[0] (.names)                                           0.261    31.651
n13137.in[0] (.names)                                            1.014    32.665
n13137.out[0] (.names)                                           0.261    32.926
n13142.in[0] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13040.in[0] (.names)                                            1.014    35.215
n13040.out[0] (.names)                                           0.261    35.476
n13145.in[1] (.names)                                            1.014    36.490
n13145.out[0] (.names)                                           0.261    36.751
n13048.in[0] (.names)                                            1.014    37.765
n13048.out[0] (.names)                                           0.261    38.026
n13049.in[0] (.names)                                            1.014    39.039
n13049.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n13130.in[0] (.names)                                            1.014    41.589
n13130.out[0] (.names)                                           0.261    41.850
n7932.in[2] (.names)                                             1.014    42.864
n7932.out[0] (.names)                                            0.261    43.125
n13131.in[1] (.names)                                            1.014    44.139
n13131.out[0] (.names)                                           0.261    44.400
n13020.in[1] (.names)                                            1.014    45.413
n13020.out[0] (.names)                                           0.261    45.674
n13022.in[1] (.names)                                            1.014    46.688
n13022.out[0] (.names)                                           0.261    46.949
n13027.in[0] (.names)                                            1.014    47.963
n13027.out[0] (.names)                                           0.261    48.224
n13030.in[1] (.names)                                            1.014    49.238
n13030.out[0] (.names)                                           0.261    49.499
n10149.in[1] (.names)                                            1.014    50.513
n10149.out[0] (.names)                                           0.261    50.774
n10182.in[1] (.names)                                            1.014    51.787
n10182.out[0] (.names)                                           0.261    52.048
n13019.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13019.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n14679.Q[0] (.latch clocked by pclk)
Endpoint  : n1821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14679.clk[0] (.latch)                                           1.014     1.014
n14679.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14677.in[0] (.names)                                            1.014     2.070
n14677.out[0] (.names)                                           0.261     2.331
n14621.in[0] (.names)                                            1.014     3.344
n14621.out[0] (.names)                                           0.261     3.605
n9720.in[2] (.names)                                             1.014     4.619
n9720.out[0] (.names)                                            0.261     4.880
n13413.in[3] (.names)                                            1.014     5.894
n13413.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13170.in[0] (.names)                                            1.014     8.444
n13170.out[0] (.names)                                           0.261     8.705
n13171.in[0] (.names)                                            1.014     9.719
n13171.out[0] (.names)                                           0.261     9.980
n13140.in[0] (.names)                                            1.014    10.993
n13140.out[0] (.names)                                           0.261    11.254
n13172.in[0] (.names)                                            1.014    12.268
n13172.out[0] (.names)                                           0.261    12.529
n13173.in[2] (.names)                                            1.014    13.543
n13173.out[0] (.names)                                           0.261    13.804
n13174.in[0] (.names)                                            1.014    14.818
n13174.out[0] (.names)                                           0.261    15.079
n12787.in[0] (.names)                                            1.014    16.093
n12787.out[0] (.names)                                           0.261    16.354
n12893.in[1] (.names)                                            1.014    17.367
n12893.out[0] (.names)                                           0.261    17.628
n13155.in[0] (.names)                                            1.014    18.642
n13155.out[0] (.names)                                           0.261    18.903
n13156.in[0] (.names)                                            1.014    19.917
n13156.out[0] (.names)                                           0.261    20.178
n13157.in[0] (.names)                                            1.014    21.192
n13157.out[0] (.names)                                           0.261    21.453
n13158.in[0] (.names)                                            1.014    22.467
n13158.out[0] (.names)                                           0.261    22.728
n13159.in[0] (.names)                                            1.014    23.742
n13159.out[0] (.names)                                           0.261    24.003
n12861.in[0] (.names)                                            1.014    25.016
n12861.out[0] (.names)                                           0.261    25.277
n13175.in[2] (.names)                                            1.014    26.291
n13175.out[0] (.names)                                           0.261    26.552
n13143.in[1] (.names)                                            1.014    27.566
n13143.out[0] (.names)                                           0.261    27.827
n13136.in[2] (.names)                                            1.014    28.841
n13136.out[0] (.names)                                           0.261    29.102
n13144.in[3] (.names)                                            1.014    30.116
n13144.out[0] (.names)                                           0.261    30.377
n13135.in[0] (.names)                                            1.014    31.390
n13135.out[0] (.names)                                           0.261    31.651
n13137.in[0] (.names)                                            1.014    32.665
n13137.out[0] (.names)                                           0.261    32.926
n13142.in[0] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13040.in[0] (.names)                                            1.014    35.215
n13040.out[0] (.names)                                           0.261    35.476
n13145.in[1] (.names)                                            1.014    36.490
n13145.out[0] (.names)                                           0.261    36.751
n13048.in[0] (.names)                                            1.014    37.765
n13048.out[0] (.names)                                           0.261    38.026
n13049.in[0] (.names)                                            1.014    39.039
n13049.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n13130.in[0] (.names)                                            1.014    41.589
n13130.out[0] (.names)                                           0.261    41.850
n13138.in[1] (.names)                                            1.014    42.864
n13138.out[0] (.names)                                           0.261    43.125
n13147.in[1] (.names)                                            1.014    44.139
n13147.out[0] (.names)                                           0.261    44.400
n13033.in[1] (.names)                                            1.014    45.413
n13033.out[0] (.names)                                           0.261    45.674
n2397.in[1] (.names)                                             1.014    46.688
n2397.out[0] (.names)                                            0.261    46.949
n10179.in[0] (.names)                                            1.014    47.963
n10179.out[0] (.names)                                           0.261    48.224
n13395.in[0] (.names)                                            1.014    49.238
n13395.out[0] (.names)                                           0.261    49.499
n7938.in[1] (.names)                                             1.014    50.513
n7938.out[0] (.names)                                            0.261    50.774
n7921.in[1] (.names)                                             1.014    51.787
n7921.out[0] (.names)                                            0.261    52.048
n1821.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1821.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n14679.Q[0] (.latch clocked by pclk)
Endpoint  : n13151.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14679.clk[0] (.latch)                                           1.014     1.014
n14679.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14677.in[0] (.names)                                            1.014     2.070
n14677.out[0] (.names)                                           0.261     2.331
n14621.in[0] (.names)                                            1.014     3.344
n14621.out[0] (.names)                                           0.261     3.605
n9720.in[2] (.names)                                             1.014     4.619
n9720.out[0] (.names)                                            0.261     4.880
n13413.in[3] (.names)                                            1.014     5.894
n13413.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13170.in[0] (.names)                                            1.014     8.444
n13170.out[0] (.names)                                           0.261     8.705
n13171.in[0] (.names)                                            1.014     9.719
n13171.out[0] (.names)                                           0.261     9.980
n13140.in[0] (.names)                                            1.014    10.993
n13140.out[0] (.names)                                           0.261    11.254
n13172.in[0] (.names)                                            1.014    12.268
n13172.out[0] (.names)                                           0.261    12.529
n13173.in[2] (.names)                                            1.014    13.543
n13173.out[0] (.names)                                           0.261    13.804
n13174.in[0] (.names)                                            1.014    14.818
n13174.out[0] (.names)                                           0.261    15.079
n12787.in[0] (.names)                                            1.014    16.093
n12787.out[0] (.names)                                           0.261    16.354
n12893.in[1] (.names)                                            1.014    17.367
n12893.out[0] (.names)                                           0.261    17.628
n13155.in[0] (.names)                                            1.014    18.642
n13155.out[0] (.names)                                           0.261    18.903
n13156.in[0] (.names)                                            1.014    19.917
n13156.out[0] (.names)                                           0.261    20.178
n13157.in[0] (.names)                                            1.014    21.192
n13157.out[0] (.names)                                           0.261    21.453
n13158.in[0] (.names)                                            1.014    22.467
n13158.out[0] (.names)                                           0.261    22.728
n13159.in[0] (.names)                                            1.014    23.742
n13159.out[0] (.names)                                           0.261    24.003
n12861.in[0] (.names)                                            1.014    25.016
n12861.out[0] (.names)                                           0.261    25.277
n13175.in[2] (.names)                                            1.014    26.291
n13175.out[0] (.names)                                           0.261    26.552
n13143.in[1] (.names)                                            1.014    27.566
n13143.out[0] (.names)                                           0.261    27.827
n13136.in[2] (.names)                                            1.014    28.841
n13136.out[0] (.names)                                           0.261    29.102
n13144.in[3] (.names)                                            1.014    30.116
n13144.out[0] (.names)                                           0.261    30.377
n13135.in[0] (.names)                                            1.014    31.390
n13135.out[0] (.names)                                           0.261    31.651
n13137.in[0] (.names)                                            1.014    32.665
n13137.out[0] (.names)                                           0.261    32.926
n13142.in[0] (.names)                                            1.014    33.940
n13142.out[0] (.names)                                           0.261    34.201
n13040.in[0] (.names)                                            1.014    35.215
n13040.out[0] (.names)                                           0.261    35.476
n13145.in[1] (.names)                                            1.014    36.490
n13145.out[0] (.names)                                           0.261    36.751
n13048.in[0] (.names)                                            1.014    37.765
n13048.out[0] (.names)                                           0.261    38.026
n13049.in[0] (.names)                                            1.014    39.039
n13049.out[0] (.names)                                           0.261    39.300
n12938.in[1] (.names)                                            1.014    40.314
n12938.out[0] (.names)                                           0.261    40.575
n13130.in[0] (.names)                                            1.014    41.589
n13130.out[0] (.names)                                           0.261    41.850
n13138.in[1] (.names)                                            1.014    42.864
n13138.out[0] (.names)                                           0.261    43.125
n13147.in[1] (.names)                                            1.014    44.139
n13147.out[0] (.names)                                           0.261    44.400
n13033.in[1] (.names)                                            1.014    45.413
n13033.out[0] (.names)                                           0.261    45.674
n2397.in[1] (.names)                                             1.014    46.688
n2397.out[0] (.names)                                            0.261    46.949
n10179.in[0] (.names)                                            1.014    47.963
n10179.out[0] (.names)                                           0.261    48.224
n13395.in[0] (.names)                                            1.014    49.238
n13395.out[0] (.names)                                           0.261    49.499
n7938.in[1] (.names)                                             1.014    50.513
n7938.out[0] (.names)                                            0.261    50.774
n7921.in[1] (.names)                                             1.014    51.787
n7921.out[0] (.names)                                            0.261    52.048
n13151.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13151.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n2361.Q[0] (.latch clocked by pclk)
Endpoint  : n13867.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2361.clk[0] (.latch)                                            1.014     1.014
n2361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14378.in[0] (.names)                                            1.014     2.070
n14378.out[0] (.names)                                           0.261     2.331
n13993.in[0] (.names)                                            1.014     3.344
n13993.out[0] (.names)                                           0.261     3.605
n13994.in[0] (.names)                                            1.014     4.619
n13994.out[0] (.names)                                           0.261     4.880
n13995.in[2] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13996.in[0] (.names)                                            1.014     7.169
n13996.out[0] (.names)                                           0.261     7.430
n13999.in[0] (.names)                                            1.014     8.444
n13999.out[0] (.names)                                           0.261     8.705
n13988.in[0] (.names)                                            1.014     9.719
n13988.out[0] (.names)                                           0.261     9.980
n13568.in[0] (.names)                                            1.014    10.993
n13568.out[0] (.names)                                           0.261    11.254
n13991.in[3] (.names)                                            1.014    12.268
n13991.out[0] (.names)                                           0.261    12.529
n13597.in[1] (.names)                                            1.014    13.543
n13597.out[0] (.names)                                           0.261    13.804
n13856.in[0] (.names)                                            1.014    14.818
n13856.out[0] (.names)                                           0.261    15.079
n13556.in[0] (.names)                                            1.014    16.093
n13556.out[0] (.names)                                           0.261    16.354
n13557.in[0] (.names)                                            1.014    17.367
n13557.out[0] (.names)                                           0.261    17.628
n13558.in[1] (.names)                                            1.014    18.642
n13558.out[0] (.names)                                           0.261    18.903
n13487.in[2] (.names)                                            1.014    19.917
n13487.out[0] (.names)                                           0.261    20.178
n9851.in[0] (.names)                                             1.014    21.192
n9851.out[0] (.names)                                            0.261    21.453
n13561.in[0] (.names)                                            1.014    22.467
n13561.out[0] (.names)                                           0.261    22.728
n13534.in[0] (.names)                                            1.014    23.742
n13534.out[0] (.names)                                           0.261    24.003
n13562.in[0] (.names)                                            1.014    25.016
n13562.out[0] (.names)                                           0.261    25.277
n13563.in[0] (.names)                                            1.014    26.291
n13563.out[0] (.names)                                           0.261    26.552
n13552.in[0] (.names)                                            1.014    27.566
n13552.out[0] (.names)                                           0.261    27.827
n13564.in[0] (.names)                                            1.014    28.841
n13564.out[0] (.names)                                           0.261    29.102
n13565.in[0] (.names)                                            1.014    30.116
n13565.out[0] (.names)                                           0.261    30.377
n13538.in[3] (.names)                                            1.014    31.390
n13538.out[0] (.names)                                           0.261    31.651
n13569.in[0] (.names)                                            1.014    32.665
n13569.out[0] (.names)                                           0.261    32.926
n13570.in[1] (.names)                                            1.014    33.940
n13570.out[0] (.names)                                           0.261    34.201
n13554.in[0] (.names)                                            1.014    35.215
n13554.out[0] (.names)                                           0.261    35.476
n13540.in[0] (.names)                                            1.014    36.490
n13540.out[0] (.names)                                           0.261    36.751
n13572.in[0] (.names)                                            1.014    37.765
n13572.out[0] (.names)                                           0.261    38.026
n13812.in[1] (.names)                                            1.014    39.039
n13812.out[0] (.names)                                           0.261    39.300
n13816.in[2] (.names)                                            1.014    40.314
n13816.out[0] (.names)                                           0.261    40.575
n13820.in[0] (.names)                                            1.014    41.589
n13820.out[0] (.names)                                           0.261    41.850
n7941.in[1] (.names)                                             1.014    42.864
n7941.out[0] (.names)                                            0.261    43.125
n13523.in[1] (.names)                                            1.014    44.139
n13523.out[0] (.names)                                           0.261    44.400
n13747.in[0] (.names)                                            1.014    45.413
n13747.out[0] (.names)                                           0.261    45.674
n13544.in[3] (.names)                                            1.014    46.688
n13544.out[0] (.names)                                           0.261    46.949
n2723.in[1] (.names)                                             1.014    47.963
n2723.out[0] (.names)                                            0.261    48.224
n13904.in[2] (.names)                                            1.014    49.238
n13904.out[0] (.names)                                           0.261    49.499
n2636.in[1] (.names)                                             1.014    50.513
n2636.out[0] (.names)                                            0.261    50.774
n13862.in[1] (.names)                                            1.014    51.787
n13862.out[0] (.names)                                           0.261    52.048
n13867.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13867.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n2361.Q[0] (.latch clocked by pclk)
Endpoint  : n2265.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2361.clk[0] (.latch)                                            1.014     1.014
n2361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14378.in[0] (.names)                                            1.014     2.070
n14378.out[0] (.names)                                           0.261     2.331
n13993.in[0] (.names)                                            1.014     3.344
n13993.out[0] (.names)                                           0.261     3.605
n13994.in[0] (.names)                                            1.014     4.619
n13994.out[0] (.names)                                           0.261     4.880
n13995.in[2] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13996.in[0] (.names)                                            1.014     7.169
n13996.out[0] (.names)                                           0.261     7.430
n13999.in[0] (.names)                                            1.014     8.444
n13999.out[0] (.names)                                           0.261     8.705
n13988.in[0] (.names)                                            1.014     9.719
n13988.out[0] (.names)                                           0.261     9.980
n13568.in[0] (.names)                                            1.014    10.993
n13568.out[0] (.names)                                           0.261    11.254
n13991.in[3] (.names)                                            1.014    12.268
n13991.out[0] (.names)                                           0.261    12.529
n13597.in[1] (.names)                                            1.014    13.543
n13597.out[0] (.names)                                           0.261    13.804
n13856.in[0] (.names)                                            1.014    14.818
n13856.out[0] (.names)                                           0.261    15.079
n13556.in[0] (.names)                                            1.014    16.093
n13556.out[0] (.names)                                           0.261    16.354
n13557.in[0] (.names)                                            1.014    17.367
n13557.out[0] (.names)                                           0.261    17.628
n13558.in[1] (.names)                                            1.014    18.642
n13558.out[0] (.names)                                           0.261    18.903
n13487.in[2] (.names)                                            1.014    19.917
n13487.out[0] (.names)                                           0.261    20.178
n9851.in[0] (.names)                                             1.014    21.192
n9851.out[0] (.names)                                            0.261    21.453
n13561.in[0] (.names)                                            1.014    22.467
n13561.out[0] (.names)                                           0.261    22.728
n13534.in[0] (.names)                                            1.014    23.742
n13534.out[0] (.names)                                           0.261    24.003
n13562.in[0] (.names)                                            1.014    25.016
n13562.out[0] (.names)                                           0.261    25.277
n13563.in[0] (.names)                                            1.014    26.291
n13563.out[0] (.names)                                           0.261    26.552
n13552.in[0] (.names)                                            1.014    27.566
n13552.out[0] (.names)                                           0.261    27.827
n13564.in[0] (.names)                                            1.014    28.841
n13564.out[0] (.names)                                           0.261    29.102
n13565.in[0] (.names)                                            1.014    30.116
n13565.out[0] (.names)                                           0.261    30.377
n13538.in[3] (.names)                                            1.014    31.390
n13538.out[0] (.names)                                           0.261    31.651
n13569.in[0] (.names)                                            1.014    32.665
n13569.out[0] (.names)                                           0.261    32.926
n13570.in[1] (.names)                                            1.014    33.940
n13570.out[0] (.names)                                           0.261    34.201
n13554.in[0] (.names)                                            1.014    35.215
n13554.out[0] (.names)                                           0.261    35.476
n13540.in[0] (.names)                                            1.014    36.490
n13540.out[0] (.names)                                           0.261    36.751
n13572.in[0] (.names)                                            1.014    37.765
n13572.out[0] (.names)                                           0.261    38.026
n13812.in[1] (.names)                                            1.014    39.039
n13812.out[0] (.names)                                           0.261    39.300
n13816.in[2] (.names)                                            1.014    40.314
n13816.out[0] (.names)                                           0.261    40.575
n13820.in[0] (.names)                                            1.014    41.589
n13820.out[0] (.names)                                           0.261    41.850
n7941.in[1] (.names)                                             1.014    42.864
n7941.out[0] (.names)                                            0.261    43.125
n13523.in[1] (.names)                                            1.014    44.139
n13523.out[0] (.names)                                           0.261    44.400
n13747.in[0] (.names)                                            1.014    45.413
n13747.out[0] (.names)                                           0.261    45.674
n13544.in[3] (.names)                                            1.014    46.688
n13544.out[0] (.names)                                           0.261    46.949
n2723.in[1] (.names)                                             1.014    47.963
n2723.out[0] (.names)                                            0.261    48.224
n14163.in[1] (.names)                                            1.014    49.238
n14163.out[0] (.names)                                           0.261    49.499
n15218.in[0] (.names)                                            1.014    50.513
n15218.out[0] (.names)                                           0.261    50.774
n13477.in[0] (.names)                                            1.014    51.787
n13477.out[0] (.names)                                           0.261    52.048
n2265.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2265.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n2361.Q[0] (.latch clocked by pclk)
Endpoint  : n9946.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2361.clk[0] (.latch)                                            1.014     1.014
n2361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14378.in[0] (.names)                                            1.014     2.070
n14378.out[0] (.names)                                           0.261     2.331
n13993.in[0] (.names)                                            1.014     3.344
n13993.out[0] (.names)                                           0.261     3.605
n13994.in[0] (.names)                                            1.014     4.619
n13994.out[0] (.names)                                           0.261     4.880
n13995.in[2] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13996.in[0] (.names)                                            1.014     7.169
n13996.out[0] (.names)                                           0.261     7.430
n13999.in[0] (.names)                                            1.014     8.444
n13999.out[0] (.names)                                           0.261     8.705
n13988.in[0] (.names)                                            1.014     9.719
n13988.out[0] (.names)                                           0.261     9.980
n13568.in[0] (.names)                                            1.014    10.993
n13568.out[0] (.names)                                           0.261    11.254
n13991.in[3] (.names)                                            1.014    12.268
n13991.out[0] (.names)                                           0.261    12.529
n13597.in[1] (.names)                                            1.014    13.543
n13597.out[0] (.names)                                           0.261    13.804
n13856.in[0] (.names)                                            1.014    14.818
n13856.out[0] (.names)                                           0.261    15.079
n13556.in[0] (.names)                                            1.014    16.093
n13556.out[0] (.names)                                           0.261    16.354
n13557.in[0] (.names)                                            1.014    17.367
n13557.out[0] (.names)                                           0.261    17.628
n13558.in[1] (.names)                                            1.014    18.642
n13558.out[0] (.names)                                           0.261    18.903
n13487.in[2] (.names)                                            1.014    19.917
n13487.out[0] (.names)                                           0.261    20.178
n9851.in[0] (.names)                                             1.014    21.192
n9851.out[0] (.names)                                            0.261    21.453
n13561.in[0] (.names)                                            1.014    22.467
n13561.out[0] (.names)                                           0.261    22.728
n13534.in[0] (.names)                                            1.014    23.742
n13534.out[0] (.names)                                           0.261    24.003
n13562.in[0] (.names)                                            1.014    25.016
n13562.out[0] (.names)                                           0.261    25.277
n13563.in[0] (.names)                                            1.014    26.291
n13563.out[0] (.names)                                           0.261    26.552
n13552.in[0] (.names)                                            1.014    27.566
n13552.out[0] (.names)                                           0.261    27.827
n13564.in[0] (.names)                                            1.014    28.841
n13564.out[0] (.names)                                           0.261    29.102
n13565.in[0] (.names)                                            1.014    30.116
n13565.out[0] (.names)                                           0.261    30.377
n13538.in[3] (.names)                                            1.014    31.390
n13538.out[0] (.names)                                           0.261    31.651
n13569.in[0] (.names)                                            1.014    32.665
n13569.out[0] (.names)                                           0.261    32.926
n13570.in[1] (.names)                                            1.014    33.940
n13570.out[0] (.names)                                           0.261    34.201
n13554.in[0] (.names)                                            1.014    35.215
n13554.out[0] (.names)                                           0.261    35.476
n13540.in[0] (.names)                                            1.014    36.490
n13540.out[0] (.names)                                           0.261    36.751
n13572.in[0] (.names)                                            1.014    37.765
n13572.out[0] (.names)                                           0.261    38.026
n13812.in[1] (.names)                                            1.014    39.039
n13812.out[0] (.names)                                           0.261    39.300
n13816.in[2] (.names)                                            1.014    40.314
n13816.out[0] (.names)                                           0.261    40.575
n13820.in[0] (.names)                                            1.014    41.589
n13820.out[0] (.names)                                           0.261    41.850
n7941.in[1] (.names)                                             1.014    42.864
n7941.out[0] (.names)                                            0.261    43.125
n13523.in[1] (.names)                                            1.014    44.139
n13523.out[0] (.names)                                           0.261    44.400
n13747.in[0] (.names)                                            1.014    45.413
n13747.out[0] (.names)                                           0.261    45.674
n13544.in[3] (.names)                                            1.014    46.688
n13544.out[0] (.names)                                           0.261    46.949
n2723.in[1] (.names)                                             1.014    47.963
n2723.out[0] (.names)                                            0.261    48.224
n14163.in[1] (.names)                                            1.014    49.238
n14163.out[0] (.names)                                           0.261    49.499
n15218.in[0] (.names)                                            1.014    50.513
n15218.out[0] (.names)                                           0.261    50.774
n10120.in[0] (.names)                                            1.014    51.787
n10120.out[0] (.names)                                           0.261    52.048
n9946.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9946.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n2361.Q[0] (.latch clocked by pclk)
Endpoint  : n14991.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2361.clk[0] (.latch)                                            1.014     1.014
n2361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14378.in[0] (.names)                                            1.014     2.070
n14378.out[0] (.names)                                           0.261     2.331
n13993.in[0] (.names)                                            1.014     3.344
n13993.out[0] (.names)                                           0.261     3.605
n13994.in[0] (.names)                                            1.014     4.619
n13994.out[0] (.names)                                           0.261     4.880
n13995.in[2] (.names)                                            1.014     5.894
n13995.out[0] (.names)                                           0.261     6.155
n13996.in[0] (.names)                                            1.014     7.169
n13996.out[0] (.names)                                           0.261     7.430
n13999.in[0] (.names)                                            1.014     8.444
n13999.out[0] (.names)                                           0.261     8.705
n13988.in[0] (.names)                                            1.014     9.719
n13988.out[0] (.names)                                           0.261     9.980
n13568.in[0] (.names)                                            1.014    10.993
n13568.out[0] (.names)                                           0.261    11.254
n13991.in[3] (.names)                                            1.014    12.268
n13991.out[0] (.names)                                           0.261    12.529
n13597.in[1] (.names)                                            1.014    13.543
n13597.out[0] (.names)                                           0.261    13.804
n13856.in[0] (.names)                                            1.014    14.818
n13856.out[0] (.names)                                           0.261    15.079
n13556.in[0] (.names)                                            1.014    16.093
n13556.out[0] (.names)                                           0.261    16.354
n13557.in[0] (.names)                                            1.014    17.367
n13557.out[0] (.names)                                           0.261    17.628
n13558.in[1] (.names)                                            1.014    18.642
n13558.out[0] (.names)                                           0.261    18.903
n13487.in[2] (.names)                                            1.014    19.917
n13487.out[0] (.names)                                           0.261    20.178
n9851.in[0] (.names)                                             1.014    21.192
n9851.out[0] (.names)                                            0.261    21.453
n13561.in[0] (.names)                                            1.014    22.467
n13561.out[0] (.names)                                           0.261    22.728
n13534.in[0] (.names)                                            1.014    23.742
n13534.out[0] (.names)                                           0.261    24.003
n13562.in[0] (.names)                                            1.014    25.016
n13562.out[0] (.names)                                           0.261    25.277
n13563.in[0] (.names)                                            1.014    26.291
n13563.out[0] (.names)                                           0.261    26.552
n13552.in[0] (.names)                                            1.014    27.566
n13552.out[0] (.names)                                           0.261    27.827
n13564.in[0] (.names)                                            1.014    28.841
n13564.out[0] (.names)                                           0.261    29.102
n13565.in[0] (.names)                                            1.014    30.116
n13565.out[0] (.names)                                           0.261    30.377
n13538.in[3] (.names)                                            1.014    31.390
n13538.out[0] (.names)                                           0.261    31.651
n13569.in[0] (.names)                                            1.014    32.665
n13569.out[0] (.names)                                           0.261    32.926
n13570.in[1] (.names)                                            1.014    33.940
n13570.out[0] (.names)                                           0.261    34.201
n13554.in[0] (.names)                                            1.014    35.215
n13554.out[0] (.names)                                           0.261    35.476
n13540.in[0] (.names)                                            1.014    36.490
n13540.out[0] (.names)                                           0.261    36.751
n13572.in[0] (.names)                                            1.014    37.765
n13572.out[0] (.names)                                           0.261    38.026
n13812.in[1] (.names)                                            1.014    39.039
n13812.out[0] (.names)                                           0.261    39.300
n13816.in[2] (.names)                                            1.014    40.314
n13816.out[0] (.names)                                           0.261    40.575
n13820.in[0] (.names)                                            1.014    41.589
n13820.out[0] (.names)                                           0.261    41.850
n7941.in[1] (.names)                                             1.014    42.864
n7941.out[0] (.names)                                            0.261    43.125
n13523.in[1] (.names)                                            1.014    44.139
n13523.out[0] (.names)                                           0.261    44.400
n13747.in[0] (.names)                                            1.014    45.413
n13747.out[0] (.names)                                           0.261    45.674
n13544.in[3] (.names)                                            1.014    46.688
n13544.out[0] (.names)                                           0.261    46.949
n2723.in[1] (.names)                                             1.014    47.963
n2723.out[0] (.names)                                            0.261    48.224
n14163.in[1] (.names)                                            1.014    49.238
n14163.out[0] (.names)                                           0.261    49.499
n15218.in[0] (.names)                                            1.014    50.513
n15218.out[0] (.names)                                           0.261    50.774
n10120.in[0] (.names)                                            1.014    51.787
n10120.out[0] (.names)                                           0.261    52.048
n14991.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14991.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n2576.Q[0] (.latch clocked by pclk)
Endpoint  : n15448.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2576.clk[0] (.latch)                                            1.014     1.014
n2576.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16337.in[0] (.names)                                            1.014     2.070
n16337.out[0] (.names)                                           0.261     2.331
n16327.in[1] (.names)                                            1.014     3.344
n16327.out[0] (.names)                                           0.261     3.605
n16325.in[1] (.names)                                            1.014     4.619
n16325.out[0] (.names)                                           0.261     4.880
n16326.in[2] (.names)                                            1.014     5.894
n16326.out[0] (.names)                                           0.261     6.155
n16332.in[0] (.names)                                            1.014     7.169
n16332.out[0] (.names)                                           0.261     7.430
n16333.in[1] (.names)                                            1.014     8.444
n16333.out[0] (.names)                                           0.261     8.705
n16338.in[1] (.names)                                            1.014     9.719
n16338.out[0] (.names)                                           0.261     9.980
n16345.in[0] (.names)                                            1.014    10.993
n16345.out[0] (.names)                                           0.261    11.254
n16346.in[0] (.names)                                            1.014    12.268
n16346.out[0] (.names)                                           0.261    12.529
n16347.in[0] (.names)                                            1.014    13.543
n16347.out[0] (.names)                                           0.261    13.804
n16359.in[1] (.names)                                            1.014    14.818
n16359.out[0] (.names)                                           0.261    15.079
n15439.in[3] (.names)                                            1.014    16.093
n15439.out[0] (.names)                                           0.261    16.354
n16360.in[0] (.names)                                            1.014    17.367
n16360.out[0] (.names)                                           0.261    17.628
n15489.in[0] (.names)                                            1.014    18.642
n15489.out[0] (.names)                                           0.261    18.903
n15490.in[3] (.names)                                            1.014    19.917
n15490.out[0] (.names)                                           0.261    20.178
n15493.in[1] (.names)                                            1.014    21.192
n15493.out[0] (.names)                                           0.261    21.453
n15494.in[0] (.names)                                            1.014    22.467
n15494.out[0] (.names)                                           0.261    22.728
n15496.in[0] (.names)                                            1.014    23.742
n15496.out[0] (.names)                                           0.261    24.003
n15515.in[1] (.names)                                            1.014    25.016
n15515.out[0] (.names)                                           0.261    25.277
n15653.in[3] (.names)                                            1.014    26.291
n15653.out[0] (.names)                                           0.261    26.552
n15655.in[1] (.names)                                            1.014    27.566
n15655.out[0] (.names)                                           0.261    27.827
n15656.in[0] (.names)                                            1.014    28.841
n15656.out[0] (.names)                                           0.261    29.102
n15657.in[0] (.names)                                            1.014    30.116
n15657.out[0] (.names)                                           0.261    30.377
n15605.in[0] (.names)                                            1.014    31.390
n15605.out[0] (.names)                                           0.261    31.651
n15304.in[2] (.names)                                            1.014    32.665
n15304.out[0] (.names)                                           0.261    32.926
n15607.in[0] (.names)                                            1.014    33.940
n15607.out[0] (.names)                                           0.261    34.201
n16334.in[0] (.names)                                            1.014    35.215
n16334.out[0] (.names)                                           0.261    35.476
n16335.in[0] (.names)                                            1.014    36.490
n16335.out[0] (.names)                                           0.261    36.751
n16354.in[0] (.names)                                            1.014    37.765
n16354.out[0] (.names)                                           0.261    38.026
n16355.in[0] (.names)                                            1.014    39.039
n16355.out[0] (.names)                                           0.261    39.300
n16356.in[2] (.names)                                            1.014    40.314
n16356.out[0] (.names)                                           0.261    40.575
n15776.in[0] (.names)                                            1.014    41.589
n15776.out[0] (.names)                                           0.261    41.850
n15773.in[0] (.names)                                            1.014    42.864
n15773.out[0] (.names)                                           0.261    43.125
n15774.in[0] (.names)                                            1.014    44.139
n15774.out[0] (.names)                                           0.261    44.400
n15775.in[0] (.names)                                            1.014    45.413
n15775.out[0] (.names)                                           0.261    45.674
n15778.in[0] (.names)                                            1.014    46.688
n15778.out[0] (.names)                                           0.261    46.949
n1914.in[1] (.names)                                             1.014    47.963
n1914.out[0] (.names)                                            0.261    48.224
n16316.in[0] (.names)                                            1.014    49.238
n16316.out[0] (.names)                                           0.261    49.499
n15324.in[0] (.names)                                            1.014    50.513
n15324.out[0] (.names)                                           0.261    50.774
n15447.in[0] (.names)                                            1.014    51.787
n15447.out[0] (.names)                                           0.261    52.048
n15448.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15448.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : n9619.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9541.in[0] (.names)                                             1.014     5.894
n9541.out[0] (.names)                                            0.261     6.155
n9510.in[0] (.names)                                             1.014     7.169
n9510.out[0] (.names)                                            0.261     7.430
n9543.in[0] (.names)                                             1.014     8.444
n9543.out[0] (.names)                                            0.261     8.705
n9562.in[2] (.names)                                             1.014     9.719
n9562.out[0] (.names)                                            0.261     9.980
n9564.in[0] (.names)                                             1.014    10.993
n9564.out[0] (.names)                                            0.261    11.254
n1899.in[1] (.names)                                             1.014    12.268
n1899.out[0] (.names)                                            0.261    12.529
n9839.in[0] (.names)                                             1.014    13.543
n9839.out[0] (.names)                                            0.261    13.804
n9840.in[0] (.names)                                             1.014    14.818
n9840.out[0] (.names)                                            0.261    15.079
n9841.in[0] (.names)                                             1.014    16.093
n9841.out[0] (.names)                                            0.261    16.354
n8881.in[0] (.names)                                             1.014    17.367
n8881.out[0] (.names)                                            0.261    17.628
n9862.in[0] (.names)                                             1.014    18.642
n9862.out[0] (.names)                                            0.261    18.903
n9881.in[0] (.names)                                             1.014    19.917
n9881.out[0] (.names)                                            0.261    20.178
n9848.in[0] (.names)                                             1.014    21.192
n9848.out[0] (.names)                                            0.261    21.453
n9849.in[0] (.names)                                             1.014    22.467
n9849.out[0] (.names)                                            0.261    22.728
n9850.in[0] (.names)                                             1.014    23.742
n9850.out[0] (.names)                                            0.261    24.003
n9853.in[0] (.names)                                             1.014    25.016
n9853.out[0] (.names)                                            0.261    25.277
n6320.in[2] (.names)                                             1.014    26.291
n6320.out[0] (.names)                                            0.261    26.552
n9864.in[0] (.names)                                             1.014    27.566
n9864.out[0] (.names)                                            0.261    27.827
n9865.in[2] (.names)                                             1.014    28.841
n9865.out[0] (.names)                                            0.261    29.102
n9867.in[0] (.names)                                             1.014    30.116
n9867.out[0] (.names)                                            0.261    30.377
n9868.in[1] (.names)                                             1.014    31.390
n9868.out[0] (.names)                                            0.261    31.651
n9872.in[0] (.names)                                             1.014    32.665
n9872.out[0] (.names)                                            0.261    32.926
n9875.in[1] (.names)                                             1.014    33.940
n9875.out[0] (.names)                                            0.261    34.201
n9884.in[2] (.names)                                             1.014    35.215
n9884.out[0] (.names)                                            0.261    35.476
n9893.in[1] (.names)                                             1.014    36.490
n9893.out[0] (.names)                                            0.261    36.751
n9894.in[1] (.names)                                             1.014    37.765
n9894.out[0] (.names)                                            0.261    38.026
n9896.in[0] (.names)                                             1.014    39.039
n9896.out[0] (.names)                                            0.261    39.300
n9627.in[0] (.names)                                             1.014    40.314
n9627.out[0] (.names)                                            0.261    40.575
n9610.in[0] (.names)                                             1.014    41.589
n9610.out[0] (.names)                                            0.261    41.850
n2590.in[0] (.names)                                             1.014    42.864
n2590.out[0] (.names)                                            0.261    43.125
n9628.in[0] (.names)                                             1.014    44.139
n9628.out[0] (.names)                                            0.261    44.400
n9487.in[0] (.names)                                             1.014    45.413
n9487.out[0] (.names)                                            0.261    45.674
n9607.in[0] (.names)                                             1.014    46.688
n9607.out[0] (.names)                                            0.261    46.949
n9608.in[2] (.names)                                             1.014    47.963
n9608.out[0] (.names)                                            0.261    48.224
n9609.in[0] (.names)                                             1.014    49.238
n9609.out[0] (.names)                                            0.261    49.499
n7897.in[0] (.names)                                             1.014    50.513
n7897.out[0] (.names)                                            0.261    50.774
n9618.in[0] (.names)                                             1.014    51.787
n9618.out[0] (.names)                                            0.261    52.048
n9619.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9619.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n13959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n3882.in[2] (.names)                                             1.014     5.894
n3882.out[0] (.names)                                            0.261     6.155
n4110.in[2] (.names)                                             1.014     7.169
n4110.out[0] (.names)                                            0.261     7.430
n4112.in[1] (.names)                                             1.014     8.444
n4112.out[0] (.names)                                            0.261     8.705
n4084.in[0] (.names)                                             1.014     9.719
n4084.out[0] (.names)                                            0.261     9.980
n3933.in[0] (.names)                                             1.014    10.993
n3933.out[0] (.names)                                            0.261    11.254
n4081.in[0] (.names)                                             1.014    12.268
n4081.out[0] (.names)                                            0.261    12.529
n4082.in[0] (.names)                                             1.014    13.543
n4082.out[0] (.names)                                            0.261    13.804
n4085.in[1] (.names)                                             1.014    14.818
n4085.out[0] (.names)                                            0.261    15.079
n4140.in[0] (.names)                                             1.014    16.093
n4140.out[0] (.names)                                            0.261    16.354
n4135.in[1] (.names)                                             1.014    17.367
n4135.out[0] (.names)                                            0.261    17.628
n3989.in[0] (.names)                                             1.014    18.642
n3989.out[0] (.names)                                            0.261    18.903
n3522.in[1] (.names)                                             1.014    19.917
n3522.out[0] (.names)                                            0.261    20.178
n3523.in[2] (.names)                                             1.014    21.192
n3523.out[0] (.names)                                            0.261    21.453
n3528.in[1] (.names)                                             1.014    22.467
n3528.out[0] (.names)                                            0.261    22.728
n3529.in[0] (.names)                                             1.014    23.742
n3529.out[0] (.names)                                            0.261    24.003
n3268.in[1] (.names)                                             1.014    25.016
n3268.out[0] (.names)                                            0.261    25.277
n3532.in[0] (.names)                                             1.014    26.291
n3532.out[0] (.names)                                            0.261    26.552
n3571.in[1] (.names)                                             1.014    27.566
n3571.out[0] (.names)                                            0.261    27.827
n3572.in[2] (.names)                                             1.014    28.841
n3572.out[0] (.names)                                            0.261    29.102
n3573.in[0] (.names)                                             1.014    30.116
n3573.out[0] (.names)                                            0.261    30.377
n3125.in[0] (.names)                                             1.014    31.390
n3125.out[0] (.names)                                            0.261    31.651
n3575.in[0] (.names)                                             1.014    32.665
n3575.out[0] (.names)                                            0.261    32.926
n3512.in[0] (.names)                                             1.014    33.940
n3512.out[0] (.names)                                            0.261    34.201
n3589.in[0] (.names)                                             1.014    35.215
n3589.out[0] (.names)                                            0.261    35.476
n3588.in[0] (.names)                                             1.014    36.490
n3588.out[0] (.names)                                            0.261    36.751
n3556.in[0] (.names)                                             1.014    37.765
n3556.out[0] (.names)                                            0.261    38.026
n3128.in[0] (.names)                                             1.014    39.039
n3128.out[0] (.names)                                            0.261    39.300
n1931.in[2] (.names)                                             1.014    40.314
n1931.out[0] (.names)                                            0.261    40.575
n3130.in[1] (.names)                                             1.014    41.589
n3130.out[0] (.names)                                            0.261    41.850
n15626.in[0] (.names)                                            1.014    42.864
n15626.out[0] (.names)                                           0.261    43.125
n15611.in[0] (.names)                                            1.014    44.139
n15611.out[0] (.names)                                           0.261    44.400
n15612.in[1] (.names)                                            1.014    45.413
n15612.out[0] (.names)                                           0.261    45.674
n15613.in[0] (.names)                                            1.014    46.688
n15613.out[0] (.names)                                           0.261    46.949
n15609.in[0] (.names)                                            1.014    47.963
n15609.out[0] (.names)                                           0.261    48.224
n15610.in[0] (.names)                                            1.014    49.238
n15610.out[0] (.names)                                           0.261    49.499
n15296.in[2] (.names)                                            1.014    50.513
n15296.out[0] (.names)                                           0.261    50.774
n15614.in[1] (.names)                                            1.014    51.787
n15614.out[0] (.names)                                           0.261    52.048
n13959.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13959.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n1789.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n3882.in[2] (.names)                                             1.014     5.894
n3882.out[0] (.names)                                            0.261     6.155
n4110.in[2] (.names)                                             1.014     7.169
n4110.out[0] (.names)                                            0.261     7.430
n4112.in[1] (.names)                                             1.014     8.444
n4112.out[0] (.names)                                            0.261     8.705
n4084.in[0] (.names)                                             1.014     9.719
n4084.out[0] (.names)                                            0.261     9.980
n3933.in[0] (.names)                                             1.014    10.993
n3933.out[0] (.names)                                            0.261    11.254
n4081.in[0] (.names)                                             1.014    12.268
n4081.out[0] (.names)                                            0.261    12.529
n4082.in[0] (.names)                                             1.014    13.543
n4082.out[0] (.names)                                            0.261    13.804
n4085.in[1] (.names)                                             1.014    14.818
n4085.out[0] (.names)                                            0.261    15.079
n4140.in[0] (.names)                                             1.014    16.093
n4140.out[0] (.names)                                            0.261    16.354
n4135.in[1] (.names)                                             1.014    17.367
n4135.out[0] (.names)                                            0.261    17.628
n3989.in[0] (.names)                                             1.014    18.642
n3989.out[0] (.names)                                            0.261    18.903
n3522.in[1] (.names)                                             1.014    19.917
n3522.out[0] (.names)                                            0.261    20.178
n3523.in[2] (.names)                                             1.014    21.192
n3523.out[0] (.names)                                            0.261    21.453
n3528.in[1] (.names)                                             1.014    22.467
n3528.out[0] (.names)                                            0.261    22.728
n3529.in[0] (.names)                                             1.014    23.742
n3529.out[0] (.names)                                            0.261    24.003
n3268.in[1] (.names)                                             1.014    25.016
n3268.out[0] (.names)                                            0.261    25.277
n3532.in[0] (.names)                                             1.014    26.291
n3532.out[0] (.names)                                            0.261    26.552
n3571.in[1] (.names)                                             1.014    27.566
n3571.out[0] (.names)                                            0.261    27.827
n3572.in[2] (.names)                                             1.014    28.841
n3572.out[0] (.names)                                            0.261    29.102
n3573.in[0] (.names)                                             1.014    30.116
n3573.out[0] (.names)                                            0.261    30.377
n3125.in[0] (.names)                                             1.014    31.390
n3125.out[0] (.names)                                            0.261    31.651
n3575.in[0] (.names)                                             1.014    32.665
n3575.out[0] (.names)                                            0.261    32.926
n3512.in[0] (.names)                                             1.014    33.940
n3512.out[0] (.names)                                            0.261    34.201
n3589.in[0] (.names)                                             1.014    35.215
n3589.out[0] (.names)                                            0.261    35.476
n3588.in[0] (.names)                                             1.014    36.490
n3588.out[0] (.names)                                            0.261    36.751
n3556.in[0] (.names)                                             1.014    37.765
n3556.out[0] (.names)                                            0.261    38.026
n3128.in[0] (.names)                                             1.014    39.039
n3128.out[0] (.names)                                            0.261    39.300
n1931.in[2] (.names)                                             1.014    40.314
n1931.out[0] (.names)                                            0.261    40.575
n3130.in[1] (.names)                                             1.014    41.589
n3130.out[0] (.names)                                            0.261    41.850
n15626.in[0] (.names)                                            1.014    42.864
n15626.out[0] (.names)                                           0.261    43.125
n15611.in[0] (.names)                                            1.014    44.139
n15611.out[0] (.names)                                           0.261    44.400
n15612.in[1] (.names)                                            1.014    45.413
n15612.out[0] (.names)                                           0.261    45.674
n15613.in[0] (.names)                                            1.014    46.688
n15613.out[0] (.names)                                           0.261    46.949
n15609.in[0] (.names)                                            1.014    47.963
n15609.out[0] (.names)                                           0.261    48.224
n15610.in[0] (.names)                                            1.014    49.238
n15610.out[0] (.names)                                           0.261    49.499
n15296.in[2] (.names)                                            1.014    50.513
n15296.out[0] (.names)                                           0.261    50.774
n15614.in[1] (.names)                                            1.014    51.787
n15614.out[0] (.names)                                           0.261    52.048
n1789.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1789.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n8521.Q[0] (.latch clocked by pclk)
Endpoint  : n1879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8521.clk[0] (.latch)                                            1.014     1.014
n8521.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2443.in[0] (.names)                                             1.014     2.070
n2443.out[0] (.names)                                            0.261     2.331
n8214.in[0] (.names)                                             1.014     3.344
n8214.out[0] (.names)                                            0.261     3.605
n8216.in[1] (.names)                                             1.014     4.619
n8216.out[0] (.names)                                            0.261     4.880
n8218.in[0] (.names)                                             1.014     5.894
n8218.out[0] (.names)                                            0.261     6.155
n13697.in[2] (.names)                                            1.014     7.169
n13697.out[0] (.names)                                           0.261     7.430
n13662.in[0] (.names)                                            1.014     8.444
n13662.out[0] (.names)                                           0.261     8.705
n13663.in[1] (.names)                                            1.014     9.719
n13663.out[0] (.names)                                           0.261     9.980
n13664.in[0] (.names)                                            1.014    10.993
n13664.out[0] (.names)                                           0.261    11.254
n13759.in[2] (.names)                                            1.014    12.268
n13759.out[0] (.names)                                           0.261    12.529
n13760.in[0] (.names)                                            1.014    13.543
n13760.out[0] (.names)                                           0.261    13.804
n13761.in[0] (.names)                                            1.014    14.818
n13761.out[0] (.names)                                           0.261    15.079
n13762.in[1] (.names)                                            1.014    16.093
n13762.out[0] (.names)                                           0.261    16.354
n13763.in[0] (.names)                                            1.014    17.367
n13763.out[0] (.names)                                           0.261    17.628
n13764.in[0] (.names)                                            1.014    18.642
n13764.out[0] (.names)                                           0.261    18.903
n13766.in[1] (.names)                                            1.014    19.917
n13766.out[0] (.names)                                           0.261    20.178
n13769.in[0] (.names)                                            1.014    21.192
n13769.out[0] (.names)                                           0.261    21.453
n13804.in[0] (.names)                                            1.014    22.467
n13804.out[0] (.names)                                           0.261    22.728
n13805.in[0] (.names)                                            1.014    23.742
n13805.out[0] (.names)                                           0.261    24.003
n13786.in[0] (.names)                                            1.014    25.016
n13786.out[0] (.names)                                           0.261    25.277
n13780.in[0] (.names)                                            1.014    26.291
n13780.out[0] (.names)                                           0.261    26.552
n13781.in[0] (.names)                                            1.014    27.566
n13781.out[0] (.names)                                           0.261    27.827
n13782.in[0] (.names)                                            1.014    28.841
n13782.out[0] (.names)                                           0.261    29.102
n13783.in[0] (.names)                                            1.014    30.116
n13783.out[0] (.names)                                           0.261    30.377
n13784.in[0] (.names)                                            1.014    31.390
n13784.out[0] (.names)                                           0.261    31.651
n13785.in[0] (.names)                                            1.014    32.665
n13785.out[0] (.names)                                           0.261    32.926
n13807.in[0] (.names)                                            1.014    33.940
n13807.out[0] (.names)                                           0.261    34.201
n13788.in[0] (.names)                                            1.014    35.215
n13788.out[0] (.names)                                           0.261    35.476
n10096.in[0] (.names)                                            1.014    36.490
n10096.out[0] (.names)                                           0.261    36.751
n13808.in[1] (.names)                                            1.014    37.765
n13808.out[0] (.names)                                           0.261    38.026
n13792.in[1] (.names)                                            1.014    39.039
n13792.out[0] (.names)                                           0.261    39.300
n13793.in[1] (.names)                                            1.014    40.314
n13793.out[0] (.names)                                           0.261    40.575
n13787.in[0] (.names)                                            1.014    41.589
n13787.out[0] (.names)                                           0.261    41.850
n13789.in[0] (.names)                                            1.014    42.864
n13789.out[0] (.names)                                           0.261    43.125
n13790.in[0] (.names)                                            1.014    44.139
n13790.out[0] (.names)                                           0.261    44.400
n13791.in[1] (.names)                                            1.014    45.413
n13791.out[0] (.names)                                           0.261    45.674
n13776.in[0] (.names)                                            1.014    46.688
n13776.out[0] (.names)                                           0.261    46.949
n13777.in[0] (.names)                                            1.014    47.963
n13777.out[0] (.names)                                           0.261    48.224
n13795.in[1] (.names)                                            1.014    49.238
n13795.out[0] (.names)                                           0.261    49.499
n13796.in[1] (.names)                                            1.014    50.513
n13796.out[0] (.names)                                           0.261    50.774
n2607.in[0] (.names)                                             1.014    51.787
n2607.out[0] (.names)                                            0.261    52.048
n1879.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1879.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n7889.Q[0] (.latch clocked by pclk)
Endpoint  : n5889.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7889.clk[0] (.latch)                                            1.014     1.014
n7889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8596.in[0] (.names)                                             1.014     2.070
n8596.out[0] (.names)                                            0.261     2.331
n8597.in[0] (.names)                                             1.014     3.344
n8597.out[0] (.names)                                            0.261     3.605
n8253.in[0] (.names)                                             1.014     4.619
n8253.out[0] (.names)                                            0.261     4.880
n8409.in[0] (.names)                                             1.014     5.894
n8409.out[0] (.names)                                            0.261     6.155
n2444.in[0] (.names)                                             1.014     7.169
n2444.out[0] (.names)                                            0.261     7.430
n8100.in[0] (.names)                                             1.014     8.444
n8100.out[0] (.names)                                            0.261     8.705
n8753.in[0] (.names)                                             1.014     9.719
n8753.out[0] (.names)                                            0.261     9.980
n8754.in[0] (.names)                                             1.014    10.993
n8754.out[0] (.names)                                            0.261    11.254
n8756.in[1] (.names)                                             1.014    12.268
n8756.out[0] (.names)                                            0.261    12.529
n8757.in[0] (.names)                                             1.014    13.543
n8757.out[0] (.names)                                            0.261    13.804
n8982.in[2] (.names)                                             1.014    14.818
n8982.out[0] (.names)                                            0.261    15.079
n8976.in[0] (.names)                                             1.014    16.093
n8976.out[0] (.names)                                            0.261    16.354
n8983.in[0] (.names)                                             1.014    17.367
n8983.out[0] (.names)                                            0.261    17.628
n8984.in[0] (.names)                                             1.014    18.642
n8984.out[0] (.names)                                            0.261    18.903
n8082.in[0] (.names)                                             1.014    19.917
n8082.out[0] (.names)                                            0.261    20.178
n8083.in[2] (.names)                                             1.014    21.192
n8083.out[0] (.names)                                            0.261    21.453
n8087.in[1] (.names)                                             1.014    22.467
n8087.out[0] (.names)                                            0.261    22.728
n7996.in[0] (.names)                                             1.014    23.742
n7996.out[0] (.names)                                            0.261    24.003
n8091.in[2] (.names)                                             1.014    25.016
n8091.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[0] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8099.in[0] (.names)                                             1.014    28.841
n8099.out[0] (.names)                                            0.261    29.102
n8101.in[0] (.names)                                             1.014    30.116
n8101.out[0] (.names)                                            0.261    30.377
n8103.in[2] (.names)                                             1.014    31.390
n8103.out[0] (.names)                                            0.261    31.651
n8104.in[1] (.names)                                             1.014    32.665
n8104.out[0] (.names)                                            0.261    32.926
n8105.in[0] (.names)                                             1.014    33.940
n8105.out[0] (.names)                                            0.261    34.201
n8220.in[0] (.names)                                             1.014    35.215
n8220.out[0] (.names)                                            0.261    35.476
n8250.in[1] (.names)                                             1.014    36.490
n8250.out[0] (.names)                                            0.261    36.751
n7979.in[0] (.names)                                             1.014    37.765
n7979.out[0] (.names)                                            0.261    38.026
n8251.in[0] (.names)                                             1.014    39.039
n8251.out[0] (.names)                                            0.261    39.300
n8256.in[2] (.names)                                             1.014    40.314
n8256.out[0] (.names)                                            0.261    40.575
n8258.in[0] (.names)                                             1.014    41.589
n8258.out[0] (.names)                                            0.261    41.850
n8254.in[3] (.names)                                             1.014    42.864
n8254.out[0] (.names)                                            0.261    43.125
n8259.in[1] (.names)                                             1.014    44.139
n8259.out[0] (.names)                                            0.261    44.400
n8260.in[0] (.names)                                             1.014    45.413
n8260.out[0] (.names)                                            0.261    45.674
n8262.in[1] (.names)                                             1.014    46.688
n8262.out[0] (.names)                                            0.261    46.949
n8263.in[0] (.names)                                             1.014    47.963
n8263.out[0] (.names)                                            0.261    48.224
n8037.in[0] (.names)                                             1.014    49.238
n8037.out[0] (.names)                                            0.261    49.499
n8264.in[0] (.names)                                             1.014    50.513
n8264.out[0] (.names)                                            0.261    50.774
n8014.in[0] (.names)                                             1.014    51.787
n8014.out[0] (.names)                                            0.261    52.048
n5889.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5889.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n5517.Q[0] (.latch clocked by pclk)
Endpoint  : n1918.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5517.clk[0] (.latch)                                            1.014     1.014
n5517.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5590.in[0] (.names)                                             1.014     2.070
n5590.out[0] (.names)                                            0.261     2.331
n5591.in[0] (.names)                                             1.014     3.344
n5591.out[0] (.names)                                            0.261     3.605
n5594.in[0] (.names)                                             1.014     4.619
n5594.out[0] (.names)                                            0.261     4.880
n5609.in[0] (.names)                                             1.014     5.894
n5609.out[0] (.names)                                            0.261     6.155
n5611.in[0] (.names)                                             1.014     7.169
n5611.out[0] (.names)                                            0.261     7.430
n5616.in[2] (.names)                                             1.014     8.444
n5616.out[0] (.names)                                            0.261     8.705
n2990.in[1] (.names)                                             1.014     9.719
n2990.out[0] (.names)                                            0.261     9.980
n5777.in[2] (.names)                                             1.014    10.993
n5777.out[0] (.names)                                            0.261    11.254
n2271.in[1] (.names)                                             1.014    12.268
n2271.out[0] (.names)                                            0.261    12.529
n5778.in[1] (.names)                                             1.014    13.543
n5778.out[0] (.names)                                            0.261    13.804
n5781.in[1] (.names)                                             1.014    14.818
n5781.out[0] (.names)                                            0.261    15.079
n5745.in[0] (.names)                                             1.014    16.093
n5745.out[0] (.names)                                            0.261    16.354
n5782.in[0] (.names)                                             1.014    17.367
n5782.out[0] (.names)                                            0.261    17.628
n5791.in[1] (.names)                                             1.014    18.642
n5791.out[0] (.names)                                            0.261    18.903
n5793.in[3] (.names)                                             1.014    19.917
n5793.out[0] (.names)                                            0.261    20.178
n5803.in[1] (.names)                                             1.014    21.192
n5803.out[0] (.names)                                            0.261    21.453
n5806.in[1] (.names)                                             1.014    22.467
n5806.out[0] (.names)                                            0.261    22.728
n5789.in[0] (.names)                                             1.014    23.742
n5789.out[0] (.names)                                            0.261    24.003
n5807.in[1] (.names)                                             1.014    25.016
n5807.out[0] (.names)                                            0.261    25.277
n5809.in[2] (.names)                                             1.014    26.291
n5809.out[0] (.names)                                            0.261    26.552
n5811.in[0] (.names)                                             1.014    27.566
n5811.out[0] (.names)                                            0.261    27.827
n5814.in[0] (.names)                                             1.014    28.841
n5814.out[0] (.names)                                            0.261    29.102
n5815.in[0] (.names)                                             1.014    30.116
n5815.out[0] (.names)                                            0.261    30.377
n5799.in[1] (.names)                                             1.014    31.390
n5799.out[0] (.names)                                            0.261    31.651
n5816.in[0] (.names)                                             1.014    32.665
n5816.out[0] (.names)                                            0.261    32.926
n5619.in[0] (.names)                                             1.014    33.940
n5619.out[0] (.names)                                            0.261    34.201
n5621.in[0] (.names)                                             1.014    35.215
n5621.out[0] (.names)                                            0.261    35.476
n2278.in[0] (.names)                                             1.014    36.490
n2278.out[0] (.names)                                            0.261    36.751
n5622.in[0] (.names)                                             1.014    37.765
n5622.out[0] (.names)                                            0.261    38.026
n5626.in[0] (.names)                                             1.014    39.039
n5626.out[0] (.names)                                            0.261    39.300
n5628.in[0] (.names)                                             1.014    40.314
n5628.out[0] (.names)                                            0.261    40.575
n5684.in[2] (.names)                                             1.014    41.589
n5684.out[0] (.names)                                            0.261    41.850
n5685.in[0] (.names)                                             1.014    42.864
n5685.out[0] (.names)                                            0.261    43.125
n5480.in[0] (.names)                                             1.014    44.139
n5480.out[0] (.names)                                            0.261    44.400
n5686.in[3] (.names)                                             1.014    45.413
n5686.out[0] (.names)                                            0.261    45.674
n5688.in[1] (.names)                                             1.014    46.688
n5688.out[0] (.names)                                            0.261    46.949
n5516.in[1] (.names)                                             1.014    47.963
n5516.out[0] (.names)                                            0.261    48.224
n2757.in[0] (.names)                                             1.014    49.238
n2757.out[0] (.names)                                            0.261    49.499
n5689.in[0] (.names)                                             1.014    50.513
n5689.out[0] (.names)                                            0.261    50.774
n4241.in[1] (.names)                                             1.014    51.787
n4241.out[0] (.names)                                            0.261    52.048
n1918.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1918.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n7889.Q[0] (.latch clocked by pclk)
Endpoint  : n2219.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7889.clk[0] (.latch)                                            1.014     1.014
n7889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8596.in[0] (.names)                                             1.014     2.070
n8596.out[0] (.names)                                            0.261     2.331
n8597.in[0] (.names)                                             1.014     3.344
n8597.out[0] (.names)                                            0.261     3.605
n8253.in[0] (.names)                                             1.014     4.619
n8253.out[0] (.names)                                            0.261     4.880
n8409.in[0] (.names)                                             1.014     5.894
n8409.out[0] (.names)                                            0.261     6.155
n2444.in[0] (.names)                                             1.014     7.169
n2444.out[0] (.names)                                            0.261     7.430
n8100.in[0] (.names)                                             1.014     8.444
n8100.out[0] (.names)                                            0.261     8.705
n8753.in[0] (.names)                                             1.014     9.719
n8753.out[0] (.names)                                            0.261     9.980
n8754.in[0] (.names)                                             1.014    10.993
n8754.out[0] (.names)                                            0.261    11.254
n8756.in[1] (.names)                                             1.014    12.268
n8756.out[0] (.names)                                            0.261    12.529
n8757.in[0] (.names)                                             1.014    13.543
n8757.out[0] (.names)                                            0.261    13.804
n8982.in[2] (.names)                                             1.014    14.818
n8982.out[0] (.names)                                            0.261    15.079
n8976.in[0] (.names)                                             1.014    16.093
n8976.out[0] (.names)                                            0.261    16.354
n8983.in[0] (.names)                                             1.014    17.367
n8983.out[0] (.names)                                            0.261    17.628
n8984.in[0] (.names)                                             1.014    18.642
n8984.out[0] (.names)                                            0.261    18.903
n8082.in[0] (.names)                                             1.014    19.917
n8082.out[0] (.names)                                            0.261    20.178
n8083.in[2] (.names)                                             1.014    21.192
n8083.out[0] (.names)                                            0.261    21.453
n8087.in[1] (.names)                                             1.014    22.467
n8087.out[0] (.names)                                            0.261    22.728
n7996.in[0] (.names)                                             1.014    23.742
n7996.out[0] (.names)                                            0.261    24.003
n8091.in[2] (.names)                                             1.014    25.016
n8091.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[0] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8099.in[0] (.names)                                             1.014    28.841
n8099.out[0] (.names)                                            0.261    29.102
n8101.in[0] (.names)                                             1.014    30.116
n8101.out[0] (.names)                                            0.261    30.377
n8103.in[2] (.names)                                             1.014    31.390
n8103.out[0] (.names)                                            0.261    31.651
n8104.in[1] (.names)                                             1.014    32.665
n8104.out[0] (.names)                                            0.261    32.926
n8105.in[0] (.names)                                             1.014    33.940
n8105.out[0] (.names)                                            0.261    34.201
n8220.in[0] (.names)                                             1.014    35.215
n8220.out[0] (.names)                                            0.261    35.476
n8250.in[1] (.names)                                             1.014    36.490
n8250.out[0] (.names)                                            0.261    36.751
n7979.in[0] (.names)                                             1.014    37.765
n7979.out[0] (.names)                                            0.261    38.026
n8251.in[0] (.names)                                             1.014    39.039
n8251.out[0] (.names)                                            0.261    39.300
n8256.in[2] (.names)                                             1.014    40.314
n8256.out[0] (.names)                                            0.261    40.575
n8258.in[0] (.names)                                             1.014    41.589
n8258.out[0] (.names)                                            0.261    41.850
n8254.in[3] (.names)                                             1.014    42.864
n8254.out[0] (.names)                                            0.261    43.125
n8016.in[3] (.names)                                             1.014    44.139
n8016.out[0] (.names)                                            0.261    44.400
n8349.in[0] (.names)                                             1.014    45.413
n8349.out[0] (.names)                                            0.261    45.674
n8821.in[3] (.names)                                             1.014    46.688
n8821.out[0] (.names)                                            0.261    46.949
n8822.in[0] (.names)                                             1.014    47.963
n8822.out[0] (.names)                                            0.261    48.224
n8825.in[1] (.names)                                             1.014    49.238
n8825.out[0] (.names)                                            0.261    49.499
n8818.in[1] (.names)                                             1.014    50.513
n8818.out[0] (.names)                                            0.261    50.774
n8006.in[0] (.names)                                             1.014    51.787
n8006.out[0] (.names)                                            0.261    52.048
n2219.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2219.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n7889.Q[0] (.latch clocked by pclk)
Endpoint  : n8351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7889.clk[0] (.latch)                                            1.014     1.014
n7889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8596.in[0] (.names)                                             1.014     2.070
n8596.out[0] (.names)                                            0.261     2.331
n8597.in[0] (.names)                                             1.014     3.344
n8597.out[0] (.names)                                            0.261     3.605
n8253.in[0] (.names)                                             1.014     4.619
n8253.out[0] (.names)                                            0.261     4.880
n8409.in[0] (.names)                                             1.014     5.894
n8409.out[0] (.names)                                            0.261     6.155
n2444.in[0] (.names)                                             1.014     7.169
n2444.out[0] (.names)                                            0.261     7.430
n8100.in[0] (.names)                                             1.014     8.444
n8100.out[0] (.names)                                            0.261     8.705
n8753.in[0] (.names)                                             1.014     9.719
n8753.out[0] (.names)                                            0.261     9.980
n8754.in[0] (.names)                                             1.014    10.993
n8754.out[0] (.names)                                            0.261    11.254
n8756.in[1] (.names)                                             1.014    12.268
n8756.out[0] (.names)                                            0.261    12.529
n8757.in[0] (.names)                                             1.014    13.543
n8757.out[0] (.names)                                            0.261    13.804
n8982.in[2] (.names)                                             1.014    14.818
n8982.out[0] (.names)                                            0.261    15.079
n8976.in[0] (.names)                                             1.014    16.093
n8976.out[0] (.names)                                            0.261    16.354
n8983.in[0] (.names)                                             1.014    17.367
n8983.out[0] (.names)                                            0.261    17.628
n8984.in[0] (.names)                                             1.014    18.642
n8984.out[0] (.names)                                            0.261    18.903
n8082.in[0] (.names)                                             1.014    19.917
n8082.out[0] (.names)                                            0.261    20.178
n8083.in[2] (.names)                                             1.014    21.192
n8083.out[0] (.names)                                            0.261    21.453
n8087.in[1] (.names)                                             1.014    22.467
n8087.out[0] (.names)                                            0.261    22.728
n7996.in[0] (.names)                                             1.014    23.742
n7996.out[0] (.names)                                            0.261    24.003
n8091.in[2] (.names)                                             1.014    25.016
n8091.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[0] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8099.in[0] (.names)                                             1.014    28.841
n8099.out[0] (.names)                                            0.261    29.102
n8101.in[0] (.names)                                             1.014    30.116
n8101.out[0] (.names)                                            0.261    30.377
n8103.in[2] (.names)                                             1.014    31.390
n8103.out[0] (.names)                                            0.261    31.651
n8104.in[1] (.names)                                             1.014    32.665
n8104.out[0] (.names)                                            0.261    32.926
n8105.in[0] (.names)                                             1.014    33.940
n8105.out[0] (.names)                                            0.261    34.201
n8220.in[0] (.names)                                             1.014    35.215
n8220.out[0] (.names)                                            0.261    35.476
n8250.in[1] (.names)                                             1.014    36.490
n8250.out[0] (.names)                                            0.261    36.751
n7979.in[0] (.names)                                             1.014    37.765
n7979.out[0] (.names)                                            0.261    38.026
n8251.in[0] (.names)                                             1.014    39.039
n8251.out[0] (.names)                                            0.261    39.300
n8256.in[2] (.names)                                             1.014    40.314
n8256.out[0] (.names)                                            0.261    40.575
n8258.in[0] (.names)                                             1.014    41.589
n8258.out[0] (.names)                                            0.261    41.850
n8254.in[3] (.names)                                             1.014    42.864
n8254.out[0] (.names)                                            0.261    43.125
n8016.in[3] (.names)                                             1.014    44.139
n8016.out[0] (.names)                                            0.261    44.400
n8349.in[0] (.names)                                             1.014    45.413
n8349.out[0] (.names)                                            0.261    45.674
n8821.in[3] (.names)                                             1.014    46.688
n8821.out[0] (.names)                                            0.261    46.949
n8822.in[0] (.names)                                             1.014    47.963
n8822.out[0] (.names)                                            0.261    48.224
n8825.in[1] (.names)                                             1.014    49.238
n8825.out[0] (.names)                                            0.261    49.499
n8818.in[1] (.names)                                             1.014    50.513
n8818.out[0] (.names)                                            0.261    50.774
n8006.in[0] (.names)                                             1.014    51.787
n8006.out[0] (.names)                                            0.261    52.048
n8351.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8351.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n7889.Q[0] (.latch clocked by pclk)
Endpoint  : n2188.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7889.clk[0] (.latch)                                            1.014     1.014
n7889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8596.in[0] (.names)                                             1.014     2.070
n8596.out[0] (.names)                                            0.261     2.331
n8597.in[0] (.names)                                             1.014     3.344
n8597.out[0] (.names)                                            0.261     3.605
n8253.in[0] (.names)                                             1.014     4.619
n8253.out[0] (.names)                                            0.261     4.880
n8409.in[0] (.names)                                             1.014     5.894
n8409.out[0] (.names)                                            0.261     6.155
n2444.in[0] (.names)                                             1.014     7.169
n2444.out[0] (.names)                                            0.261     7.430
n8100.in[0] (.names)                                             1.014     8.444
n8100.out[0] (.names)                                            0.261     8.705
n8753.in[0] (.names)                                             1.014     9.719
n8753.out[0] (.names)                                            0.261     9.980
n8754.in[0] (.names)                                             1.014    10.993
n8754.out[0] (.names)                                            0.261    11.254
n8756.in[1] (.names)                                             1.014    12.268
n8756.out[0] (.names)                                            0.261    12.529
n8757.in[0] (.names)                                             1.014    13.543
n8757.out[0] (.names)                                            0.261    13.804
n8982.in[2] (.names)                                             1.014    14.818
n8982.out[0] (.names)                                            0.261    15.079
n8976.in[0] (.names)                                             1.014    16.093
n8976.out[0] (.names)                                            0.261    16.354
n8983.in[0] (.names)                                             1.014    17.367
n8983.out[0] (.names)                                            0.261    17.628
n8984.in[0] (.names)                                             1.014    18.642
n8984.out[0] (.names)                                            0.261    18.903
n8082.in[0] (.names)                                             1.014    19.917
n8082.out[0] (.names)                                            0.261    20.178
n8083.in[2] (.names)                                             1.014    21.192
n8083.out[0] (.names)                                            0.261    21.453
n8087.in[1] (.names)                                             1.014    22.467
n8087.out[0] (.names)                                            0.261    22.728
n7996.in[0] (.names)                                             1.014    23.742
n7996.out[0] (.names)                                            0.261    24.003
n8091.in[2] (.names)                                             1.014    25.016
n8091.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[0] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8099.in[0] (.names)                                             1.014    28.841
n8099.out[0] (.names)                                            0.261    29.102
n8101.in[0] (.names)                                             1.014    30.116
n8101.out[0] (.names)                                            0.261    30.377
n8103.in[2] (.names)                                             1.014    31.390
n8103.out[0] (.names)                                            0.261    31.651
n8104.in[1] (.names)                                             1.014    32.665
n8104.out[0] (.names)                                            0.261    32.926
n8105.in[0] (.names)                                             1.014    33.940
n8105.out[0] (.names)                                            0.261    34.201
n8220.in[0] (.names)                                             1.014    35.215
n8220.out[0] (.names)                                            0.261    35.476
n8250.in[1] (.names)                                             1.014    36.490
n8250.out[0] (.names)                                            0.261    36.751
n7979.in[0] (.names)                                             1.014    37.765
n7979.out[0] (.names)                                            0.261    38.026
n8810.in[1] (.names)                                             1.014    39.039
n8810.out[0] (.names)                                            0.261    39.300
n8811.in[1] (.names)                                             1.014    40.314
n8811.out[0] (.names)                                            0.261    40.575
n8813.in[0] (.names)                                             1.014    41.589
n8813.out[0] (.names)                                            0.261    41.850
n8814.in[0] (.names)                                             1.014    42.864
n8814.out[0] (.names)                                            0.261    43.125
n7903.in[0] (.names)                                             1.014    44.139
n7903.out[0] (.names)                                            0.261    44.400
n8815.in[0] (.names)                                             1.014    45.413
n8815.out[0] (.names)                                            0.261    45.674
n8816.in[1] (.names)                                             1.014    46.688
n8816.out[0] (.names)                                            0.261    46.949
n8807.in[0] (.names)                                             1.014    47.963
n8807.out[0] (.names)                                            0.261    48.224
n8808.in[0] (.names)                                             1.014    49.238
n8808.out[0] (.names)                                            0.261    49.499
n7868.in[1] (.names)                                             1.014    50.513
n7868.out[0] (.names)                                            0.261    50.774
n8015.in[0] (.names)                                             1.014    51.787
n8015.out[0] (.names)                                            0.261    52.048
n2188.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2188.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n7889.Q[0] (.latch clocked by pclk)
Endpoint  : n8812.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7889.clk[0] (.latch)                                            1.014     1.014
n7889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8596.in[0] (.names)                                             1.014     2.070
n8596.out[0] (.names)                                            0.261     2.331
n8597.in[0] (.names)                                             1.014     3.344
n8597.out[0] (.names)                                            0.261     3.605
n8253.in[0] (.names)                                             1.014     4.619
n8253.out[0] (.names)                                            0.261     4.880
n8409.in[0] (.names)                                             1.014     5.894
n8409.out[0] (.names)                                            0.261     6.155
n2444.in[0] (.names)                                             1.014     7.169
n2444.out[0] (.names)                                            0.261     7.430
n8100.in[0] (.names)                                             1.014     8.444
n8100.out[0] (.names)                                            0.261     8.705
n8753.in[0] (.names)                                             1.014     9.719
n8753.out[0] (.names)                                            0.261     9.980
n8754.in[0] (.names)                                             1.014    10.993
n8754.out[0] (.names)                                            0.261    11.254
n8756.in[1] (.names)                                             1.014    12.268
n8756.out[0] (.names)                                            0.261    12.529
n8757.in[0] (.names)                                             1.014    13.543
n8757.out[0] (.names)                                            0.261    13.804
n8982.in[2] (.names)                                             1.014    14.818
n8982.out[0] (.names)                                            0.261    15.079
n8976.in[0] (.names)                                             1.014    16.093
n8976.out[0] (.names)                                            0.261    16.354
n8983.in[0] (.names)                                             1.014    17.367
n8983.out[0] (.names)                                            0.261    17.628
n8984.in[0] (.names)                                             1.014    18.642
n8984.out[0] (.names)                                            0.261    18.903
n8082.in[0] (.names)                                             1.014    19.917
n8082.out[0] (.names)                                            0.261    20.178
n8083.in[2] (.names)                                             1.014    21.192
n8083.out[0] (.names)                                            0.261    21.453
n8087.in[1] (.names)                                             1.014    22.467
n8087.out[0] (.names)                                            0.261    22.728
n7996.in[0] (.names)                                             1.014    23.742
n7996.out[0] (.names)                                            0.261    24.003
n8091.in[2] (.names)                                             1.014    25.016
n8091.out[0] (.names)                                            0.261    25.277
n8054.in[0] (.names)                                             1.014    26.291
n8054.out[0] (.names)                                            0.261    26.552
n8057.in[0] (.names)                                             1.014    27.566
n8057.out[0] (.names)                                            0.261    27.827
n8099.in[0] (.names)                                             1.014    28.841
n8099.out[0] (.names)                                            0.261    29.102
n8101.in[0] (.names)                                             1.014    30.116
n8101.out[0] (.names)                                            0.261    30.377
n8103.in[2] (.names)                                             1.014    31.390
n8103.out[0] (.names)                                            0.261    31.651
n8104.in[1] (.names)                                             1.014    32.665
n8104.out[0] (.names)                                            0.261    32.926
n8105.in[0] (.names)                                             1.014    33.940
n8105.out[0] (.names)                                            0.261    34.201
n8220.in[0] (.names)                                             1.014    35.215
n8220.out[0] (.names)                                            0.261    35.476
n8250.in[1] (.names)                                             1.014    36.490
n8250.out[0] (.names)                                            0.261    36.751
n7979.in[0] (.names)                                             1.014    37.765
n7979.out[0] (.names)                                            0.261    38.026
n8810.in[1] (.names)                                             1.014    39.039
n8810.out[0] (.names)                                            0.261    39.300
n8811.in[1] (.names)                                             1.014    40.314
n8811.out[0] (.names)                                            0.261    40.575
n8813.in[0] (.names)                                             1.014    41.589
n8813.out[0] (.names)                                            0.261    41.850
n8814.in[0] (.names)                                             1.014    42.864
n8814.out[0] (.names)                                            0.261    43.125
n7903.in[0] (.names)                                             1.014    44.139
n7903.out[0] (.names)                                            0.261    44.400
n8815.in[0] (.names)                                             1.014    45.413
n8815.out[0] (.names)                                            0.261    45.674
n8816.in[1] (.names)                                             1.014    46.688
n8816.out[0] (.names)                                            0.261    46.949
n8807.in[0] (.names)                                             1.014    47.963
n8807.out[0] (.names)                                            0.261    48.224
n8808.in[0] (.names)                                             1.014    49.238
n8808.out[0] (.names)                                            0.261    49.499
n7868.in[1] (.names)                                             1.014    50.513
n7868.out[0] (.names)                                            0.261    50.774
n8015.in[0] (.names)                                             1.014    51.787
n8015.out[0] (.names)                                            0.261    52.048
n8812.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8812.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n9057.Q[0] (.latch clocked by pclk)
Endpoint  : n9059.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9057.clk[0] (.latch)                                            1.014     1.014
n9057.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10065.in[0] (.names)                                            1.014     2.070
n10065.out[0] (.names)                                           0.261     2.331
n10066.in[0] (.names)                                            1.014     3.344
n10066.out[0] (.names)                                           0.261     3.605
n2002.in[1] (.names)                                             1.014     4.619
n2002.out[0] (.names)                                            0.261     4.880
n9305.in[0] (.names)                                             1.014     5.894
n9305.out[0] (.names)                                            0.261     6.155
n9279.in[0] (.names)                                             1.014     7.169
n9279.out[0] (.names)                                            0.261     7.430
n9290.in[0] (.names)                                             1.014     8.444
n9290.out[0] (.names)                                            0.261     8.705
n9291.in[1] (.names)                                             1.014     9.719
n9291.out[0] (.names)                                            0.261     9.980
n9293.in[2] (.names)                                             1.014    10.993
n9293.out[0] (.names)                                            0.261    11.254
n9294.in[1] (.names)                                             1.014    12.268
n9294.out[0] (.names)                                            0.261    12.529
n9295.in[0] (.names)                                             1.014    13.543
n9295.out[0] (.names)                                            0.261    13.804
n9296.in[1] (.names)                                             1.014    14.818
n9296.out[0] (.names)                                            0.261    15.079
n9306.in[1] (.names)                                             1.014    16.093
n9306.out[0] (.names)                                            0.261    16.354
n9265.in[0] (.names)                                             1.014    17.367
n9265.out[0] (.names)                                            0.261    17.628
n9266.in[0] (.names)                                             1.014    18.642
n9266.out[0] (.names)                                            0.261    18.903
n9268.in[0] (.names)                                             1.014    19.917
n9268.out[0] (.names)                                            0.261    20.178
n9427.in[0] (.names)                                             1.014    21.192
n9427.out[0] (.names)                                            0.261    21.453
n9429.in[2] (.names)                                             1.014    22.467
n9429.out[0] (.names)                                            0.261    22.728
n9430.in[0] (.names)                                             1.014    23.742
n9430.out[0] (.names)                                            0.261    24.003
n9431.in[0] (.names)                                             1.014    25.016
n9431.out[0] (.names)                                            0.261    25.277
n9507.in[2] (.names)                                             1.014    26.291
n9507.out[0] (.names)                                            0.261    26.552
n9509.in[1] (.names)                                             1.014    27.566
n9509.out[0] (.names)                                            0.261    27.827
n9516.in[0] (.names)                                             1.014    28.841
n9516.out[0] (.names)                                            0.261    29.102
n9503.in[0] (.names)                                             1.014    30.116
n9503.out[0] (.names)                                            0.261    30.377
n9505.in[0] (.names)                                             1.014    31.390
n9505.out[0] (.names)                                            0.261    31.651
n9044.in[0] (.names)                                             1.014    32.665
n9044.out[0] (.names)                                            0.261    32.926
n9511.in[0] (.names)                                             1.014    33.940
n9511.out[0] (.names)                                            0.261    34.201
n9515.in[0] (.names)                                             1.014    35.215
n9515.out[0] (.names)                                            0.261    35.476
n9517.in[0] (.names)                                             1.014    36.490
n9517.out[0] (.names)                                            0.261    36.751
n9030.in[1] (.names)                                             1.014    37.765
n9030.out[0] (.names)                                            0.261    38.026
n9183.in[0] (.names)                                             1.014    39.039
n9183.out[0] (.names)                                            0.261    39.300
n9184.in[1] (.names)                                             1.014    40.314
n9184.out[0] (.names)                                            0.261    40.575
n9185.in[0] (.names)                                             1.014    41.589
n9185.out[0] (.names)                                            0.261    41.850
n9205.in[0] (.names)                                             1.014    42.864
n9205.out[0] (.names)                                            0.261    43.125
n9206.in[1] (.names)                                             1.014    44.139
n9206.out[0] (.names)                                            0.261    44.400
n9207.in[0] (.names)                                             1.014    45.413
n9207.out[0] (.names)                                            0.261    45.674
n8877.in[0] (.names)                                             1.014    46.688
n8877.out[0] (.names)                                            0.261    46.949
n9208.in[0] (.names)                                             1.014    47.963
n9208.out[0] (.names)                                            0.261    48.224
n9190.in[2] (.names)                                             1.014    49.238
n9190.out[0] (.names)                                            0.261    49.499
n9192.in[0] (.names)                                             1.014    50.513
n9192.out[0] (.names)                                            0.261    50.774
n9058.in[1] (.names)                                             1.014    51.787
n9058.out[0] (.names)                                            0.261    52.048
n9059.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9059.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n2970.Q[0] (.latch clocked by pclk)
Endpoint  : n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2970.clk[0] (.latch)                                            1.014     1.014
n2970.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3389.in[1] (.names)                                             1.014     2.070
n3389.out[0] (.names)                                            0.261     2.331
n3408.in[1] (.names)                                             1.014     3.344
n3408.out[0] (.names)                                            0.261     3.605
n3411.in[0] (.names)                                             1.014     4.619
n3411.out[0] (.names)                                            0.261     4.880
n3386.in[0] (.names)                                             1.014     5.894
n3386.out[0] (.names)                                            0.261     6.155
n3515.in[3] (.names)                                             1.014     7.169
n3515.out[0] (.names)                                            0.261     7.430
n3395.in[0] (.names)                                             1.014     8.444
n3395.out[0] (.names)                                            0.261     8.705
n3006.in[0] (.names)                                             1.014     9.719
n3006.out[0] (.names)                                            0.261     9.980
n3001.in[1] (.names)                                             1.014    10.993
n3001.out[0] (.names)                                            0.261    11.254
n3011.in[1] (.names)                                             1.014    12.268
n3011.out[0] (.names)                                            0.261    12.529
n3012.in[0] (.names)                                             1.014    13.543
n3012.out[0] (.names)                                            0.261    13.804
n3013.in[0] (.names)                                             1.014    14.818
n3013.out[0] (.names)                                            0.261    15.079
n3020.in[0] (.names)                                             1.014    16.093
n3020.out[0] (.names)                                            0.261    16.354
n2989.in[1] (.names)                                             1.014    17.367
n2989.out[0] (.names)                                            0.261    17.628
n2991.in[1] (.names)                                             1.014    18.642
n2991.out[0] (.names)                                            0.261    18.903
n3943.in[0] (.names)                                             1.014    19.917
n3943.out[0] (.names)                                            0.261    20.178
n3946.in[1] (.names)                                             1.014    21.192
n3946.out[0] (.names)                                            0.261    21.453
n3947.in[0] (.names)                                             1.014    22.467
n3947.out[0] (.names)                                            0.261    22.728
n4113.in[1] (.names)                                             1.014    23.742
n4113.out[0] (.names)                                            0.261    24.003
n4114.in[1] (.names)                                             1.014    25.016
n4114.out[0] (.names)                                            0.261    25.277
n3199.in[0] (.names)                                             1.014    26.291
n3199.out[0] (.names)                                            0.261    26.552
n4028.in[0] (.names)                                             1.014    27.566
n4028.out[0] (.names)                                            0.261    27.827
n4003.in[2] (.names)                                             1.014    28.841
n4003.out[0] (.names)                                            0.261    29.102
n4106.in[1] (.names)                                             1.014    30.116
n4106.out[0] (.names)                                            0.261    30.377
n4107.in[1] (.names)                                             1.014    31.390
n4107.out[0] (.names)                                            0.261    31.651
n4109.in[2] (.names)                                             1.014    32.665
n4109.out[0] (.names)                                            0.261    32.926
n4023.in[0] (.names)                                             1.014    33.940
n4023.out[0] (.names)                                            0.261    34.201
n4091.in[0] (.names)                                             1.014    35.215
n4091.out[0] (.names)                                            0.261    35.476
n3777.in[1] (.names)                                             1.014    36.490
n3777.out[0] (.names)                                            0.261    36.751
n4089.in[0] (.names)                                             1.014    37.765
n4089.out[0] (.names)                                            0.261    38.026
n4103.in[1] (.names)                                             1.014    39.039
n4103.out[0] (.names)                                            0.261    39.300
n4126.in[0] (.names)                                             1.014    40.314
n4126.out[0] (.names)                                            0.261    40.575
n2971.in[1] (.names)                                             1.014    41.589
n2971.out[0] (.names)                                            0.261    41.850
n4127.in[0] (.names)                                             1.014    42.864
n4127.out[0] (.names)                                            0.261    43.125
n2983.in[1] (.names)                                             1.014    44.139
n2983.out[0] (.names)                                            0.261    44.400
n4128.in[0] (.names)                                             1.014    45.413
n4128.out[0] (.names)                                            0.261    45.674
n4131.in[0] (.names)                                             1.014    46.688
n4131.out[0] (.names)                                            0.261    46.949
n3967.in[0] (.names)                                             1.014    47.963
n3967.out[0] (.names)                                            0.261    48.224
n4118.in[0] (.names)                                             1.014    49.238
n4118.out[0] (.names)                                            0.261    49.499
n4120.in[1] (.names)                                             1.014    50.513
n4120.out[0] (.names)                                            0.261    50.774
n4046.in[1] (.names)                                             1.014    51.787
n4046.out[0] (.names)                                            0.261    52.048
n4047.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4047.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : n9943.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9541.in[0] (.names)                                             1.014     5.894
n9541.out[0] (.names)                                            0.261     6.155
n9510.in[0] (.names)                                             1.014     7.169
n9510.out[0] (.names)                                            0.261     7.430
n9543.in[0] (.names)                                             1.014     8.444
n9543.out[0] (.names)                                            0.261     8.705
n9562.in[2] (.names)                                             1.014     9.719
n9562.out[0] (.names)                                            0.261     9.980
n9564.in[0] (.names)                                             1.014    10.993
n9564.out[0] (.names)                                            0.261    11.254
n1899.in[1] (.names)                                             1.014    12.268
n1899.out[0] (.names)                                            0.261    12.529
n9839.in[0] (.names)                                             1.014    13.543
n9839.out[0] (.names)                                            0.261    13.804
n9840.in[0] (.names)                                             1.014    14.818
n9840.out[0] (.names)                                            0.261    15.079
n9841.in[0] (.names)                                             1.014    16.093
n9841.out[0] (.names)                                            0.261    16.354
n8881.in[0] (.names)                                             1.014    17.367
n8881.out[0] (.names)                                            0.261    17.628
n9862.in[0] (.names)                                             1.014    18.642
n9862.out[0] (.names)                                            0.261    18.903
n9881.in[0] (.names)                                             1.014    19.917
n9881.out[0] (.names)                                            0.261    20.178
n9848.in[0] (.names)                                             1.014    21.192
n9848.out[0] (.names)                                            0.261    21.453
n9849.in[0] (.names)                                             1.014    22.467
n9849.out[0] (.names)                                            0.261    22.728
n9850.in[0] (.names)                                             1.014    23.742
n9850.out[0] (.names)                                            0.261    24.003
n9853.in[0] (.names)                                             1.014    25.016
n9853.out[0] (.names)                                            0.261    25.277
n6320.in[2] (.names)                                             1.014    26.291
n6320.out[0] (.names)                                            0.261    26.552
n9864.in[0] (.names)                                             1.014    27.566
n9864.out[0] (.names)                                            0.261    27.827
n9865.in[2] (.names)                                             1.014    28.841
n9865.out[0] (.names)                                            0.261    29.102
n9867.in[0] (.names)                                             1.014    30.116
n9867.out[0] (.names)                                            0.261    30.377
n9868.in[1] (.names)                                             1.014    31.390
n9868.out[0] (.names)                                            0.261    31.651
n9872.in[0] (.names)                                             1.014    32.665
n9872.out[0] (.names)                                            0.261    32.926
n9875.in[1] (.names)                                             1.014    33.940
n9875.out[0] (.names)                                            0.261    34.201
n9884.in[2] (.names)                                             1.014    35.215
n9884.out[0] (.names)                                            0.261    35.476
n9885.in[2] (.names)                                             1.014    36.490
n9885.out[0] (.names)                                            0.261    36.751
n9553.in[1] (.names)                                             1.014    37.765
n9553.out[0] (.names)                                            0.261    38.026
n7995.in[0] (.names)                                             1.014    39.039
n7995.out[0] (.names)                                            0.261    39.300
n9888.in[1] (.names)                                             1.014    40.314
n9888.out[0] (.names)                                            0.261    40.575
n9717.in[0] (.names)                                             1.014    41.589
n9717.out[0] (.names)                                            0.261    41.850
n9886.in[1] (.names)                                             1.014    42.864
n9886.out[0] (.names)                                            0.261    43.125
n9887.in[2] (.names)                                             1.014    44.139
n9887.out[0] (.names)                                            0.261    44.400
n2453.in[2] (.names)                                             1.014    45.413
n2453.out[0] (.names)                                            0.261    45.674
n9890.in[0] (.names)                                             1.014    46.688
n9890.out[0] (.names)                                            0.261    46.949
n9891.in[0] (.names)                                             1.014    47.963
n9891.out[0] (.names)                                            0.261    48.224
n9892.in[1] (.names)                                             1.014    49.238
n9892.out[0] (.names)                                            0.261    49.499
n10057.in[0] (.names)                                            1.014    50.513
n10057.out[0] (.names)                                           0.261    50.774
n10060.in[2] (.names)                                            1.014    51.787
n10060.out[0] (.names)                                           0.261    52.048
n9943.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9943.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : n2256.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9541.in[0] (.names)                                             1.014     5.894
n9541.out[0] (.names)                                            0.261     6.155
n9510.in[0] (.names)                                             1.014     7.169
n9510.out[0] (.names)                                            0.261     7.430
n9543.in[0] (.names)                                             1.014     8.444
n9543.out[0] (.names)                                            0.261     8.705
n9562.in[2] (.names)                                             1.014     9.719
n9562.out[0] (.names)                                            0.261     9.980
n9564.in[0] (.names)                                             1.014    10.993
n9564.out[0] (.names)                                            0.261    11.254
n1899.in[1] (.names)                                             1.014    12.268
n1899.out[0] (.names)                                            0.261    12.529
n9839.in[0] (.names)                                             1.014    13.543
n9839.out[0] (.names)                                            0.261    13.804
n9840.in[0] (.names)                                             1.014    14.818
n9840.out[0] (.names)                                            0.261    15.079
n9841.in[0] (.names)                                             1.014    16.093
n9841.out[0] (.names)                                            0.261    16.354
n8881.in[0] (.names)                                             1.014    17.367
n8881.out[0] (.names)                                            0.261    17.628
n9862.in[0] (.names)                                             1.014    18.642
n9862.out[0] (.names)                                            0.261    18.903
n9881.in[0] (.names)                                             1.014    19.917
n9881.out[0] (.names)                                            0.261    20.178
n9848.in[0] (.names)                                             1.014    21.192
n9848.out[0] (.names)                                            0.261    21.453
n9849.in[0] (.names)                                             1.014    22.467
n9849.out[0] (.names)                                            0.261    22.728
n9850.in[0] (.names)                                             1.014    23.742
n9850.out[0] (.names)                                            0.261    24.003
n9853.in[0] (.names)                                             1.014    25.016
n9853.out[0] (.names)                                            0.261    25.277
n6320.in[2] (.names)                                             1.014    26.291
n6320.out[0] (.names)                                            0.261    26.552
n9864.in[0] (.names)                                             1.014    27.566
n9864.out[0] (.names)                                            0.261    27.827
n9865.in[2] (.names)                                             1.014    28.841
n9865.out[0] (.names)                                            0.261    29.102
n9867.in[0] (.names)                                             1.014    30.116
n9867.out[0] (.names)                                            0.261    30.377
n9868.in[1] (.names)                                             1.014    31.390
n9868.out[0] (.names)                                            0.261    31.651
n9872.in[0] (.names)                                             1.014    32.665
n9872.out[0] (.names)                                            0.261    32.926
n9875.in[1] (.names)                                             1.014    33.940
n9875.out[0] (.names)                                            0.261    34.201
n9884.in[2] (.names)                                             1.014    35.215
n9884.out[0] (.names)                                            0.261    35.476
n9893.in[1] (.names)                                             1.014    36.490
n9893.out[0] (.names)                                            0.261    36.751
n10053.in[0] (.names)                                            1.014    37.765
n10053.out[0] (.names)                                           0.261    38.026
n10055.in[1] (.names)                                            1.014    39.039
n10055.out[0] (.names)                                           0.261    39.300
n10004.in[0] (.names)                                            1.014    40.314
n10004.out[0] (.names)                                           0.261    40.575
n10007.in[0] (.names)                                            1.014    41.589
n10007.out[0] (.names)                                           0.261    41.850
n9903.in[1] (.names)                                             1.014    42.864
n9903.out[0] (.names)                                            0.261    43.125
n10008.in[0] (.names)                                            1.014    44.139
n10008.out[0] (.names)                                           0.261    44.400
n9537.in[0] (.names)                                             1.014    45.413
n9537.out[0] (.names)                                            0.261    45.674
n2511.in[2] (.names)                                             1.014    46.688
n2511.out[0] (.names)                                            0.261    46.949
n9538.in[0] (.names)                                             1.014    47.963
n9538.out[0] (.names)                                            0.261    48.224
n9539.in[0] (.names)                                             1.014    49.238
n9539.out[0] (.names)                                            0.261    49.499
n8879.in[0] (.names)                                             1.014    50.513
n8879.out[0] (.names)                                            0.261    50.774
n7931.in[0] (.names)                                             1.014    51.787
n7931.out[0] (.names)                                            0.261    52.048
n2256.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2256.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n13548.Q[0] (.latch clocked by pclk)
Endpoint  : n4268.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13548.clk[0] (.latch)                                           1.014     1.014
n13548.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2495.in[0] (.names)                                             1.014     2.070
n2495.out[0] (.names)                                            0.261     2.331
n12824.in[2] (.names)                                            1.014     3.344
n12824.out[0] (.names)                                           0.261     3.605
n12825.in[0] (.names)                                            1.014     4.619
n12825.out[0] (.names)                                           0.261     4.880
n12827.in[2] (.names)                                            1.014     5.894
n12827.out[0] (.names)                                           0.261     6.155
n12828.in[0] (.names)                                            1.014     7.169
n12828.out[0] (.names)                                           0.261     7.430
n12830.in[0] (.names)                                            1.014     8.444
n12830.out[0] (.names)                                           0.261     8.705
n2074.in[0] (.names)                                             1.014     9.719
n2074.out[0] (.names)                                            0.261     9.980
n12449.in[0] (.names)                                            1.014    10.993
n12449.out[0] (.names)                                           0.261    11.254
n12426.in[0] (.names)                                            1.014    12.268
n12426.out[0] (.names)                                           0.261    12.529
n12277.in[0] (.names)                                            1.014    13.543
n12277.out[0] (.names)                                           0.261    13.804
n12563.in[1] (.names)                                            1.014    14.818
n12563.out[0] (.names)                                           0.261    15.079
n12566.in[0] (.names)                                            1.014    16.093
n12566.out[0] (.names)                                           0.261    16.354
n12569.in[0] (.names)                                            1.014    17.367
n12569.out[0] (.names)                                           0.261    17.628
n12570.in[0] (.names)                                            1.014    18.642
n12570.out[0] (.names)                                           0.261    18.903
n12571.in[0] (.names)                                            1.014    19.917
n12571.out[0] (.names)                                           0.261    20.178
n12668.in[0] (.names)                                            1.014    21.192
n12668.out[0] (.names)                                           0.261    21.453
n12584.in[3] (.names)                                            1.014    22.467
n12584.out[0] (.names)                                           0.261    22.728
n12586.in[0] (.names)                                            1.014    23.742
n12586.out[0] (.names)                                           0.261    24.003
n12191.in[1] (.names)                                            1.014    25.016
n12191.out[0] (.names)                                           0.261    25.277
n12591.in[3] (.names)                                            1.014    26.291
n12591.out[0] (.names)                                           0.261    26.552
n12598.in[2] (.names)                                            1.014    27.566
n12598.out[0] (.names)                                           0.261    27.827
n12601.in[0] (.names)                                            1.014    28.841
n12601.out[0] (.names)                                           0.261    29.102
n12604.in[2] (.names)                                            1.014    30.116
n12604.out[0] (.names)                                           0.261    30.377
n12605.in[0] (.names)                                            1.014    31.390
n12605.out[0] (.names)                                           0.261    31.651
n12515.in[0] (.names)                                            1.014    32.665
n12515.out[0] (.names)                                           0.261    32.926
n12603.in[0] (.names)                                            1.014    33.940
n12603.out[0] (.names)                                           0.261    34.201
n12606.in[1] (.names)                                            1.014    35.215
n12606.out[0] (.names)                                           0.261    35.476
n12614.in[1] (.names)                                            1.014    36.490
n12614.out[0] (.names)                                           0.261    36.751
n12610.in[0] (.names)                                            1.014    37.765
n12610.out[0] (.names)                                           0.261    38.026
n12611.in[0] (.names)                                            1.014    39.039
n12611.out[0] (.names)                                           0.261    39.300
n12612.in[0] (.names)                                            1.014    40.314
n12612.out[0] (.names)                                           0.261    40.575
n7946.in[0] (.names)                                             1.014    41.589
n7946.out[0] (.names)                                            0.261    41.850
n12216.in[1] (.names)                                            1.014    42.864
n12216.out[0] (.names)                                           0.261    43.125
n12217.in[0] (.names)                                            1.014    44.139
n12217.out[0] (.names)                                           0.261    44.400
n2434.in[1] (.names)                                             1.014    45.413
n2434.out[0] (.names)                                            0.261    45.674
n6066.in[2] (.names)                                             1.014    46.688
n6066.out[0] (.names)                                            0.261    46.949
n6070.in[1] (.names)                                             1.014    47.963
n6070.out[0] (.names)                                            0.261    48.224
n6071.in[1] (.names)                                             1.014    49.238
n6071.out[0] (.names)                                            0.261    49.499
n2686.in[0] (.names)                                             1.014    50.513
n2686.out[0] (.names)                                            0.261    50.774
n4267.in[0] (.names)                                             1.014    51.787
n4267.out[0] (.names)                                            0.261    52.048
n4268.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4268.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : n8212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9541.in[0] (.names)                                             1.014     5.894
n9541.out[0] (.names)                                            0.261     6.155
n9510.in[0] (.names)                                             1.014     7.169
n9510.out[0] (.names)                                            0.261     7.430
n9543.in[0] (.names)                                             1.014     8.444
n9543.out[0] (.names)                                            0.261     8.705
n9562.in[2] (.names)                                             1.014     9.719
n9562.out[0] (.names)                                            0.261     9.980
n9564.in[0] (.names)                                             1.014    10.993
n9564.out[0] (.names)                                            0.261    11.254
n1899.in[1] (.names)                                             1.014    12.268
n1899.out[0] (.names)                                            0.261    12.529
n9839.in[0] (.names)                                             1.014    13.543
n9839.out[0] (.names)                                            0.261    13.804
n9840.in[0] (.names)                                             1.014    14.818
n9840.out[0] (.names)                                            0.261    15.079
n9841.in[0] (.names)                                             1.014    16.093
n9841.out[0] (.names)                                            0.261    16.354
n8881.in[0] (.names)                                             1.014    17.367
n8881.out[0] (.names)                                            0.261    17.628
n9862.in[0] (.names)                                             1.014    18.642
n9862.out[0] (.names)                                            0.261    18.903
n9881.in[0] (.names)                                             1.014    19.917
n9881.out[0] (.names)                                            0.261    20.178
n9848.in[0] (.names)                                             1.014    21.192
n9848.out[0] (.names)                                            0.261    21.453
n9849.in[0] (.names)                                             1.014    22.467
n9849.out[0] (.names)                                            0.261    22.728
n9850.in[0] (.names)                                             1.014    23.742
n9850.out[0] (.names)                                            0.261    24.003
n9853.in[0] (.names)                                             1.014    25.016
n9853.out[0] (.names)                                            0.261    25.277
n6320.in[2] (.names)                                             1.014    26.291
n6320.out[0] (.names)                                            0.261    26.552
n9864.in[0] (.names)                                             1.014    27.566
n9864.out[0] (.names)                                            0.261    27.827
n9865.in[2] (.names)                                             1.014    28.841
n9865.out[0] (.names)                                            0.261    29.102
n9867.in[0] (.names)                                             1.014    30.116
n9867.out[0] (.names)                                            0.261    30.377
n9868.in[1] (.names)                                             1.014    31.390
n9868.out[0] (.names)                                            0.261    31.651
n9872.in[0] (.names)                                             1.014    32.665
n9872.out[0] (.names)                                            0.261    32.926
n9875.in[1] (.names)                                             1.014    33.940
n9875.out[0] (.names)                                            0.261    34.201
n9884.in[2] (.names)                                             1.014    35.215
n9884.out[0] (.names)                                            0.261    35.476
n9893.in[1] (.names)                                             1.014    36.490
n9893.out[0] (.names)                                            0.261    36.751
n9894.in[1] (.names)                                             1.014    37.765
n9894.out[0] (.names)                                            0.261    38.026
n9896.in[0] (.names)                                             1.014    39.039
n9896.out[0] (.names)                                            0.261    39.300
n9627.in[0] (.names)                                             1.014    40.314
n9627.out[0] (.names)                                            0.261    40.575
n9897.in[0] (.names)                                             1.014    41.589
n9897.out[0] (.names)                                            0.261    41.850
n9065.in[1] (.names)                                             1.014    42.864
n9065.out[0] (.names)                                            0.261    43.125
n9898.in[0] (.names)                                             1.014    44.139
n9898.out[0] (.names)                                            0.261    44.400
n10067.in[2] (.names)                                            1.014    45.413
n10067.out[0] (.names)                                           0.261    45.674
n10069.in[1] (.names)                                            1.014    46.688
n10069.out[0] (.names)                                           0.261    46.949
n8857.in[2] (.names)                                             1.014    47.963
n8857.out[0] (.names)                                            0.261    48.224
n8869.in[0] (.names)                                             1.014    49.238
n8869.out[0] (.names)                                            0.261    49.499
n2747.in[0] (.names)                                             1.014    50.513
n2747.out[0] (.names)                                            0.261    50.774
n9053.in[0] (.names)                                             1.014    51.787
n9053.out[0] (.names)                                            0.261    52.048
n8212.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8212.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : n9993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9727.in[0] (.names)                                             1.014     5.894
n9727.out[0] (.names)                                            0.261     6.155
n9729.in[0] (.names)                                             1.014     7.169
n9729.out[0] (.names)                                            0.261     7.430
n9711.in[0] (.names)                                             1.014     8.444
n9711.out[0] (.names)                                            0.261     8.705
n9723.in[3] (.names)                                             1.014     9.719
n9723.out[0] (.names)                                            0.261     9.980
n9681.in[2] (.names)                                             1.014    10.993
n9681.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9722.in[1] (.names)                                             1.014    13.543
n9722.out[0] (.names)                                            0.261    13.804
n9258.in[0] (.names)                                             1.014    14.818
n9258.out[0] (.names)                                            0.261    15.079
n7901.in[1] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n9725.in[0] (.names)                                             1.014    17.367
n9725.out[0] (.names)                                            0.261    17.628
n9679.in[1] (.names)                                             1.014    18.642
n9679.out[0] (.names)                                            0.261    18.903
n9733.in[1] (.names)                                             1.014    19.917
n9733.out[0] (.names)                                            0.261    20.178
n9704.in[0] (.names)                                             1.014    21.192
n9704.out[0] (.names)                                            0.261    21.453
n9695.in[1] (.names)                                             1.014    22.467
n9695.out[0] (.names)                                            0.261    22.728
n9675.in[1] (.names)                                             1.014    23.742
n9675.out[0] (.names)                                            0.261    24.003
n9697.in[3] (.names)                                             1.014    25.016
n9697.out[0] (.names)                                            0.261    25.277
n9698.in[2] (.names)                                             1.014    26.291
n9698.out[0] (.names)                                            0.261    26.552
n9699.in[0] (.names)                                             1.014    27.566
n9699.out[0] (.names)                                            0.261    27.827
n9700.in[0] (.names)                                             1.014    28.841
n9700.out[0] (.names)                                            0.261    29.102
n9701.in[2] (.names)                                             1.014    30.116
n9701.out[0] (.names)                                            0.261    30.377
n9649.in[1] (.names)                                             1.014    31.390
n9649.out[0] (.names)                                            0.261    31.651
n9702.in[0] (.names)                                             1.014    32.665
n9702.out[0] (.names)                                            0.261    32.926
n9705.in[0] (.names)                                             1.014    33.940
n9705.out[0] (.names)                                            0.261    34.201
n9706.in[0] (.names)                                             1.014    35.215
n9706.out[0] (.names)                                            0.261    35.476
n9707.in[0] (.names)                                             1.014    36.490
n9707.out[0] (.names)                                            0.261    36.751
n9709.in[1] (.names)                                             1.014    37.765
n9709.out[0] (.names)                                            0.261    38.026
n9710.in[0] (.names)                                             1.014    39.039
n9710.out[0] (.names)                                            0.261    39.300
n9703.in[2] (.names)                                             1.014    40.314
n9703.out[0] (.names)                                            0.261    40.575
n9238.in[0] (.names)                                             1.014    41.589
n9238.out[0] (.names)                                            0.261    41.850
n7943.in[2] (.names)                                             1.014    42.864
n7943.out[0] (.names)                                            0.261    43.125
n9799.in[0] (.names)                                             1.014    44.139
n9799.out[0] (.names)                                            0.261    44.400
n9042.in[3] (.names)                                             1.014    45.413
n9042.out[0] (.names)                                            0.261    45.674
n9983.in[2] (.names)                                             1.014    46.688
n9983.out[0] (.names)                                            0.261    46.949
n9987.in[2] (.names)                                             1.014    47.963
n9987.out[0] (.names)                                            0.261    48.224
n9037.in[1] (.names)                                             1.014    49.238
n9037.out[0] (.names)                                            0.261    49.499
n9990.in[0] (.names)                                             1.014    50.513
n9990.out[0] (.names)                                            0.261    50.774
n1824.in[0] (.names)                                             1.014    51.787
n1824.out[0] (.names)                                            0.261    52.048
n9993.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9993.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n3796.Q[0] (.latch clocked by pclk)
Endpoint  : n2192.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3796.clk[0] (.latch)                                            1.014     1.014
n3796.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5486.in[0] (.names)                                             1.014     2.070
n5486.out[0] (.names)                                            0.261     2.331
n5493.in[1] (.names)                                             1.014     3.344
n5493.out[0] (.names)                                            0.261     3.605
n5495.in[0] (.names)                                             1.014     4.619
n5495.out[0] (.names)                                            0.261     4.880
n5506.in[0] (.names)                                             1.014     5.894
n5506.out[0] (.names)                                            0.261     6.155
n5507.in[0] (.names)                                             1.014     7.169
n5507.out[0] (.names)                                            0.261     7.430
n5508.in[0] (.names)                                             1.014     8.444
n5508.out[0] (.names)                                            0.261     8.705
n5498.in[0] (.names)                                             1.014     9.719
n5498.out[0] (.names)                                            0.261     9.980
n5499.in[0] (.names)                                             1.014    10.993
n5499.out[0] (.names)                                            0.261    11.254
n5500.in[0] (.names)                                             1.014    12.268
n5500.out[0] (.names)                                            0.261    12.529
n5501.in[0] (.names)                                             1.014    13.543
n5501.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5692.in[2] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5709.in[0] (.names)                                             1.014    17.367
n5709.out[0] (.names)                                            0.261    17.628
n5711.in[0] (.names)                                             1.014    18.642
n5711.out[0] (.names)                                            0.261    18.903
n5326.in[0] (.names)                                             1.014    19.917
n5326.out[0] (.names)                                            0.261    20.178
n5647.in[0] (.names)                                             1.014    21.192
n5647.out[0] (.names)                                            0.261    21.453
n5765.in[2] (.names)                                             1.014    22.467
n5765.out[0] (.names)                                            0.261    22.728
n5766.in[2] (.names)                                             1.014    23.742
n5766.out[0] (.names)                                            0.261    24.003
n5768.in[1] (.names)                                             1.014    25.016
n5768.out[0] (.names)                                            0.261    25.277
n5846.in[2] (.names)                                             1.014    26.291
n5846.out[0] (.names)                                            0.261    26.552
n5911.in[2] (.names)                                             1.014    27.566
n5911.out[0] (.names)                                            0.261    27.827
n5907.in[1] (.names)                                             1.014    28.841
n5907.out[0] (.names)                                            0.261    29.102
n5883.in[0] (.names)                                             1.014    30.116
n5883.out[0] (.names)                                            0.261    30.377
n5393.in[0] (.names)                                             1.014    31.390
n5393.out[0] (.names)                                            0.261    31.651
n5392.in[1] (.names)                                             1.014    32.665
n5392.out[0] (.names)                                            0.261    32.926
n5388.in[0] (.names)                                             1.014    33.940
n5388.out[0] (.names)                                            0.261    34.201
n5396.in[2] (.names)                                             1.014    35.215
n5396.out[0] (.names)                                            0.261    35.476
n5397.in[1] (.names)                                             1.014    36.490
n5397.out[0] (.names)                                            0.261    36.751
n5389.in[0] (.names)                                             1.014    37.765
n5389.out[0] (.names)                                            0.261    38.026
n5391.in[1] (.names)                                             1.014    39.039
n5391.out[0] (.names)                                            0.261    39.300
n5478.in[1] (.names)                                             1.014    40.314
n5478.out[0] (.names)                                            0.261    40.575
n5471.in[0] (.names)                                             1.014    41.589
n5471.out[0] (.names)                                            0.261    41.850
n2713.in[0] (.names)                                             1.014    42.864
n2713.out[0] (.names)                                            0.261    43.125
n5234.in[1] (.names)                                             1.014    44.139
n5234.out[0] (.names)                                            0.261    44.400
n5236.in[2] (.names)                                             1.014    45.413
n5236.out[0] (.names)                                            0.261    45.674
n2682.in[0] (.names)                                             1.014    46.688
n2682.out[0] (.names)                                            0.261    46.949
n5237.in[0] (.names)                                             1.014    47.963
n5237.out[0] (.names)                                            0.261    48.224
n5064.in[0] (.names)                                             1.014    49.238
n5064.out[0] (.names)                                            0.261    49.499
n5042.in[0] (.names)                                             1.014    50.513
n5042.out[0] (.names)                                            0.261    50.774
n5086.in[0] (.names)                                             1.014    51.787
n5086.out[0] (.names)                                            0.261    52.048
n2192.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2192.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n4923.Q[0] (.latch clocked by pclk)
Endpoint  : n5089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4923.clk[0] (.latch)                                            1.014     1.014
n4923.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1990.in[0] (.names)                                             1.014     2.070
n1990.out[0] (.names)                                            0.261     2.331
n4790.in[0] (.names)                                             1.014     3.344
n4790.out[0] (.names)                                            0.261     3.605
n5190.in[0] (.names)                                             1.014     4.619
n5190.out[0] (.names)                                            0.261     4.880
n5246.in[0] (.names)                                             1.014     5.894
n5246.out[0] (.names)                                            0.261     6.155
n5270.in[0] (.names)                                             1.014     7.169
n5270.out[0] (.names)                                            0.261     7.430
n5271.in[0] (.names)                                             1.014     8.444
n5271.out[0] (.names)                                            0.261     8.705
n5272.in[0] (.names)                                             1.014     9.719
n5272.out[0] (.names)                                            0.261     9.980
n5273.in[0] (.names)                                             1.014    10.993
n5273.out[0] (.names)                                            0.261    11.254
n5278.in[1] (.names)                                             1.014    12.268
n5278.out[0] (.names)                                            0.261    12.529
n5287.in[1] (.names)                                             1.014    13.543
n5287.out[0] (.names)                                            0.261    13.804
n5219.in[0] (.names)                                             1.014    14.818
n5219.out[0] (.names)                                            0.261    15.079
n5220.in[2] (.names)                                             1.014    16.093
n5220.out[0] (.names)                                            0.261    16.354
n5229.in[0] (.names)                                             1.014    17.367
n5229.out[0] (.names)                                            0.261    17.628
n5216.in[1] (.names)                                             1.014    18.642
n5216.out[0] (.names)                                            0.261    18.903
n5214.in[0] (.names)                                             1.014    19.917
n5214.out[0] (.names)                                            0.261    20.178
n5178.in[0] (.names)                                             1.014    21.192
n5178.out[0] (.names)                                            0.261    21.453
n5161.in[0] (.names)                                             1.014    22.467
n5161.out[0] (.names)                                            0.261    22.728
n2289.in[0] (.names)                                             1.014    23.742
n2289.out[0] (.names)                                            0.261    24.003
n5162.in[0] (.names)                                             1.014    25.016
n5162.out[0] (.names)                                            0.261    25.277
n5139.in[0] (.names)                                             1.014    26.291
n5139.out[0] (.names)                                            0.261    26.552
n5165.in[0] (.names)                                             1.014    27.566
n5165.out[0] (.names)                                            0.261    27.827
n5840.in[1] (.names)                                             1.014    28.841
n5840.out[0] (.names)                                            0.261    29.102
n5847.in[2] (.names)                                             1.014    30.116
n5847.out[0] (.names)                                            0.261    30.377
n5080.in[2] (.names)                                             1.014    31.390
n5080.out[0] (.names)                                            0.261    31.651
n5049.in[1] (.names)                                             1.014    32.665
n5049.out[0] (.names)                                            0.261    32.926
n5087.in[1] (.names)                                             1.014    33.940
n5087.out[0] (.names)                                            0.261    34.201
n5863.in[0] (.names)                                             1.014    35.215
n5863.out[0] (.names)                                            0.261    35.476
n5864.in[0] (.names)                                             1.014    36.490
n5864.out[0] (.names)                                            0.261    36.751
n5865.in[2] (.names)                                             1.014    37.765
n5865.out[0] (.names)                                            0.261    38.026
n5046.in[0] (.names)                                             1.014    39.039
n5046.out[0] (.names)                                            0.261    39.300
n5869.in[0] (.names)                                             1.014    40.314
n5869.out[0] (.names)                                            0.261    40.575
n5877.in[1] (.names)                                             1.014    41.589
n5877.out[0] (.names)                                            0.261    41.850
n5879.in[1] (.names)                                             1.014    42.864
n5879.out[0] (.names)                                            0.261    43.125
n5866.in[0] (.names)                                             1.014    44.139
n5866.out[0] (.names)                                            0.261    44.400
n5867.in[1] (.names)                                             1.014    45.413
n5867.out[0] (.names)                                            0.261    45.674
n5881.in[2] (.names)                                             1.014    46.688
n5881.out[0] (.names)                                            0.261    46.949
n5063.in[2] (.names)                                             1.014    47.963
n5063.out[0] (.names)                                            0.261    48.224
n5848.in[0] (.names)                                             1.014    49.238
n5848.out[0] (.names)                                            0.261    49.499
n5849.in[2] (.names)                                             1.014    50.513
n5849.out[0] (.names)                                            0.261    50.774
n5088.in[1] (.names)                                             1.014    51.787
n5088.out[0] (.names)                                            0.261    52.048
n5089.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5089.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n4923.Q[0] (.latch clocked by pclk)
Endpoint  : n4250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4923.clk[0] (.latch)                                            1.014     1.014
n4923.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1990.in[0] (.names)                                             1.014     2.070
n1990.out[0] (.names)                                            0.261     2.331
n4790.in[0] (.names)                                             1.014     3.344
n4790.out[0] (.names)                                            0.261     3.605
n5190.in[0] (.names)                                             1.014     4.619
n5190.out[0] (.names)                                            0.261     4.880
n5246.in[0] (.names)                                             1.014     5.894
n5246.out[0] (.names)                                            0.261     6.155
n5270.in[0] (.names)                                             1.014     7.169
n5270.out[0] (.names)                                            0.261     7.430
n5271.in[0] (.names)                                             1.014     8.444
n5271.out[0] (.names)                                            0.261     8.705
n5272.in[0] (.names)                                             1.014     9.719
n5272.out[0] (.names)                                            0.261     9.980
n5273.in[0] (.names)                                             1.014    10.993
n5273.out[0] (.names)                                            0.261    11.254
n5278.in[1] (.names)                                             1.014    12.268
n5278.out[0] (.names)                                            0.261    12.529
n5287.in[1] (.names)                                             1.014    13.543
n5287.out[0] (.names)                                            0.261    13.804
n5219.in[0] (.names)                                             1.014    14.818
n5219.out[0] (.names)                                            0.261    15.079
n5220.in[2] (.names)                                             1.014    16.093
n5220.out[0] (.names)                                            0.261    16.354
n5229.in[0] (.names)                                             1.014    17.367
n5229.out[0] (.names)                                            0.261    17.628
n5216.in[1] (.names)                                             1.014    18.642
n5216.out[0] (.names)                                            0.261    18.903
n5214.in[0] (.names)                                             1.014    19.917
n5214.out[0] (.names)                                            0.261    20.178
n5178.in[0] (.names)                                             1.014    21.192
n5178.out[0] (.names)                                            0.261    21.453
n5161.in[0] (.names)                                             1.014    22.467
n5161.out[0] (.names)                                            0.261    22.728
n2289.in[0] (.names)                                             1.014    23.742
n2289.out[0] (.names)                                            0.261    24.003
n5162.in[0] (.names)                                             1.014    25.016
n5162.out[0] (.names)                                            0.261    25.277
n5139.in[0] (.names)                                             1.014    26.291
n5139.out[0] (.names)                                            0.261    26.552
n5165.in[0] (.names)                                             1.014    27.566
n5165.out[0] (.names)                                            0.261    27.827
n5840.in[1] (.names)                                             1.014    28.841
n5840.out[0] (.names)                                            0.261    29.102
n5847.in[2] (.names)                                             1.014    30.116
n5847.out[0] (.names)                                            0.261    30.377
n5080.in[2] (.names)                                             1.014    31.390
n5080.out[0] (.names)                                            0.261    31.651
n5049.in[1] (.names)                                             1.014    32.665
n5049.out[0] (.names)                                            0.261    32.926
n5087.in[1] (.names)                                             1.014    33.940
n5087.out[0] (.names)                                            0.261    34.201
n5863.in[0] (.names)                                             1.014    35.215
n5863.out[0] (.names)                                            0.261    35.476
n5864.in[0] (.names)                                             1.014    36.490
n5864.out[0] (.names)                                            0.261    36.751
n5865.in[2] (.names)                                             1.014    37.765
n5865.out[0] (.names)                                            0.261    38.026
n5046.in[0] (.names)                                             1.014    39.039
n5046.out[0] (.names)                                            0.261    39.300
n5869.in[0] (.names)                                             1.014    40.314
n5869.out[0] (.names)                                            0.261    40.575
n5877.in[1] (.names)                                             1.014    41.589
n5877.out[0] (.names)                                            0.261    41.850
n5879.in[1] (.names)                                             1.014    42.864
n5879.out[0] (.names)                                            0.261    43.125
n5866.in[0] (.names)                                             1.014    44.139
n5866.out[0] (.names)                                            0.261    44.400
n5867.in[1] (.names)                                             1.014    45.413
n5867.out[0] (.names)                                            0.261    45.674
n5881.in[2] (.names)                                             1.014    46.688
n5881.out[0] (.names)                                            0.261    46.949
n5063.in[2] (.names)                                             1.014    47.963
n5063.out[0] (.names)                                            0.261    48.224
n5848.in[0] (.names)                                             1.014    49.238
n5848.out[0] (.names)                                            0.261    49.499
n5878.in[0] (.names)                                             1.014    50.513
n5878.out[0] (.names)                                            0.261    50.774
n4249.in[1] (.names)                                             1.014    51.787
n4249.out[0] (.names)                                            0.261    52.048
n4250.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4250.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n3796.Q[0] (.latch clocked by pclk)
Endpoint  : n5045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3796.clk[0] (.latch)                                            1.014     1.014
n3796.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5486.in[0] (.names)                                             1.014     2.070
n5486.out[0] (.names)                                            0.261     2.331
n5493.in[1] (.names)                                             1.014     3.344
n5493.out[0] (.names)                                            0.261     3.605
n5495.in[0] (.names)                                             1.014     4.619
n5495.out[0] (.names)                                            0.261     4.880
n5506.in[0] (.names)                                             1.014     5.894
n5506.out[0] (.names)                                            0.261     6.155
n5507.in[0] (.names)                                             1.014     7.169
n5507.out[0] (.names)                                            0.261     7.430
n5508.in[0] (.names)                                             1.014     8.444
n5508.out[0] (.names)                                            0.261     8.705
n5498.in[0] (.names)                                             1.014     9.719
n5498.out[0] (.names)                                            0.261     9.980
n5499.in[0] (.names)                                             1.014    10.993
n5499.out[0] (.names)                                            0.261    11.254
n5500.in[0] (.names)                                             1.014    12.268
n5500.out[0] (.names)                                            0.261    12.529
n5501.in[0] (.names)                                             1.014    13.543
n5501.out[0] (.names)                                            0.261    13.804
n5604.in[1] (.names)                                             1.014    14.818
n5604.out[0] (.names)                                            0.261    15.079
n5692.in[2] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5709.in[0] (.names)                                             1.014    17.367
n5709.out[0] (.names)                                            0.261    17.628
n5711.in[0] (.names)                                             1.014    18.642
n5711.out[0] (.names)                                            0.261    18.903
n5326.in[0] (.names)                                             1.014    19.917
n5326.out[0] (.names)                                            0.261    20.178
n5647.in[0] (.names)                                             1.014    21.192
n5647.out[0] (.names)                                            0.261    21.453
n5765.in[2] (.names)                                             1.014    22.467
n5765.out[0] (.names)                                            0.261    22.728
n5766.in[2] (.names)                                             1.014    23.742
n5766.out[0] (.names)                                            0.261    24.003
n5768.in[1] (.names)                                             1.014    25.016
n5768.out[0] (.names)                                            0.261    25.277
n5846.in[2] (.names)                                             1.014    26.291
n5846.out[0] (.names)                                            0.261    26.552
n5911.in[2] (.names)                                             1.014    27.566
n5911.out[0] (.names)                                            0.261    27.827
n5907.in[1] (.names)                                             1.014    28.841
n5907.out[0] (.names)                                            0.261    29.102
n5883.in[0] (.names)                                             1.014    30.116
n5883.out[0] (.names)                                            0.261    30.377
n5393.in[0] (.names)                                             1.014    31.390
n5393.out[0] (.names)                                            0.261    31.651
n5392.in[1] (.names)                                             1.014    32.665
n5392.out[0] (.names)                                            0.261    32.926
n5388.in[0] (.names)                                             1.014    33.940
n5388.out[0] (.names)                                            0.261    34.201
n5396.in[2] (.names)                                             1.014    35.215
n5396.out[0] (.names)                                            0.261    35.476
n5397.in[1] (.names)                                             1.014    36.490
n5397.out[0] (.names)                                            0.261    36.751
n5389.in[0] (.names)                                             1.014    37.765
n5389.out[0] (.names)                                            0.261    38.026
n5736.in[0] (.names)                                             1.014    39.039
n5736.out[0] (.names)                                            0.261    39.300
n5341.in[1] (.names)                                             1.014    40.314
n5341.out[0] (.names)                                            0.261    40.575
n5342.in[3] (.names)                                             1.014    41.589
n5342.out[0] (.names)                                            0.261    41.850
n5346.in[0] (.names)                                             1.014    42.864
n5346.out[0] (.names)                                            0.261    43.125
n5347.in[0] (.names)                                             1.014    44.139
n5347.out[0] (.names)                                            0.261    44.400
n5831.in[0] (.names)                                             1.014    45.413
n5831.out[0] (.names)                                            0.261    45.674
n5832.in[2] (.names)                                             1.014    46.688
n5832.out[0] (.names)                                            0.261    46.949
n5084.in[0] (.names)                                             1.014    47.963
n5084.out[0] (.names)                                            0.261    48.224
n2896.in[1] (.names)                                             1.014    49.238
n2896.out[0] (.names)                                            0.261    49.499
n5067.in[1] (.names)                                             1.014    50.513
n5067.out[0] (.names)                                            0.261    50.774
n5044.in[1] (.names)                                             1.014    51.787
n5044.out[0] (.names)                                            0.261    52.048
n5045.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5045.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n2540.Q[0] (.latch clocked by pclk)
Endpoint  : n2982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2540.clk[0] (.latch)                                            1.014     1.014
n2540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3784.in[0] (.names)                                             1.014     2.070
n3784.out[0] (.names)                                            0.261     2.331
n3775.in[1] (.names)                                             1.014     3.344
n3775.out[0] (.names)                                            0.261     3.605
n3731.in[1] (.names)                                             1.014     4.619
n3731.out[0] (.names)                                            0.261     4.880
n2508.in[1] (.names)                                             1.014     5.894
n2508.out[0] (.names)                                            0.261     6.155
n3724.in[1] (.names)                                             1.014     7.169
n3724.out[0] (.names)                                            0.261     7.430
n3749.in[0] (.names)                                             1.014     8.444
n3749.out[0] (.names)                                            0.261     8.705
n3795.in[1] (.names)                                             1.014     9.719
n3795.out[0] (.names)                                            0.261     9.980
n3767.in[1] (.names)                                             1.014    10.993
n3767.out[0] (.names)                                            0.261    11.254
n3801.in[0] (.names)                                             1.014    12.268
n3801.out[0] (.names)                                            0.261    12.529
n3810.in[0] (.names)                                             1.014    13.543
n3810.out[0] (.names)                                            0.261    13.804
n3812.in[1] (.names)                                             1.014    14.818
n3812.out[0] (.names)                                            0.261    15.079
n3815.in[0] (.names)                                             1.014    16.093
n3815.out[0] (.names)                                            0.261    16.354
n1771.in[0] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n3818.in[2] (.names)                                             1.014    18.642
n3818.out[0] (.names)                                            0.261    18.903
n3820.in[1] (.names)                                             1.014    19.917
n3820.out[0] (.names)                                            0.261    20.178
n2871.in[2] (.names)                                             1.014    21.192
n2871.out[0] (.names)                                            0.261    21.453
n3816.in[1] (.names)                                             1.014    22.467
n3816.out[0] (.names)                                            0.261    22.728
n3739.in[0] (.names)                                             1.014    23.742
n3739.out[0] (.names)                                            0.261    24.003
n2352.in[0] (.names)                                             1.014    25.016
n2352.out[0] (.names)                                            0.261    25.277
n5989.in[3] (.names)                                             1.014    26.291
n5989.out[0] (.names)                                            0.261    26.552
n5990.in[1] (.names)                                             1.014    27.566
n5990.out[0] (.names)                                            0.261    27.827
n5993.in[0] (.names)                                             1.014    28.841
n5993.out[0] (.names)                                            0.261    29.102
n5996.in[0] (.names)                                             1.014    30.116
n5996.out[0] (.names)                                            0.261    30.377
n4981.in[1] (.names)                                             1.014    31.390
n4981.out[0] (.names)                                            0.261    31.651
n4982.in[2] (.names)                                             1.014    32.665
n4982.out[0] (.names)                                            0.261    32.926
n4916.in[1] (.names)                                             1.014    33.940
n4916.out[0] (.names)                                            0.261    34.201
n4984.in[0] (.names)                                             1.014    35.215
n4984.out[0] (.names)                                            0.261    35.476
n2027.in[0] (.names)                                             1.014    36.490
n2027.out[0] (.names)                                            0.261    36.751
n4978.in[0] (.names)                                             1.014    37.765
n4978.out[0] (.names)                                            0.261    38.026
n4946.in[1] (.names)                                             1.014    39.039
n4946.out[0] (.names)                                            0.261    39.300
n4975.in[0] (.names)                                             1.014    40.314
n4975.out[0] (.names)                                            0.261    40.575
n3707.in[0] (.names)                                             1.014    41.589
n3707.out[0] (.names)                                            0.261    41.850
n3708.in[2] (.names)                                             1.014    42.864
n3708.out[0] (.names)                                            0.261    43.125
n3709.in[0] (.names)                                             1.014    44.139
n3709.out[0] (.names)                                            0.261    44.400
n2980.in[0] (.names)                                             1.014    45.413
n2980.out[0] (.names)                                            0.261    45.674
n3383.in[0] (.names)                                             1.014    46.688
n3383.out[0] (.names)                                            0.261    46.949
n3255.in[1] (.names)                                             1.014    47.963
n3255.out[0] (.names)                                            0.261    48.224
n2934.in[0] (.names)                                             1.014    49.238
n2934.out[0] (.names)                                            0.261    49.499
n2890.in[0] (.names)                                             1.014    50.513
n2890.out[0] (.names)                                            0.261    50.774
n2981.in[0] (.names)                                             1.014    51.787
n2981.out[0] (.names)                                            0.261    52.048
n2982.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2982.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n11903.Q[0] (.latch clocked by pclk)
Endpoint  : n10519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11903.clk[0] (.latch)                                           1.014     1.014
n11903.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11942.in[0] (.names)                                            1.014     2.070
n11942.out[0] (.names)                                           0.261     2.331
n11897.in[2] (.names)                                            1.014     3.344
n11897.out[0] (.names)                                           0.261     3.605
n11944.in[0] (.names)                                            1.014     4.619
n11944.out[0] (.names)                                           0.261     4.880
n11895.in[0] (.names)                                            1.014     5.894
n11895.out[0] (.names)                                           0.261     6.155
n11896.in[2] (.names)                                            1.014     7.169
n11896.out[0] (.names)                                           0.261     7.430
n11898.in[0] (.names)                                            1.014     8.444
n11898.out[0] (.names)                                           0.261     8.705
n11899.in[0] (.names)                                            1.014     9.719
n11899.out[0] (.names)                                           0.261     9.980
n11900.in[0] (.names)                                            1.014    10.993
n11900.out[0] (.names)                                           0.261    11.254
n11901.in[1] (.names)                                            1.014    12.268
n11901.out[0] (.names)                                           0.261    12.529
n11902.in[0] (.names)                                            1.014    13.543
n11902.out[0] (.names)                                           0.261    13.804
n10319.in[1] (.names)                                            1.014    14.818
n10319.out[0] (.names)                                           0.261    15.079
n10320.in[0] (.names)                                            1.014    16.093
n10320.out[0] (.names)                                           0.261    16.354
n10323.in[0] (.names)                                            1.014    17.367
n10323.out[0] (.names)                                           0.261    17.628
n10325.in[0] (.names)                                            1.014    18.642
n10325.out[0] (.names)                                           0.261    18.903
n10326.in[0] (.names)                                            1.014    19.917
n10326.out[0] (.names)                                           0.261    20.178
n10329.in[0] (.names)                                            1.014    21.192
n10329.out[0] (.names)                                           0.261    21.453
n10335.in[1] (.names)                                            1.014    22.467
n10335.out[0] (.names)                                           0.261    22.728
n10336.in[0] (.names)                                            1.014    23.742
n10336.out[0] (.names)                                           0.261    24.003
n10337.in[0] (.names)                                            1.014    25.016
n10337.out[0] (.names)                                           0.261    25.277
n10338.in[0] (.names)                                            1.014    26.291
n10338.out[0] (.names)                                           0.261    26.552
n10267.in[1] (.names)                                            1.014    27.566
n10267.out[0] (.names)                                           0.261    27.827
n10376.in[3] (.names)                                            1.014    28.841
n10376.out[0] (.names)                                           0.261    29.102
n10377.in[2] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n1811.in[0] (.names)                                             1.014    31.390
n1811.out[0] (.names)                                            0.261    31.651
n12034.in[1] (.names)                                            1.014    32.665
n12034.out[0] (.names)                                           0.261    32.926
n12035.in[0] (.names)                                            1.014    33.940
n12035.out[0] (.names)                                           0.261    34.201
n12036.in[0] (.names)                                            1.014    35.215
n12036.out[0] (.names)                                           0.261    35.476
n12043.in[1] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12044.in[1] (.names)                                            1.014    37.765
n12044.out[0] (.names)                                           0.261    38.026
n12050.in[1] (.names)                                            1.014    39.039
n12050.out[0] (.names)                                           0.261    39.300
n12060.in[1] (.names)                                            1.014    40.314
n12060.out[0] (.names)                                           0.261    40.575
n12061.in[3] (.names)                                            1.014    41.589
n12061.out[0] (.names)                                           0.261    41.850
n12062.in[1] (.names)                                            1.014    42.864
n12062.out[0] (.names)                                           0.261    43.125
n10192.in[1] (.names)                                            1.014    44.139
n10192.out[0] (.names)                                           0.261    44.400
n12063.in[0] (.names)                                            1.014    45.413
n12063.out[0] (.names)                                           0.261    45.674
n12064.in[0] (.names)                                            1.014    46.688
n12064.out[0] (.names)                                           0.261    46.949
n7899.in[0] (.names)                                             1.014    47.963
n7899.out[0] (.names)                                            0.261    48.224
n10838.in[1] (.names)                                            1.014    49.238
n10838.out[0] (.names)                                           0.261    49.499
n10840.in[1] (.names)                                            1.014    50.513
n10840.out[0] (.names)                                           0.261    50.774
n10678.in[1] (.names)                                            1.014    51.787
n10678.out[0] (.names)                                           0.261    52.048
n10519.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10519.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n11903.Q[0] (.latch clocked by pclk)
Endpoint  : n10866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11903.clk[0] (.latch)                                           1.014     1.014
n11903.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11942.in[0] (.names)                                            1.014     2.070
n11942.out[0] (.names)                                           0.261     2.331
n11897.in[2] (.names)                                            1.014     3.344
n11897.out[0] (.names)                                           0.261     3.605
n11944.in[0] (.names)                                            1.014     4.619
n11944.out[0] (.names)                                           0.261     4.880
n11895.in[0] (.names)                                            1.014     5.894
n11895.out[0] (.names)                                           0.261     6.155
n11896.in[2] (.names)                                            1.014     7.169
n11896.out[0] (.names)                                           0.261     7.430
n11898.in[0] (.names)                                            1.014     8.444
n11898.out[0] (.names)                                           0.261     8.705
n11899.in[0] (.names)                                            1.014     9.719
n11899.out[0] (.names)                                           0.261     9.980
n11900.in[0] (.names)                                            1.014    10.993
n11900.out[0] (.names)                                           0.261    11.254
n11901.in[1] (.names)                                            1.014    12.268
n11901.out[0] (.names)                                           0.261    12.529
n11902.in[0] (.names)                                            1.014    13.543
n11902.out[0] (.names)                                           0.261    13.804
n10319.in[1] (.names)                                            1.014    14.818
n10319.out[0] (.names)                                           0.261    15.079
n10320.in[0] (.names)                                            1.014    16.093
n10320.out[0] (.names)                                           0.261    16.354
n10323.in[0] (.names)                                            1.014    17.367
n10323.out[0] (.names)                                           0.261    17.628
n10325.in[0] (.names)                                            1.014    18.642
n10325.out[0] (.names)                                           0.261    18.903
n10326.in[0] (.names)                                            1.014    19.917
n10326.out[0] (.names)                                           0.261    20.178
n10329.in[0] (.names)                                            1.014    21.192
n10329.out[0] (.names)                                           0.261    21.453
n10335.in[1] (.names)                                            1.014    22.467
n10335.out[0] (.names)                                           0.261    22.728
n10336.in[0] (.names)                                            1.014    23.742
n10336.out[0] (.names)                                           0.261    24.003
n10337.in[0] (.names)                                            1.014    25.016
n10337.out[0] (.names)                                           0.261    25.277
n10338.in[0] (.names)                                            1.014    26.291
n10338.out[0] (.names)                                           0.261    26.552
n10267.in[1] (.names)                                            1.014    27.566
n10267.out[0] (.names)                                           0.261    27.827
n10376.in[3] (.names)                                            1.014    28.841
n10376.out[0] (.names)                                           0.261    29.102
n10377.in[2] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n1811.in[0] (.names)                                             1.014    31.390
n1811.out[0] (.names)                                            0.261    31.651
n12034.in[1] (.names)                                            1.014    32.665
n12034.out[0] (.names)                                           0.261    32.926
n12035.in[0] (.names)                                            1.014    33.940
n12035.out[0] (.names)                                           0.261    34.201
n12036.in[0] (.names)                                            1.014    35.215
n12036.out[0] (.names)                                           0.261    35.476
n12043.in[1] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12044.in[1] (.names)                                            1.014    37.765
n12044.out[0] (.names)                                           0.261    38.026
n12050.in[1] (.names)                                            1.014    39.039
n12050.out[0] (.names)                                           0.261    39.300
n12060.in[1] (.names)                                            1.014    40.314
n12060.out[0] (.names)                                           0.261    40.575
n12061.in[3] (.names)                                            1.014    41.589
n12061.out[0] (.names)                                           0.261    41.850
n12062.in[1] (.names)                                            1.014    42.864
n12062.out[0] (.names)                                           0.261    43.125
n10192.in[1] (.names)                                            1.014    44.139
n10192.out[0] (.names)                                           0.261    44.400
n12063.in[0] (.names)                                            1.014    45.413
n12063.out[0] (.names)                                           0.261    45.674
n12064.in[0] (.names)                                            1.014    46.688
n12064.out[0] (.names)                                           0.261    46.949
n7899.in[0] (.names)                                             1.014    47.963
n7899.out[0] (.names)                                            0.261    48.224
n10838.in[1] (.names)                                            1.014    49.238
n10838.out[0] (.names)                                           0.261    49.499
n10840.in[1] (.names)                                            1.014    50.513
n10840.out[0] (.names)                                           0.261    50.774
n10864.in[0] (.names)                                            1.014    51.787
n10864.out[0] (.names)                                           0.261    52.048
n10866.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10866.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n2767.Q[0] (.latch clocked by pclk)
Endpoint  : n15346.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2767.clk[0] (.latch)                                            1.014     1.014
n2767.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16461.in[0] (.names)                                            1.014     2.070
n16461.out[0] (.names)                                           0.261     2.331
n16455.in[1] (.names)                                            1.014     3.344
n16455.out[0] (.names)                                           0.261     3.605
n16457.in[0] (.names)                                            1.014     4.619
n16457.out[0] (.names)                                           0.261     4.880
n16428.in[0] (.names)                                            1.014     5.894
n16428.out[0] (.names)                                           0.261     6.155
n16429.in[0] (.names)                                            1.014     7.169
n16429.out[0] (.names)                                           0.261     7.430
n16430.in[0] (.names)                                            1.014     8.444
n16430.out[0] (.names)                                           0.261     8.705
n16424.in[0] (.names)                                            1.014     9.719
n16424.out[0] (.names)                                           0.261     9.980
n15827.in[0] (.names)                                            1.014    10.993
n15827.out[0] (.names)                                           0.261    11.254
n15820.in[2] (.names)                                            1.014    12.268
n15820.out[0] (.names)                                           0.261    12.529
n15821.in[0] (.names)                                            1.014    13.543
n15821.out[0] (.names)                                           0.261    13.804
n15823.in[0] (.names)                                            1.014    14.818
n15823.out[0] (.names)                                           0.261    15.079
n15833.in[2] (.names)                                            1.014    16.093
n15833.out[0] (.names)                                           0.261    16.354
n15837.in[0] (.names)                                            1.014    17.367
n15837.out[0] (.names)                                           0.261    17.628
n15838.in[1] (.names)                                            1.014    18.642
n15838.out[0] (.names)                                           0.261    18.903
n15840.in[2] (.names)                                            1.014    19.917
n15840.out[0] (.names)                                           0.261    20.178
n15841.in[0] (.names)                                            1.014    21.192
n15841.out[0] (.names)                                           0.261    21.453
n15845.in[0] (.names)                                            1.014    22.467
n15845.out[0] (.names)                                           0.261    22.728
n15846.in[1] (.names)                                            1.014    23.742
n15846.out[0] (.names)                                           0.261    24.003
n15847.in[0] (.names)                                            1.014    25.016
n15847.out[0] (.names)                                           0.261    25.277
n15816.in[0] (.names)                                            1.014    26.291
n15816.out[0] (.names)                                           0.261    26.552
n15876.in[0] (.names)                                            1.014    27.566
n15876.out[0] (.names)                                           0.261    27.827
n16127.in[1] (.names)                                            1.014    28.841
n16127.out[0] (.names)                                           0.261    29.102
n16125.in[0] (.names)                                            1.014    30.116
n16125.out[0] (.names)                                           0.261    30.377
n16126.in[0] (.names)                                            1.014    31.390
n16126.out[0] (.names)                                           0.261    31.651
n16129.in[1] (.names)                                            1.014    32.665
n16129.out[0] (.names)                                           0.261    32.926
n16027.in[1] (.names)                                            1.014    33.940
n16027.out[0] (.names)                                           0.261    34.201
n16083.in[0] (.names)                                            1.014    35.215
n16083.out[0] (.names)                                           0.261    35.476
n16131.in[0] (.names)                                            1.014    36.490
n16131.out[0] (.names)                                           0.261    36.751
n16503.in[1] (.names)                                            1.014    37.765
n16503.out[0] (.names)                                           0.261    38.026
n16504.in[0] (.names)                                            1.014    39.039
n16504.out[0] (.names)                                           0.261    39.300
n2294.in[0] (.names)                                             1.014    40.314
n2294.out[0] (.names)                                            0.261    40.575
n16527.in[0] (.names)                                            1.014    41.589
n16527.out[0] (.names)                                           0.261    41.850
n16588.in[0] (.names)                                            1.014    42.864
n16588.out[0] (.names)                                           0.261    43.125
n16594.in[0] (.names)                                            1.014    44.139
n16594.out[0] (.names)                                           0.261    44.400
n2604.in[0] (.names)                                             1.014    45.413
n2604.out[0] (.names)                                            0.261    45.674
n15342.in[1] (.names)                                            1.014    46.688
n15342.out[0] (.names)                                           0.261    46.949
n16595.in[1] (.names)                                            1.014    47.963
n16595.out[0] (.names)                                           0.261    48.224
n16596.in[1] (.names)                                            1.014    49.238
n16596.out[0] (.names)                                           0.261    49.499
n15328.in[0] (.names)                                            1.014    50.513
n15328.out[0] (.names)                                           0.261    50.774
n15345.in[0] (.names)                                            1.014    51.787
n15345.out[0] (.names)                                           0.261    52.048
n15346.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15346.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n6565.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n12660.in[2] (.names)                                            1.014     5.894
n12660.out[0] (.names)                                           0.261     6.155
n12574.in[0] (.names)                                            1.014     7.169
n12574.out[0] (.names)                                           0.261     7.430
n12539.in[0] (.names)                                            1.014     8.444
n12539.out[0] (.names)                                           0.261     8.705
n12540.in[0] (.names)                                            1.014     9.719
n12540.out[0] (.names)                                           0.261     9.980
n12477.in[1] (.names)                                            1.014    10.993
n12477.out[0] (.names)                                           0.261    11.254
n12492.in[0] (.names)                                            1.014    12.268
n12492.out[0] (.names)                                           0.261    12.529
n12457.in[2] (.names)                                            1.014    13.543
n12457.out[0] (.names)                                           0.261    13.804
n12458.in[0] (.names)                                            1.014    14.818
n12458.out[0] (.names)                                           0.261    15.079
n12459.in[0] (.names)                                            1.014    16.093
n12459.out[0] (.names)                                           0.261    16.354
n12652.in[1] (.names)                                            1.014    17.367
n12652.out[0] (.names)                                           0.261    17.628
n6997.in[1] (.names)                                             1.014    18.642
n6997.out[0] (.names)                                            0.261    18.903
n6998.in[1] (.names)                                             1.014    19.917
n6998.out[0] (.names)                                            0.261    20.178
n6999.in[0] (.names)                                             1.014    21.192
n6999.out[0] (.names)                                            0.261    21.453
n6908.in[3] (.names)                                             1.014    22.467
n6908.out[0] (.names)                                            0.261    22.728
n6909.in[2] (.names)                                             1.014    23.742
n6909.out[0] (.names)                                            0.261    24.003
n6788.in[0] (.names)                                             1.014    25.016
n6788.out[0] (.names)                                            0.261    25.277
n6789.in[0] (.names)                                             1.014    26.291
n6789.out[0] (.names)                                            0.261    26.552
n6799.in[0] (.names)                                             1.014    27.566
n6799.out[0] (.names)                                            0.261    27.827
n6800.in[0] (.names)                                             1.014    28.841
n6800.out[0] (.names)                                            0.261    29.102
n2433.in[0] (.names)                                             1.014    30.116
n2433.out[0] (.names)                                            0.261    30.377
n7379.in[1] (.names)                                             1.014    31.390
n7379.out[0] (.names)                                            0.261    31.651
n6765.in[0] (.names)                                             1.014    32.665
n6765.out[0] (.names)                                            0.261    32.926
n7095.in[1] (.names)                                             1.014    33.940
n7095.out[0] (.names)                                            0.261    34.201
n7148.in[1] (.names)                                             1.014    35.215
n7148.out[0] (.names)                                            0.261    35.476
n7073.in[1] (.names)                                             1.014    36.490
n7073.out[0] (.names)                                            0.261    36.751
n7074.in[0] (.names)                                             1.014    37.765
n7074.out[0] (.names)                                            0.261    38.026
n7087.in[0] (.names)                                             1.014    39.039
n7087.out[0] (.names)                                            0.261    39.300
n4190.in[0] (.names)                                             1.014    40.314
n4190.out[0] (.names)                                            0.261    40.575
n6808.in[0] (.names)                                             1.014    41.589
n6808.out[0] (.names)                                            0.261    41.850
n7092.in[0] (.names)                                             1.014    42.864
n7092.out[0] (.names)                                            0.261    43.125
n7094.in[0] (.names)                                             1.014    44.139
n7094.out[0] (.names)                                            0.261    44.400
n7093.in[0] (.names)                                             1.014    45.413
n7093.out[0] (.names)                                            0.261    45.674
n7214.in[0] (.names)                                             1.014    46.688
n7214.out[0] (.names)                                            0.261    46.949
n7259.in[0] (.names)                                             1.014    47.963
n7259.out[0] (.names)                                            0.261    48.224
n7264.in[0] (.names)                                             1.014    49.238
n7264.out[0] (.names)                                            0.261    49.499
n6701.in[1] (.names)                                             1.014    50.513
n6701.out[0] (.names)                                            0.261    50.774
n6564.in[0] (.names)                                             1.014    51.787
n6564.out[0] (.names)                                            0.261    52.048
n6565.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6565.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n8410.Q[0] (.latch clocked by pclk)
Endpoint  : n4577.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8410.clk[0] (.latch)                                            1.014     1.014
n8410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12689.in[1] (.names)                                            1.014     2.070
n12689.out[0] (.names)                                           0.261     2.331
n12690.in[3] (.names)                                            1.014     3.344
n12690.out[0] (.names)                                           0.261     3.605
n1962.in[0] (.names)                                             1.014     4.619
n1962.out[0] (.names)                                            0.261     4.880
n12688.in[0] (.names)                                            1.014     5.894
n12688.out[0] (.names)                                           0.261     6.155
n12685.in[0] (.names)                                            1.014     7.169
n12685.out[0] (.names)                                           0.261     7.430
n12684.in[1] (.names)                                            1.014     8.444
n12684.out[0] (.names)                                           0.261     8.705
n10174.in[1] (.names)                                            1.014     9.719
n10174.out[0] (.names)                                           0.261     9.980
n2012.in[0] (.names)                                             1.014    10.993
n2012.out[0] (.names)                                            0.261    11.254
n12692.in[0] (.names)                                            1.014    12.268
n12692.out[0] (.names)                                           0.261    12.529
n12695.in[0] (.names)                                            1.014    13.543
n12695.out[0] (.names)                                           0.261    13.804
n6978.in[0] (.names)                                             1.014    14.818
n6978.out[0] (.names)                                            0.261    15.079
n6979.in[0] (.names)                                             1.014    16.093
n6979.out[0] (.names)                                            0.261    16.354
n6980.in[0] (.names)                                             1.014    17.367
n6980.out[0] (.names)                                            0.261    17.628
n7351.in[2] (.names)                                             1.014    18.642
n7351.out[0] (.names)                                            0.261    18.903
n7346.in[0] (.names)                                             1.014    19.917
n7346.out[0] (.names)                                            0.261    20.178
n7332.in[2] (.names)                                             1.014    21.192
n7332.out[0] (.names)                                            0.261    21.453
n7334.in[1] (.names)                                             1.014    22.467
n7334.out[0] (.names)                                            0.261    22.728
n7347.in[1] (.names)                                             1.014    23.742
n7347.out[0] (.names)                                            0.261    24.003
n7348.in[0] (.names)                                             1.014    25.016
n7348.out[0] (.names)                                            0.261    25.277
n7376.in[0] (.names)                                             1.014    26.291
n7376.out[0] (.names)                                            0.261    26.552
n7377.in[1] (.names)                                             1.014    27.566
n7377.out[0] (.names)                                            0.261    27.827
n7378.in[0] (.names)                                             1.014    28.841
n7378.out[0] (.names)                                            0.261    29.102
n7382.in[0] (.names)                                             1.014    30.116
n7382.out[0] (.names)                                            0.261    30.377
n7370.in[0] (.names)                                             1.014    31.390
n7370.out[0] (.names)                                            0.261    31.651
n2813.in[1] (.names)                                             1.014    32.665
n2813.out[0] (.names)                                            0.261    32.926
n7371.in[0] (.names)                                             1.014    33.940
n7371.out[0] (.names)                                            0.261    34.201
n7403.in[1] (.names)                                             1.014    35.215
n7403.out[0] (.names)                                            0.261    35.476
n7404.in[0] (.names)                                             1.014    36.490
n7404.out[0] (.names)                                            0.261    36.751
n1951.in[0] (.names)                                             1.014    37.765
n1951.out[0] (.names)                                            0.261    38.026
n7385.in[0] (.names)                                             1.014    39.039
n7385.out[0] (.names)                                            0.261    39.300
n7386.in[0] (.names)                                             1.014    40.314
n7386.out[0] (.names)                                            0.261    40.575
n7387.in[0] (.names)                                             1.014    41.589
n7387.out[0] (.names)                                            0.261    41.850
n7389.in[0] (.names)                                             1.014    42.864
n7389.out[0] (.names)                                            0.261    43.125
n7390.in[0] (.names)                                             1.014    44.139
n7390.out[0] (.names)                                            0.261    44.400
n7393.in[0] (.names)                                             1.014    45.413
n7393.out[0] (.names)                                            0.261    45.674
n7394.in[1] (.names)                                             1.014    46.688
n7394.out[0] (.names)                                            0.261    46.949
n7398.in[0] (.names)                                             1.014    47.963
n7398.out[0] (.names)                                            0.261    48.224
n6759.in[1] (.names)                                             1.014    49.238
n6759.out[0] (.names)                                            0.261    49.499
n2861.in[0] (.names)                                             1.014    50.513
n2861.out[0] (.names)                                            0.261    50.774
n6774.in[0] (.names)                                             1.014    51.787
n6774.out[0] (.names)                                            0.261    52.048
n4577.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4577.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n2970.Q[0] (.latch clocked by pclk)
Endpoint  : n2977.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2970.clk[0] (.latch)                                            1.014     1.014
n2970.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3389.in[1] (.names)                                             1.014     2.070
n3389.out[0] (.names)                                            0.261     2.331
n3408.in[1] (.names)                                             1.014     3.344
n3408.out[0] (.names)                                            0.261     3.605
n3411.in[0] (.names)                                             1.014     4.619
n3411.out[0] (.names)                                            0.261     4.880
n3386.in[0] (.names)                                             1.014     5.894
n3386.out[0] (.names)                                            0.261     6.155
n3515.in[3] (.names)                                             1.014     7.169
n3515.out[0] (.names)                                            0.261     7.430
n3395.in[0] (.names)                                             1.014     8.444
n3395.out[0] (.names)                                            0.261     8.705
n3006.in[0] (.names)                                             1.014     9.719
n3006.out[0] (.names)                                            0.261     9.980
n3001.in[1] (.names)                                             1.014    10.993
n3001.out[0] (.names)                                            0.261    11.254
n3011.in[1] (.names)                                             1.014    12.268
n3011.out[0] (.names)                                            0.261    12.529
n3012.in[0] (.names)                                             1.014    13.543
n3012.out[0] (.names)                                            0.261    13.804
n3013.in[0] (.names)                                             1.014    14.818
n3013.out[0] (.names)                                            0.261    15.079
n3020.in[0] (.names)                                             1.014    16.093
n3020.out[0] (.names)                                            0.261    16.354
n2989.in[1] (.names)                                             1.014    17.367
n2989.out[0] (.names)                                            0.261    17.628
n2991.in[1] (.names)                                             1.014    18.642
n2991.out[0] (.names)                                            0.261    18.903
n3943.in[0] (.names)                                             1.014    19.917
n3943.out[0] (.names)                                            0.261    20.178
n3946.in[1] (.names)                                             1.014    21.192
n3946.out[0] (.names)                                            0.261    21.453
n3947.in[0] (.names)                                             1.014    22.467
n3947.out[0] (.names)                                            0.261    22.728
n4113.in[1] (.names)                                             1.014    23.742
n4113.out[0] (.names)                                            0.261    24.003
n4114.in[1] (.names)                                             1.014    25.016
n4114.out[0] (.names)                                            0.261    25.277
n3199.in[0] (.names)                                             1.014    26.291
n3199.out[0] (.names)                                            0.261    26.552
n3200.in[1] (.names)                                             1.014    27.566
n3200.out[0] (.names)                                            0.261    27.827
n3204.in[0] (.names)                                             1.014    28.841
n3204.out[0] (.names)                                            0.261    29.102
n3205.in[0] (.names)                                             1.014    30.116
n3205.out[0] (.names)                                            0.261    30.377
n3220.in[1] (.names)                                             1.014    31.390
n3220.out[0] (.names)                                            0.261    31.651
n3221.in[0] (.names)                                             1.014    32.665
n3221.out[0] (.names)                                            0.261    32.926
n3232.in[0] (.names)                                             1.014    33.940
n3232.out[0] (.names)                                            0.261    34.201
n3057.in[0] (.names)                                             1.014    35.215
n3057.out[0] (.names)                                            0.261    35.476
n3217.in[0] (.names)                                             1.014    36.490
n3217.out[0] (.names)                                            0.261    36.751
n3226.in[0] (.names)                                             1.014    37.765
n3226.out[0] (.names)                                            0.261    38.026
n3230.in[1] (.names)                                             1.014    39.039
n3230.out[0] (.names)                                            0.261    39.300
n3231.in[0] (.names)                                             1.014    40.314
n3231.out[0] (.names)                                            0.261    40.575
n3060.in[0] (.names)                                             1.014    41.589
n3060.out[0] (.names)                                            0.261    41.850
n3577.in[0] (.names)                                             1.014    42.864
n3577.out[0] (.names)                                            0.261    43.125
n3063.in[0] (.names)                                             1.014    44.139
n3063.out[0] (.names)                                            0.261    44.400
n3578.in[1] (.names)                                             1.014    45.413
n3578.out[0] (.names)                                            0.261    45.674
n3563.in[1] (.names)                                             1.014    46.688
n3563.out[0] (.names)                                            0.261    46.949
n3585.in[0] (.names)                                             1.014    47.963
n3585.out[0] (.names)                                            0.261    48.224
n3141.in[1] (.names)                                             1.014    49.238
n3141.out[0] (.names)                                            0.261    49.499
n2687.in[1] (.names)                                             1.014    50.513
n2687.out[0] (.names)                                            0.261    50.774
n2976.in[0] (.names)                                             1.014    51.787
n2976.out[0] (.names)                                            0.261    52.048
n2977.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2977.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n16700.Q[0] (.latch clocked by pclk)
Endpoint  : n4679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16700.clk[0] (.latch)                                           1.014     1.014
n16700.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17895.in[0] (.names)                                            1.014     2.070
n17895.out[0] (.names)                                           0.261     2.331
n17863.in[0] (.names)                                            1.014     3.344
n17863.out[0] (.names)                                           0.261     3.605
n17886.in[0] (.names)                                            1.014     4.619
n17886.out[0] (.names)                                           0.261     4.880
n17887.in[1] (.names)                                            1.014     5.894
n17887.out[0] (.names)                                           0.261     6.155
n17889.in[0] (.names)                                            1.014     7.169
n17889.out[0] (.names)                                           0.261     7.430
n17890.in[1] (.names)                                            1.014     8.444
n17890.out[0] (.names)                                           0.261     8.705
n17891.in[0] (.names)                                            1.014     9.719
n17891.out[0] (.names)                                           0.261     9.980
n17892.in[0] (.names)                                            1.014    10.993
n17892.out[0] (.names)                                           0.261    11.254
n17311.in[0] (.names)                                            1.014    12.268
n17311.out[0] (.names)                                           0.261    12.529
n17897.in[1] (.names)                                            1.014    13.543
n17897.out[0] (.names)                                           0.261    13.804
n17900.in[0] (.names)                                            1.014    14.818
n17900.out[0] (.names)                                           0.261    15.079
n17869.in[0] (.names)                                            1.014    16.093
n17869.out[0] (.names)                                           0.261    16.354
n2134.in[0] (.names)                                             1.014    17.367
n2134.out[0] (.names)                                            0.261    17.628
n17870.in[0] (.names)                                            1.014    18.642
n17870.out[0] (.names)                                           0.261    18.903
n17877.in[1] (.names)                                            1.014    19.917
n17877.out[0] (.names)                                           0.261    20.178
n16616.in[0] (.names)                                            1.014    21.192
n16616.out[0] (.names)                                           0.261    21.453
n17881.in[1] (.names)                                            1.014    22.467
n17881.out[0] (.names)                                           0.261    22.728
n17893.in[2] (.names)                                            1.014    23.742
n17893.out[0] (.names)                                           0.261    24.003
n17894.in[1] (.names)                                            1.014    25.016
n17894.out[0] (.names)                                           0.261    25.277
n17127.in[2] (.names)                                            1.014    26.291
n17127.out[0] (.names)                                           0.261    26.552
n2246.in[0] (.names)                                             1.014    27.566
n2246.out[0] (.names)                                            0.261    27.827
n17899.in[1] (.names)                                            1.014    28.841
n17899.out[0] (.names)                                           0.261    29.102
n17862.in[2] (.names)                                            1.014    30.116
n17862.out[0] (.names)                                           0.261    30.377
n17864.in[1] (.names)                                            1.014    31.390
n17864.out[0] (.names)                                           0.261    31.651
n17125.in[3] (.names)                                            1.014    32.665
n17125.out[0] (.names)                                           0.261    32.926
n10347.in[0] (.names)                                            1.014    33.940
n10347.out[0] (.names)                                           0.261    34.201
n17183.in[1] (.names)                                            1.014    35.215
n17183.out[0] (.names)                                           0.261    35.476
n17184.in[0] (.names)                                            1.014    36.490
n17184.out[0] (.names)                                           0.261    36.751
n17191.in[0] (.names)                                            1.014    37.765
n17191.out[0] (.names)                                           0.261    38.026
n17194.in[0] (.names)                                            1.014    39.039
n17194.out[0] (.names)                                           0.261    39.300
n17570.in[1] (.names)                                            1.014    40.314
n17570.out[0] (.names)                                           0.261    40.575
n17573.in[0] (.names)                                            1.014    41.589
n17573.out[0] (.names)                                           0.261    41.850
n17558.in[0] (.names)                                            1.014    42.864
n17558.out[0] (.names)                                           0.261    43.125
n17561.in[0] (.names)                                            1.014    44.139
n17561.out[0] (.names)                                           0.261    44.400
n17377.in[0] (.names)                                            1.014    45.413
n17377.out[0] (.names)                                           0.261    45.674
n17378.in[2] (.names)                                            1.014    46.688
n17378.out[0] (.names)                                           0.261    46.949
n17131.in[0] (.names)                                            1.014    47.963
n17131.out[0] (.names)                                           0.261    48.224
n17777.in[0] (.names)                                            1.014    49.238
n17777.out[0] (.names)                                           0.261    49.499
n2369.in[2] (.names)                                             1.014    50.513
n2369.out[0] (.names)                                            0.261    50.774
n15295.in[1] (.names)                                            1.014    51.787
n15295.out[0] (.names)                                           0.261    52.048
n4679.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4679.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n16374.Q[0] (.latch clocked by pclk)
Endpoint  : n16577.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16374.clk[0] (.latch)                                           1.014     1.014
n16374.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16371.in[0] (.names)                                            1.014     2.070
n16371.out[0] (.names)                                           0.261     2.331
n16375.in[0] (.names)                                            1.014     3.344
n16375.out[0] (.names)                                           0.261     3.605
n16381.in[1] (.names)                                            1.014     4.619
n16381.out[0] (.names)                                           0.261     4.880
n16376.in[0] (.names)                                            1.014     5.894
n16376.out[0] (.names)                                           0.261     6.155
n15788.in[1] (.names)                                            1.014     7.169
n15788.out[0] (.names)                                           0.261     7.430
n16393.in[2] (.names)                                            1.014     8.444
n16393.out[0] (.names)                                           0.261     8.705
n16394.in[0] (.names)                                            1.014     9.719
n16394.out[0] (.names)                                           0.261     9.980
n16396.in[1] (.names)                                            1.014    10.993
n16396.out[0] (.names)                                           0.261    11.254
n2007.in[0] (.names)                                             1.014    12.268
n2007.out[0] (.names)                                            0.261    12.529
n16406.in[1] (.names)                                            1.014    13.543
n16406.out[0] (.names)                                           0.261    13.804
n16410.in[1] (.names)                                            1.014    14.818
n16410.out[0] (.names)                                           0.261    15.079
n16411.in[0] (.names)                                            1.014    16.093
n16411.out[0] (.names)                                           0.261    16.354
n16413.in[1] (.names)                                            1.014    17.367
n16413.out[0] (.names)                                           0.261    17.628
n16414.in[0] (.names)                                            1.014    18.642
n16414.out[0] (.names)                                           0.261    18.903
n15936.in[0] (.names)                                            1.014    19.917
n15936.out[0] (.names)                                           0.261    20.178
n15932.in[1] (.names)                                            1.014    21.192
n15932.out[0] (.names)                                           0.261    21.453
n15930.in[1] (.names)                                            1.014    22.467
n15930.out[0] (.names)                                           0.261    22.728
n15933.in[0] (.names)                                            1.014    23.742
n15933.out[0] (.names)                                           0.261    24.003
n12347.in[3] (.names)                                            1.014    25.016
n12347.out[0] (.names)                                           0.261    25.277
n16266.in[2] (.names)                                            1.014    26.291
n16266.out[0] (.names)                                           0.261    26.552
n16269.in[1] (.names)                                            1.014    27.566
n16269.out[0] (.names)                                           0.261    27.827
n16276.in[0] (.names)                                            1.014    28.841
n16276.out[0] (.names)                                           0.261    29.102
n16295.in[1] (.names)                                            1.014    30.116
n16295.out[0] (.names)                                           0.261    30.377
n16111.in[0] (.names)                                            1.014    31.390
n16111.out[0] (.names)                                           0.261    31.651
n16298.in[1] (.names)                                            1.014    32.665
n16298.out[0] (.names)                                           0.261    32.926
n16300.in[0] (.names)                                            1.014    33.940
n16300.out[0] (.names)                                           0.261    34.201
n16287.in[0] (.names)                                            1.014    35.215
n16287.out[0] (.names)                                           0.261    35.476
n16286.in[0] (.names)                                            1.014    36.490
n16286.out[0] (.names)                                           0.261    36.751
n16274.in[0] (.names)                                            1.014    37.765
n16274.out[0] (.names)                                           0.261    38.026
n16254.in[0] (.names)                                            1.014    39.039
n16254.out[0] (.names)                                           0.261    39.300
n16305.in[0] (.names)                                            1.014    40.314
n16305.out[0] (.names)                                           0.261    40.575
n16306.in[0] (.names)                                            1.014    41.589
n16306.out[0] (.names)                                           0.261    41.850
n16307.in[1] (.names)                                            1.014    42.864
n16307.out[0] (.names)                                           0.261    43.125
n16308.in[0] (.names)                                            1.014    44.139
n16308.out[0] (.names)                                           0.261    44.400
n16310.in[2] (.names)                                            1.014    45.413
n16310.out[0] (.names)                                           0.261    45.674
n16315.in[0] (.names)                                            1.014    46.688
n16315.out[0] (.names)                                           0.261    46.949
n16318.in[1] (.names)                                            1.014    47.963
n16318.out[0] (.names)                                           0.261    48.224
n16319.in[0] (.names)                                            1.014    49.238
n16319.out[0] (.names)                                           0.261    49.499
n16572.in[2] (.names)                                            1.014    50.513
n16572.out[0] (.names)                                           0.261    50.774
n16573.in[0] (.names)                                            1.014    51.787
n16573.out[0] (.names)                                           0.261    52.048
n16577.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16577.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n15456.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n12660.in[2] (.names)                                            1.014     5.894
n12660.out[0] (.names)                                           0.261     6.155
n12574.in[0] (.names)                                            1.014     7.169
n12574.out[0] (.names)                                           0.261     7.430
n12539.in[0] (.names)                                            1.014     8.444
n12539.out[0] (.names)                                           0.261     8.705
n12540.in[0] (.names)                                            1.014     9.719
n12540.out[0] (.names)                                           0.261     9.980
n12477.in[1] (.names)                                            1.014    10.993
n12477.out[0] (.names)                                           0.261    11.254
n12492.in[0] (.names)                                            1.014    12.268
n12492.out[0] (.names)                                           0.261    12.529
n12457.in[2] (.names)                                            1.014    13.543
n12457.out[0] (.names)                                           0.261    13.804
n2259.in[0] (.names)                                             1.014    14.818
n2259.out[0] (.names)                                            0.261    15.079
n12533.in[0] (.names)                                            1.014    16.093
n12533.out[0] (.names)                                           0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n16422.in[1] (.names)                                            1.014    19.917
n16422.out[0] (.names)                                           0.261    20.178
n16423.in[1] (.names)                                            1.014    21.192
n16423.out[0] (.names)                                           0.261    21.453
n12670.in[1] (.names)                                            1.014    22.467
n12670.out[0] (.names)                                           0.261    22.728
n16418.in[1] (.names)                                            1.014    23.742
n16418.out[0] (.names)                                           0.261    24.003
n16419.in[2] (.names)                                            1.014    25.016
n16419.out[0] (.names)                                           0.261    25.277
n16427.in[2] (.names)                                            1.014    26.291
n16427.out[0] (.names)                                           0.261    26.552
n16432.in[1] (.names)                                            1.014    27.566
n16432.out[0] (.names)                                           0.261    27.827
n16433.in[0] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16434.in[0] (.names)                                            1.014    30.116
n16434.out[0] (.names)                                           0.261    30.377
n16435.in[1] (.names)                                            1.014    31.390
n16435.out[0] (.names)                                           0.261    31.651
n16465.in[0] (.names)                                            1.014    32.665
n16465.out[0] (.names)                                           0.261    32.926
n16470.in[2] (.names)                                            1.014    33.940
n16470.out[0] (.names)                                           0.261    34.201
n16472.in[2] (.names)                                            1.014    35.215
n16472.out[0] (.names)                                           0.261    35.476
n2447.in[0] (.names)                                             1.014    36.490
n2447.out[0] (.names)                                            0.261    36.751
n16439.in[0] (.names)                                            1.014    37.765
n16439.out[0] (.names)                                           0.261    38.026
n15301.in[0] (.names)                                            1.014    39.039
n15301.out[0] (.names)                                           0.261    39.300
n15802.in[2] (.names)                                            1.014    40.314
n15802.out[0] (.names)                                           0.261    40.575
n15918.in[0] (.names)                                            1.014    41.589
n15918.out[0] (.names)                                           0.261    41.850
n15921.in[0] (.names)                                            1.014    42.864
n15921.out[0] (.names)                                           0.261    43.125
n15437.in[0] (.names)                                            1.014    44.139
n15437.out[0] (.names)                                           0.261    44.400
n15810.in[0] (.names)                                            1.014    45.413
n15810.out[0] (.names)                                           0.261    45.674
n15856.in[0] (.names)                                            1.014    46.688
n15856.out[0] (.names)                                           0.261    46.949
n15860.in[1] (.names)                                            1.014    47.963
n15860.out[0] (.names)                                           0.261    48.224
n2612.in[0] (.names)                                             1.014    49.238
n2612.out[0] (.names)                                            0.261    49.499
n15861.in[0] (.names)                                            1.014    50.513
n15861.out[0] (.names)                                           0.261    50.774
n15455.in[0] (.names)                                            1.014    51.787
n15455.out[0] (.names)                                           0.261    52.048
n15456.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15456.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n15866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n12660.in[2] (.names)                                            1.014     5.894
n12660.out[0] (.names)                                           0.261     6.155
n12574.in[0] (.names)                                            1.014     7.169
n12574.out[0] (.names)                                           0.261     7.430
n12539.in[0] (.names)                                            1.014     8.444
n12539.out[0] (.names)                                           0.261     8.705
n12540.in[0] (.names)                                            1.014     9.719
n12540.out[0] (.names)                                           0.261     9.980
n12477.in[1] (.names)                                            1.014    10.993
n12477.out[0] (.names)                                           0.261    11.254
n12492.in[0] (.names)                                            1.014    12.268
n12492.out[0] (.names)                                           0.261    12.529
n12457.in[2] (.names)                                            1.014    13.543
n12457.out[0] (.names)                                           0.261    13.804
n2259.in[0] (.names)                                             1.014    14.818
n2259.out[0] (.names)                                            0.261    15.079
n12533.in[0] (.names)                                            1.014    16.093
n12533.out[0] (.names)                                           0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n16422.in[1] (.names)                                            1.014    19.917
n16422.out[0] (.names)                                           0.261    20.178
n16423.in[1] (.names)                                            1.014    21.192
n16423.out[0] (.names)                                           0.261    21.453
n12670.in[1] (.names)                                            1.014    22.467
n12670.out[0] (.names)                                           0.261    22.728
n16418.in[1] (.names)                                            1.014    23.742
n16418.out[0] (.names)                                           0.261    24.003
n16419.in[2] (.names)                                            1.014    25.016
n16419.out[0] (.names)                                           0.261    25.277
n16427.in[2] (.names)                                            1.014    26.291
n16427.out[0] (.names)                                           0.261    26.552
n16432.in[1] (.names)                                            1.014    27.566
n16432.out[0] (.names)                                           0.261    27.827
n16433.in[0] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16434.in[0] (.names)                                            1.014    30.116
n16434.out[0] (.names)                                           0.261    30.377
n16435.in[1] (.names)                                            1.014    31.390
n16435.out[0] (.names)                                           0.261    31.651
n16465.in[0] (.names)                                            1.014    32.665
n16465.out[0] (.names)                                           0.261    32.926
n16470.in[2] (.names)                                            1.014    33.940
n16470.out[0] (.names)                                           0.261    34.201
n16472.in[2] (.names)                                            1.014    35.215
n16472.out[0] (.names)                                           0.261    35.476
n2447.in[0] (.names)                                             1.014    36.490
n2447.out[0] (.names)                                            0.261    36.751
n16439.in[0] (.names)                                            1.014    37.765
n16439.out[0] (.names)                                           0.261    38.026
n15301.in[0] (.names)                                            1.014    39.039
n15301.out[0] (.names)                                           0.261    39.300
n15802.in[2] (.names)                                            1.014    40.314
n15802.out[0] (.names)                                           0.261    40.575
n15918.in[0] (.names)                                            1.014    41.589
n15918.out[0] (.names)                                           0.261    41.850
n15921.in[0] (.names)                                            1.014    42.864
n15921.out[0] (.names)                                           0.261    43.125
n15437.in[0] (.names)                                            1.014    44.139
n15437.out[0] (.names)                                           0.261    44.400
n15810.in[0] (.names)                                            1.014    45.413
n15810.out[0] (.names)                                           0.261    45.674
n15856.in[0] (.names)                                            1.014    46.688
n15856.out[0] (.names)                                           0.261    46.949
n15860.in[1] (.names)                                            1.014    47.963
n15860.out[0] (.names)                                           0.261    48.224
n2612.in[0] (.names)                                             1.014    49.238
n2612.out[0] (.names)                                            0.261    49.499
n15861.in[0] (.names)                                            1.014    50.513
n15861.out[0] (.names)                                           0.261    50.774
n15455.in[0] (.names)                                            1.014    51.787
n15455.out[0] (.names)                                           0.261    52.048
n15866.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15866.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n15352.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7617.in[1] (.names)                                             1.014     7.169
n7617.out[0] (.names)                                            0.261     7.430
n7621.in[0] (.names)                                             1.014     8.444
n7621.out[0] (.names)                                            0.261     8.705
n7622.in[0] (.names)                                             1.014     9.719
n7622.out[0] (.names)                                            0.261     9.980
n7654.in[0] (.names)                                             1.014    10.993
n7654.out[0] (.names)                                            0.261    11.254
n7677.in[1] (.names)                                             1.014    12.268
n7677.out[0] (.names)                                            0.261    12.529
n7678.in[0] (.names)                                             1.014    13.543
n7678.out[0] (.names)                                            0.261    13.804
n7680.in[0] (.names)                                             1.014    14.818
n7680.out[0] (.names)                                            0.261    15.079
n7529.in[0] (.names)                                             1.014    16.093
n7529.out[0] (.names)                                            0.261    16.354
n6404.in[1] (.names)                                             1.014    17.367
n6404.out[0] (.names)                                            0.261    17.628
n7557.in[0] (.names)                                             1.014    18.642
n7557.out[0] (.names)                                            0.261    18.903
n7559.in[0] (.names)                                             1.014    19.917
n7559.out[0] (.names)                                            0.261    20.178
n7560.in[0] (.names)                                             1.014    21.192
n7560.out[0] (.names)                                            0.261    21.453
n7581.in[1] (.names)                                             1.014    22.467
n7581.out[0] (.names)                                            0.261    22.728
n7582.in[1] (.names)                                             1.014    23.742
n7582.out[0] (.names)                                            0.261    24.003
n7443.in[1] (.names)                                             1.014    25.016
n7443.out[0] (.names)                                            0.261    25.277
n2285.in[0] (.names)                                             1.014    26.291
n2285.out[0] (.names)                                            0.261    26.552
n3066.in[2] (.names)                                             1.014    27.566
n3066.out[0] (.names)                                            0.261    27.827
n3122.in[1] (.names)                                             1.014    28.841
n3122.out[0] (.names)                                            0.261    29.102
n3052.in[0] (.names)                                             1.014    30.116
n3052.out[0] (.names)                                            0.261    30.377
n3123.in[0] (.names)                                             1.014    31.390
n3123.out[0] (.names)                                            0.261    31.651
n3124.in[1] (.names)                                             1.014    32.665
n3124.out[0] (.names)                                            0.261    32.926
n2693.in[2] (.names)                                             1.014    33.940
n2693.out[0] (.names)                                            0.261    34.201
n3185.in[0] (.names)                                             1.014    35.215
n3185.out[0] (.names)                                            0.261    35.476
n3173.in[0] (.names)                                             1.014    36.490
n3173.out[0] (.names)                                            0.261    36.751
n3174.in[1] (.names)                                             1.014    37.765
n3174.out[0] (.names)                                            0.261    38.026
n3176.in[0] (.names)                                             1.014    39.039
n3176.out[0] (.names)                                            0.261    39.300
n3183.in[0] (.names)                                             1.014    40.314
n3183.out[0] (.names)                                            0.261    40.575
n3186.in[0] (.names)                                             1.014    41.589
n3186.out[0] (.names)                                            0.261    41.850
n3187.in[0] (.names)                                             1.014    42.864
n3187.out[0] (.names)                                            0.261    43.125
n2332.in[1] (.names)                                             1.014    44.139
n2332.out[0] (.names)                                            0.261    44.400
n1848.in[1] (.names)                                             1.014    45.413
n1848.out[0] (.names)                                            0.261    45.674
n16097.in[0] (.names)                                            1.014    46.688
n16097.out[0] (.names)                                           0.261    46.949
n16267.in[0] (.names)                                            1.014    47.963
n16267.out[0] (.names)                                           0.261    48.224
n16272.in[1] (.names)                                            1.014    49.238
n16272.out[0] (.names)                                           0.261    49.499
n15320.in[1] (.names)                                            1.014    50.513
n15320.out[0] (.names)                                           0.261    50.774
n15351.in[1] (.names)                                            1.014    51.787
n15351.out[0] (.names)                                           0.261    52.048
n15352.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15352.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n16185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n12660.in[2] (.names)                                            1.014     5.894
n12660.out[0] (.names)                                           0.261     6.155
n12574.in[0] (.names)                                            1.014     7.169
n12574.out[0] (.names)                                           0.261     7.430
n12539.in[0] (.names)                                            1.014     8.444
n12539.out[0] (.names)                                           0.261     8.705
n12540.in[0] (.names)                                            1.014     9.719
n12540.out[0] (.names)                                           0.261     9.980
n12477.in[1] (.names)                                            1.014    10.993
n12477.out[0] (.names)                                           0.261    11.254
n12492.in[0] (.names)                                            1.014    12.268
n12492.out[0] (.names)                                           0.261    12.529
n12457.in[2] (.names)                                            1.014    13.543
n12457.out[0] (.names)                                           0.261    13.804
n2259.in[0] (.names)                                             1.014    14.818
n2259.out[0] (.names)                                            0.261    15.079
n12533.in[0] (.names)                                            1.014    16.093
n12533.out[0] (.names)                                           0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n2084.in[0] (.names)                                             1.014    18.642
n2084.out[0] (.names)                                            0.261    18.903
n16422.in[1] (.names)                                            1.014    19.917
n16422.out[0] (.names)                                           0.261    20.178
n16423.in[1] (.names)                                            1.014    21.192
n16423.out[0] (.names)                                           0.261    21.453
n12670.in[1] (.names)                                            1.014    22.467
n12670.out[0] (.names)                                           0.261    22.728
n16237.in[1] (.names)                                            1.014    23.742
n16237.out[0] (.names)                                           0.261    24.003
n16239.in[0] (.names)                                            1.014    25.016
n16239.out[0] (.names)                                           0.261    25.277
n16202.in[1] (.names)                                            1.014    26.291
n16202.out[0] (.names)                                           0.261    26.552
n16203.in[0] (.names)                                            1.014    27.566
n16203.out[0] (.names)                                           0.261    27.827
n16209.in[1] (.names)                                            1.014    28.841
n16209.out[0] (.names)                                           0.261    29.102
n16230.in[1] (.names)                                            1.014    30.116
n16230.out[0] (.names)                                           0.261    30.377
n16231.in[2] (.names)                                            1.014    31.390
n16231.out[0] (.names)                                           0.261    31.651
n16228.in[0] (.names)                                            1.014    32.665
n16228.out[0] (.names)                                           0.261    32.926
n16227.in[1] (.names)                                            1.014    33.940
n16227.out[0] (.names)                                           0.261    34.201
n16226.in[0] (.names)                                            1.014    35.215
n16226.out[0] (.names)                                           0.261    35.476
n16210.in[0] (.names)                                            1.014    36.490
n16210.out[0] (.names)                                           0.261    36.751
n16211.in[0] (.names)                                            1.014    37.765
n16211.out[0] (.names)                                           0.261    38.026
n16197.in[0] (.names)                                            1.014    39.039
n16197.out[0] (.names)                                           0.261    39.300
n16199.in[0] (.names)                                            1.014    40.314
n16199.out[0] (.names)                                           0.261    40.575
n16233.in[1] (.names)                                            1.014    41.589
n16233.out[0] (.names)                                           0.261    41.850
n15920.in[1] (.names)                                            1.014    42.864
n15920.out[0] (.names)                                           0.261    43.125
n16235.in[0] (.names)                                            1.014    44.139
n16235.out[0] (.names)                                           0.261    44.400
n16213.in[0] (.names)                                            1.014    45.413
n16213.out[0] (.names)                                           0.261    45.674
n16214.in[1] (.names)                                            1.014    46.688
n16214.out[0] (.names)                                           0.261    46.949
n2624.in[1] (.names)                                             1.014    47.963
n2624.out[0] (.names)                                            0.261    48.224
n16219.in[0] (.names)                                            1.014    49.238
n16219.out[0] (.names)                                           0.261    49.499
n15428.in[1] (.names)                                            1.014    50.513
n15428.out[0] (.names)                                           0.261    50.774
n16188.in[1] (.names)                                            1.014    51.787
n16188.out[0] (.names)                                           0.261    52.048
n16185.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16185.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n1869.Q[0] (.latch clocked by pclk)
Endpoint  : n2029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1869.clk[0] (.latch)                                            1.014     1.014
n1869.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6671.in[0] (.names)                                             1.014     3.344
n6671.out[0] (.names)                                            0.261     3.605
n6575.in[0] (.names)                                             1.014     4.619
n6575.out[0] (.names)                                            0.261     4.880
n6691.in[0] (.names)                                             1.014     5.894
n6691.out[0] (.names)                                            0.261     6.155
n6692.in[0] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6623.in[0] (.names)                                             1.014     8.444
n6623.out[0] (.names)                                            0.261     8.705
n2176.in[0] (.names)                                             1.014     9.719
n2176.out[0] (.names)                                            0.261     9.980
n17407.in[0] (.names)                                            1.014    10.993
n17407.out[0] (.names)                                           0.261    11.254
n17329.in[0] (.names)                                            1.014    12.268
n17329.out[0] (.names)                                           0.261    12.529
n17442.in[1] (.names)                                            1.014    13.543
n17442.out[0] (.names)                                           0.261    13.804
n17443.in[1] (.names)                                            1.014    14.818
n17443.out[0] (.names)                                           0.261    15.079
n17444.in[0] (.names)                                            1.014    16.093
n17444.out[0] (.names)                                           0.261    16.354
n17448.in[0] (.names)                                            1.014    17.367
n17448.out[0] (.names)                                           0.261    17.628
n17432.in[0] (.names)                                            1.014    18.642
n17432.out[0] (.names)                                           0.261    18.903
n17272.in[2] (.names)                                            1.014    19.917
n17272.out[0] (.names)                                           0.261    20.178
n17250.in[2] (.names)                                            1.014    21.192
n17250.out[0] (.names)                                           0.261    21.453
n17232.in[0] (.names)                                            1.014    22.467
n17232.out[0] (.names)                                           0.261    22.728
n17252.in[0] (.names)                                            1.014    23.742
n17252.out[0] (.names)                                           0.261    24.003
n17261.in[0] (.names)                                            1.014    25.016
n17261.out[0] (.names)                                           0.261    25.277
n2174.in[3] (.names)                                             1.014    26.291
n2174.out[0] (.names)                                            0.261    26.552
n17633.in[2] (.names)                                            1.014    27.566
n17633.out[0] (.names)                                           0.261    27.827
n17634.in[0] (.names)                                            1.014    28.841
n17634.out[0] (.names)                                           0.261    29.102
n17635.in[0] (.names)                                            1.014    30.116
n17635.out[0] (.names)                                           0.261    30.377
n17640.in[1] (.names)                                            1.014    31.390
n17640.out[0] (.names)                                           0.261    31.651
n2203.in[0] (.names)                                             1.014    32.665
n2203.out[0] (.names)                                            0.261    32.926
n17641.in[0] (.names)                                            1.014    33.940
n17641.out[0] (.names)                                           0.261    34.201
n17829.in[3] (.names)                                            1.014    35.215
n17829.out[0] (.names)                                           0.261    35.476
n2570.in[1] (.names)                                             1.014    36.490
n2570.out[0] (.names)                                            0.261    36.751
n17830.in[0] (.names)                                            1.014    37.765
n17830.out[0] (.names)                                           0.261    38.026
n17831.in[1] (.names)                                            1.014    39.039
n17831.out[0] (.names)                                           0.261    39.300
n17807.in[0] (.names)                                            1.014    40.314
n17807.out[0] (.names)                                           0.261    40.575
n17833.in[0] (.names)                                            1.014    41.589
n17833.out[0] (.names)                                           0.261    41.850
n17834.in[0] (.names)                                            1.014    42.864
n17834.out[0] (.names)                                           0.261    43.125
n15289.in[0] (.names)                                            1.014    44.139
n15289.out[0] (.names)                                           0.261    44.400
n17835.in[0] (.names)                                            1.014    45.413
n17835.out[0] (.names)                                           0.261    45.674
n17905.in[0] (.names)                                            1.014    46.688
n17905.out[0] (.names)                                           0.261    46.949
n17906.in[2] (.names)                                            1.014    47.963
n17906.out[0] (.names)                                           0.261    48.224
n17139.in[0] (.names)                                            1.014    49.238
n17139.out[0] (.names)                                           0.261    49.499
n17135.in[0] (.names)                                            1.014    50.513
n17135.out[0] (.names)                                           0.261    50.774
n16611.in[0] (.names)                                            1.014    51.787
n16611.out[0] (.names)                                           0.261    52.048
n2029.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2029.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n1869.Q[0] (.latch clocked by pclk)
Endpoint  : n2378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1869.clk[0] (.latch)                                            1.014     1.014
n1869.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6671.in[0] (.names)                                             1.014     3.344
n6671.out[0] (.names)                                            0.261     3.605
n6575.in[0] (.names)                                             1.014     4.619
n6575.out[0] (.names)                                            0.261     4.880
n6691.in[0] (.names)                                             1.014     5.894
n6691.out[0] (.names)                                            0.261     6.155
n6692.in[0] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6623.in[0] (.names)                                             1.014     8.444
n6623.out[0] (.names)                                            0.261     8.705
n2176.in[0] (.names)                                             1.014     9.719
n2176.out[0] (.names)                                            0.261     9.980
n17407.in[0] (.names)                                            1.014    10.993
n17407.out[0] (.names)                                           0.261    11.254
n17329.in[0] (.names)                                            1.014    12.268
n17329.out[0] (.names)                                           0.261    12.529
n17287.in[2] (.names)                                            1.014    13.543
n17287.out[0] (.names)                                           0.261    13.804
n17288.in[1] (.names)                                            1.014    14.818
n17288.out[0] (.names)                                           0.261    15.079
n17289.in[0] (.names)                                            1.014    16.093
n17289.out[0] (.names)                                           0.261    16.354
n17381.in[0] (.names)                                            1.014    17.367
n17381.out[0] (.names)                                           0.261    17.628
n17121.in[1] (.names)                                            1.014    18.642
n17121.out[0] (.names)                                           0.261    18.903
n17387.in[0] (.names)                                            1.014    19.917
n17387.out[0] (.names)                                           0.261    20.178
n17390.in[0] (.names)                                            1.014    21.192
n17390.out[0] (.names)                                           0.261    21.453
n17356.in[1] (.names)                                            1.014    22.467
n17356.out[0] (.names)                                           0.261    22.728
n17391.in[0] (.names)                                            1.014    23.742
n17391.out[0] (.names)                                           0.261    24.003
n17341.in[1] (.names)                                            1.014    25.016
n17341.out[0] (.names)                                           0.261    25.277
n17342.in[3] (.names)                                            1.014    26.291
n17342.out[0] (.names)                                           0.261    26.552
n17346.in[2] (.names)                                            1.014    27.566
n17346.out[0] (.names)                                           0.261    27.827
n17348.in[1] (.names)                                            1.014    28.841
n17348.out[0] (.names)                                           0.261    29.102
n17357.in[2] (.names)                                            1.014    30.116
n17357.out[0] (.names)                                           0.261    30.377
n17366.in[0] (.names)                                            1.014    31.390
n17366.out[0] (.names)                                           0.261    31.651
n17368.in[0] (.names)                                            1.014    32.665
n17368.out[0] (.names)                                           0.261    32.926
n17450.in[2] (.names)                                            1.014    33.940
n17450.out[0] (.names)                                           0.261    34.201
n17437.in[0] (.names)                                            1.014    35.215
n17437.out[0] (.names)                                           0.261    35.476
n17438.in[1] (.names)                                            1.014    36.490
n17438.out[0] (.names)                                           0.261    36.751
n17440.in[0] (.names)                                            1.014    37.765
n17440.out[0] (.names)                                           0.261    38.026
n16650.in[0] (.names)                                            1.014    39.039
n16650.out[0] (.names)                                           0.261    39.300
n17122.in[0] (.names)                                            1.014    40.314
n17122.out[0] (.names)                                           0.261    40.575
n17151.in[0] (.names)                                            1.014    41.589
n17151.out[0] (.names)                                           0.261    41.850
n16612.in[0] (.names)                                            1.014    42.864
n16612.out[0] (.names)                                           0.261    43.125
n17137.in[0] (.names)                                            1.014    44.139
n17137.out[0] (.names)                                           0.261    44.400
n17118.in[1] (.names)                                            1.014    45.413
n17118.out[0] (.names)                                           0.261    45.674
n17447.in[0] (.names)                                            1.014    46.688
n17447.out[0] (.names)                                           0.261    46.949
n17449.in[2] (.names)                                            1.014    47.963
n17449.out[0] (.names)                                           0.261    48.224
n2626.in[0] (.names)                                             1.014    49.238
n2626.out[0] (.names)                                            0.261    49.499
n2365.in[0] (.names)                                             1.014    50.513
n2365.out[0] (.names)                                            0.261    50.774
n16625.in[0] (.names)                                            1.014    51.787
n16625.out[0] (.names)                                           0.261    52.048
n2378.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2378.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n8150.Q[0] (.latch clocked by pclk)
Endpoint  : n1933.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8150.clk[0] (.latch)                                            1.014     1.014
n8150.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15506.in[0] (.names)                                            1.014     2.070
n15506.out[0] (.names)                                           0.261     2.331
n17563.in[0] (.names)                                            1.014     3.344
n17563.out[0] (.names)                                           0.261     3.605
n17604.in[0] (.names)                                            1.014     4.619
n17604.out[0] (.names)                                           0.261     4.880
n17600.in[0] (.names)                                            1.014     5.894
n17600.out[0] (.names)                                           0.261     6.155
n17453.in[0] (.names)                                            1.014     7.169
n17453.out[0] (.names)                                           0.261     7.430
n17454.in[1] (.names)                                            1.014     8.444
n17454.out[0] (.names)                                           0.261     8.705
n17455.in[1] (.names)                                            1.014     9.719
n17455.out[0] (.names)                                           0.261     9.980
n17456.in[0] (.names)                                            1.014    10.993
n17456.out[0] (.names)                                           0.261    11.254
n17488.in[1] (.names)                                            1.014    12.268
n17488.out[0] (.names)                                           0.261    12.529
n17492.in[2] (.names)                                            1.014    13.543
n17492.out[0] (.names)                                           0.261    13.804
n17493.in[1] (.names)                                            1.014    14.818
n17493.out[0] (.names)                                           0.261    15.079
n17171.in[0] (.names)                                            1.014    16.093
n17171.out[0] (.names)                                           0.261    16.354
n17172.in[1] (.names)                                            1.014    17.367
n17172.out[0] (.names)                                           0.261    17.628
n17173.in[0] (.names)                                            1.014    18.642
n17173.out[0] (.names)                                           0.261    18.903
n17174.in[0] (.names)                                            1.014    19.917
n17174.out[0] (.names)                                           0.261    20.178
n17199.in[2] (.names)                                            1.014    21.192
n17199.out[0] (.names)                                           0.261    21.453
n17200.in[1] (.names)                                            1.014    22.467
n17200.out[0] (.names)                                           0.261    22.728
n17202.in[0] (.names)                                            1.014    23.742
n17202.out[0] (.names)                                           0.261    24.003
n17204.in[0] (.names)                                            1.014    25.016
n17204.out[0] (.names)                                           0.261    25.277
n17205.in[0] (.names)                                            1.014    26.291
n17205.out[0] (.names)                                           0.261    26.552
n17206.in[0] (.names)                                            1.014    27.566
n17206.out[0] (.names)                                           0.261    27.827
n17208.in[1] (.names)                                            1.014    28.841
n17208.out[0] (.names)                                           0.261    29.102
n17181.in[1] (.names)                                            1.014    30.116
n17181.out[0] (.names)                                           0.261    30.377
n17000.in[1] (.names)                                            1.014    31.390
n17000.out[0] (.names)                                           0.261    31.651
n17182.in[0] (.names)                                            1.014    32.665
n17182.out[0] (.names)                                           0.261    32.926
n17185.in[0] (.names)                                            1.014    33.940
n17185.out[0] (.names)                                           0.261    34.201
n17733.in[0] (.names)                                            1.014    35.215
n17733.out[0] (.names)                                           0.261    35.476
n17773.in[2] (.names)                                            1.014    36.490
n17773.out[0] (.names)                                           0.261    36.751
n17769.in[1] (.names)                                            1.014    37.765
n17769.out[0] (.names)                                           0.261    38.026
n17771.in[0] (.names)                                            1.014    39.039
n17771.out[0] (.names)                                           0.261    39.300
n17772.in[2] (.names)                                            1.014    40.314
n17772.out[0] (.names)                                           0.261    40.575
n17774.in[1] (.names)                                            1.014    41.589
n17774.out[0] (.names)                                           0.261    41.850
n17775.in[0] (.names)                                            1.014    42.864
n17775.out[0] (.names)                                           0.261    43.125
n17779.in[2] (.names)                                            1.014    44.139
n17779.out[0] (.names)                                           0.261    44.400
n2577.in[0] (.names)                                             1.014    45.413
n2577.out[0] (.names)                                            0.261    45.674
n8748.in[0] (.names)                                             1.014    46.688
n8748.out[0] (.names)                                            0.261    46.949
n8664.in[1] (.names)                                             1.014    47.963
n8664.out[0] (.names)                                            0.261    48.224
n8750.in[0] (.names)                                             1.014    49.238
n8750.out[0] (.names)                                            0.261    49.499
n8039.in[0] (.names)                                             1.014    50.513
n8039.out[0] (.names)                                            0.261    50.774
n2816.in[0] (.names)                                             1.014    51.787
n2816.out[0] (.names)                                            0.261    52.048
n1933.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1933.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n8150.Q[0] (.latch clocked by pclk)
Endpoint  : n17760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8150.clk[0] (.latch)                                            1.014     1.014
n8150.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15506.in[0] (.names)                                            1.014     2.070
n15506.out[0] (.names)                                           0.261     2.331
n17563.in[0] (.names)                                            1.014     3.344
n17563.out[0] (.names)                                           0.261     3.605
n17604.in[0] (.names)                                            1.014     4.619
n17604.out[0] (.names)                                           0.261     4.880
n17600.in[0] (.names)                                            1.014     5.894
n17600.out[0] (.names)                                           0.261     6.155
n17453.in[0] (.names)                                            1.014     7.169
n17453.out[0] (.names)                                           0.261     7.430
n17454.in[1] (.names)                                            1.014     8.444
n17454.out[0] (.names)                                           0.261     8.705
n17455.in[1] (.names)                                            1.014     9.719
n17455.out[0] (.names)                                           0.261     9.980
n17456.in[0] (.names)                                            1.014    10.993
n17456.out[0] (.names)                                           0.261    11.254
n17488.in[1] (.names)                                            1.014    12.268
n17488.out[0] (.names)                                           0.261    12.529
n17492.in[2] (.names)                                            1.014    13.543
n17492.out[0] (.names)                                           0.261    13.804
n17493.in[1] (.names)                                            1.014    14.818
n17493.out[0] (.names)                                           0.261    15.079
n17171.in[0] (.names)                                            1.014    16.093
n17171.out[0] (.names)                                           0.261    16.354
n17172.in[1] (.names)                                            1.014    17.367
n17172.out[0] (.names)                                           0.261    17.628
n17173.in[0] (.names)                                            1.014    18.642
n17173.out[0] (.names)                                           0.261    18.903
n17174.in[0] (.names)                                            1.014    19.917
n17174.out[0] (.names)                                           0.261    20.178
n17199.in[2] (.names)                                            1.014    21.192
n17199.out[0] (.names)                                           0.261    21.453
n17200.in[1] (.names)                                            1.014    22.467
n17200.out[0] (.names)                                           0.261    22.728
n17202.in[0] (.names)                                            1.014    23.742
n17202.out[0] (.names)                                           0.261    24.003
n17204.in[0] (.names)                                            1.014    25.016
n17204.out[0] (.names)                                           0.261    25.277
n17205.in[0] (.names)                                            1.014    26.291
n17205.out[0] (.names)                                           0.261    26.552
n17206.in[0] (.names)                                            1.014    27.566
n17206.out[0] (.names)                                           0.261    27.827
n17208.in[1] (.names)                                            1.014    28.841
n17208.out[0] (.names)                                           0.261    29.102
n17181.in[1] (.names)                                            1.014    30.116
n17181.out[0] (.names)                                           0.261    30.377
n17000.in[1] (.names)                                            1.014    31.390
n17000.out[0] (.names)                                           0.261    31.651
n17182.in[0] (.names)                                            1.014    32.665
n17182.out[0] (.names)                                           0.261    32.926
n17185.in[0] (.names)                                            1.014    33.940
n17185.out[0] (.names)                                           0.261    34.201
n17733.in[0] (.names)                                            1.014    35.215
n17733.out[0] (.names)                                           0.261    35.476
n17773.in[2] (.names)                                            1.014    36.490
n17773.out[0] (.names)                                           0.261    36.751
n17769.in[1] (.names)                                            1.014    37.765
n17769.out[0] (.names)                                           0.261    38.026
n17771.in[0] (.names)                                            1.014    39.039
n17771.out[0] (.names)                                           0.261    39.300
n17772.in[2] (.names)                                            1.014    40.314
n17772.out[0] (.names)                                           0.261    40.575
n17774.in[1] (.names)                                            1.014    41.589
n17774.out[0] (.names)                                           0.261    41.850
n17775.in[0] (.names)                                            1.014    42.864
n17775.out[0] (.names)                                           0.261    43.125
n17779.in[2] (.names)                                            1.014    44.139
n17779.out[0] (.names)                                           0.261    44.400
n2577.in[0] (.names)                                             1.014    45.413
n2577.out[0] (.names)                                            0.261    45.674
n17795.in[1] (.names)                                            1.014    46.688
n17795.out[0] (.names)                                           0.261    46.949
n17796.in[1] (.names)                                            1.014    47.963
n17796.out[0] (.names)                                           0.261    48.224
n17797.in[1] (.names)                                            1.014    49.238
n17797.out[0] (.names)                                           0.261    49.499
n17818.in[1] (.names)                                            1.014    50.513
n17818.out[0] (.names)                                           0.261    50.774
n17819.in[2] (.names)                                            1.014    51.787
n17819.out[0] (.names)                                           0.261    52.048
n17760.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17760.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n8150.Q[0] (.latch clocked by pclk)
Endpoint  : n17615.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8150.clk[0] (.latch)                                            1.014     1.014
n8150.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15506.in[0] (.names)                                            1.014     2.070
n15506.out[0] (.names)                                           0.261     2.331
n17563.in[0] (.names)                                            1.014     3.344
n17563.out[0] (.names)                                           0.261     3.605
n17604.in[0] (.names)                                            1.014     4.619
n17604.out[0] (.names)                                           0.261     4.880
n17600.in[0] (.names)                                            1.014     5.894
n17600.out[0] (.names)                                           0.261     6.155
n17453.in[0] (.names)                                            1.014     7.169
n17453.out[0] (.names)                                           0.261     7.430
n17454.in[1] (.names)                                            1.014     8.444
n17454.out[0] (.names)                                           0.261     8.705
n17455.in[1] (.names)                                            1.014     9.719
n17455.out[0] (.names)                                           0.261     9.980
n17456.in[0] (.names)                                            1.014    10.993
n17456.out[0] (.names)                                           0.261    11.254
n17488.in[1] (.names)                                            1.014    12.268
n17488.out[0] (.names)                                           0.261    12.529
n17492.in[2] (.names)                                            1.014    13.543
n17492.out[0] (.names)                                           0.261    13.804
n17603.in[2] (.names)                                            1.014    14.818
n17603.out[0] (.names)                                           0.261    15.079
n17431.in[0] (.names)                                            1.014    16.093
n17431.out[0] (.names)                                           0.261    16.354
n17314.in[0] (.names)                                            1.014    17.367
n17314.out[0] (.names)                                           0.261    17.628
n17313.in[1] (.names)                                            1.014    18.642
n17313.out[0] (.names)                                           0.261    18.903
n17300.in[0] (.names)                                            1.014    19.917
n17300.out[0] (.names)                                           0.261    20.178
n17301.in[0] (.names)                                            1.014    21.192
n17301.out[0] (.names)                                           0.261    21.453
n17296.in[0] (.names)                                            1.014    22.467
n17296.out[0] (.names)                                           0.261    22.728
n17333.in[0] (.names)                                            1.014    23.742
n17333.out[0] (.names)                                           0.261    24.003
n17334.in[1] (.names)                                            1.014    25.016
n17334.out[0] (.names)                                           0.261    25.277
n17303.in[1] (.names)                                            1.014    26.291
n17303.out[0] (.names)                                           0.261    26.552
n17318.in[2] (.names)                                            1.014    27.566
n17318.out[0] (.names)                                           0.261    27.827
n17324.in[0] (.names)                                            1.014    28.841
n17324.out[0] (.names)                                           0.261    29.102
n17332.in[2] (.names)                                            1.014    30.116
n17332.out[0] (.names)                                           0.261    30.377
n17297.in[0] (.names)                                            1.014    31.390
n17297.out[0] (.names)                                           0.261    31.651
n17299.in[0] (.names)                                            1.014    32.665
n17299.out[0] (.names)                                           0.261    32.926
n17291.in[1] (.names)                                            1.014    33.940
n17291.out[0] (.names)                                           0.261    34.201
n17302.in[1] (.names)                                            1.014    35.215
n17302.out[0] (.names)                                           0.261    35.476
n17293.in[0] (.names)                                            1.014    36.490
n17293.out[0] (.names)                                           0.261    36.751
n17294.in[2] (.names)                                            1.014    37.765
n17294.out[0] (.names)                                           0.261    38.026
n17304.in[1] (.names)                                            1.014    39.039
n17304.out[0] (.names)                                           0.261    39.300
n17305.in[0] (.names)                                            1.014    40.314
n17305.out[0] (.names)                                           0.261    40.575
n17306.in[0] (.names)                                            1.014    41.589
n17306.out[0] (.names)                                           0.261    41.850
n15276.in[1] (.names)                                            1.014    42.864
n15276.out[0] (.names)                                           0.261    43.125
n16634.in[0] (.names)                                            1.014    44.139
n16634.out[0] (.names)                                           0.261    44.400
n17316.in[0] (.names)                                            1.014    45.413
n17316.out[0] (.names)                                           0.261    45.674
n17327.in[1] (.names)                                            1.014    46.688
n17327.out[0] (.names)                                           0.261    46.949
n17254.in[2] (.names)                                            1.014    47.963
n17254.out[0] (.names)                                           0.261    48.224
n17328.in[0] (.names)                                            1.014    49.238
n17328.out[0] (.names)                                           0.261    49.499
n16620.in[0] (.names)                                            1.014    50.513
n16620.out[0] (.names)                                           0.261    50.774
n17614.in[0] (.names)                                            1.014    51.787
n17614.out[0] (.names)                                           0.261    52.048
n17615.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17615.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n8521.Q[0] (.latch clocked by pclk)
Endpoint  : n4495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8521.clk[0] (.latch)                                            1.014     1.014
n8521.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2443.in[0] (.names)                                             1.014     2.070
n2443.out[0] (.names)                                            0.261     2.331
n8214.in[0] (.names)                                             1.014     3.344
n8214.out[0] (.names)                                            0.261     3.605
n8216.in[1] (.names)                                             1.014     4.619
n8216.out[0] (.names)                                            0.261     4.880
n8218.in[0] (.names)                                             1.014     5.894
n8218.out[0] (.names)                                            0.261     6.155
n13697.in[2] (.names)                                            1.014     7.169
n13697.out[0] (.names)                                           0.261     7.430
n13662.in[0] (.names)                                            1.014     8.444
n13662.out[0] (.names)                                           0.261     8.705
n13701.in[3] (.names)                                            1.014     9.719
n13701.out[0] (.names)                                           0.261     9.980
n13702.in[0] (.names)                                            1.014    10.993
n13702.out[0] (.names)                                           0.261    11.254
n13709.in[2] (.names)                                            1.014    12.268
n13709.out[0] (.names)                                           0.261    12.529
n13710.in[0] (.names)                                            1.014    13.543
n13710.out[0] (.names)                                           0.261    13.804
n13718.in[3] (.names)                                            1.014    14.818
n13718.out[0] (.names)                                           0.261    15.079
n13724.in[3] (.names)                                            1.014    16.093
n13724.out[0] (.names)                                           0.261    16.354
n13832.in[0] (.names)                                            1.014    17.367
n13832.out[0] (.names)                                           0.261    17.628
n2236.in[0] (.names)                                             1.014    18.642
n2236.out[0] (.names)                                            0.261    18.903
n14731.in[1] (.names)                                            1.014    19.917
n14731.out[0] (.names)                                           0.261    20.178
n14743.in[2] (.names)                                            1.014    21.192
n14743.out[0] (.names)                                           0.261    21.453
n14764.in[3] (.names)                                            1.014    22.467
n14764.out[0] (.names)                                           0.261    22.728
n13884.in[2] (.names)                                            1.014    23.742
n13884.out[0] (.names)                                           0.261    24.003
n14768.in[0] (.names)                                            1.014    25.016
n14768.out[0] (.names)                                           0.261    25.277
n14718.in[0] (.names)                                            1.014    26.291
n14718.out[0] (.names)                                           0.261    26.552
n14732.in[0] (.names)                                            1.014    27.566
n14732.out[0] (.names)                                           0.261    27.827
n14733.in[2] (.names)                                            1.014    28.841
n14733.out[0] (.names)                                           0.261    29.102
n14747.in[0] (.names)                                            1.014    30.116
n14747.out[0] (.names)                                           0.261    30.377
n14748.in[0] (.names)                                            1.014    31.390
n14748.out[0] (.names)                                           0.261    31.651
n14749.in[1] (.names)                                            1.014    32.665
n14749.out[0] (.names)                                           0.261    32.926
n14783.in[0] (.names)                                            1.014    33.940
n14783.out[0] (.names)                                           0.261    34.201
n13498.in[0] (.names)                                            1.014    35.215
n13498.out[0] (.names)                                           0.261    35.476
n15203.in[0] (.names)                                            1.014    36.490
n15203.out[0] (.names)                                           0.261    36.751
n15206.in[1] (.names)                                            1.014    37.765
n15206.out[0] (.names)                                           0.261    38.026
n15207.in[0] (.names)                                            1.014    39.039
n15207.out[0] (.names)                                           0.261    39.300
n2752.in[0] (.names)                                             1.014    40.314
n2752.out[0] (.names)                                            0.261    40.575
n9901.in[0] (.names)                                             1.014    41.589
n9901.out[0] (.names)                                            0.261    41.850
n15211.in[0] (.names)                                            1.014    42.864
n15211.out[0] (.names)                                           0.261    43.125
n15113.in[0] (.names)                                            1.014    44.139
n15113.out[0] (.names)                                           0.261    44.400
n15213.in[0] (.names)                                            1.014    45.413
n15213.out[0] (.names)                                           0.261    45.674
n15216.in[0] (.names)                                            1.014    46.688
n15216.out[0] (.names)                                           0.261    46.949
n15214.in[0] (.names)                                            1.014    47.963
n15214.out[0] (.names)                                           0.261    48.224
n15215.in[0] (.names)                                            1.014    49.238
n15215.out[0] (.names)                                           0.261    49.499
n14140.in[0] (.names)                                            1.014    50.513
n14140.out[0] (.names)                                           0.261    50.774
n13507.in[0] (.names)                                            1.014    51.787
n13507.out[0] (.names)                                           0.261    52.048
n4495.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4495.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n9651.Q[0] (.latch clocked by pclk)
Endpoint  : n1941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9651.clk[0] (.latch)                                            1.014     1.014
n9651.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17714.in[0] (.names)                                            1.014     2.070
n17714.out[0] (.names)                                           0.261     2.331
n17717.in[3] (.names)                                            1.014     3.344
n17717.out[0] (.names)                                           0.261     3.605
n17718.in[0] (.names)                                            1.014     4.619
n17718.out[0] (.names)                                           0.261     4.880
n17719.in[0] (.names)                                            1.014     5.894
n17719.out[0] (.names)                                           0.261     6.155
n17727.in[2] (.names)                                            1.014     7.169
n17727.out[0] (.names)                                           0.261     7.430
n17720.in[2] (.names)                                            1.014     8.444
n17720.out[0] (.names)                                           0.261     8.705
n17721.in[1] (.names)                                            1.014     9.719
n17721.out[0] (.names)                                           0.261     9.980
n2067.in[1] (.names)                                             1.014    10.993
n2067.out[0] (.names)                                            0.261    11.254
n14827.in[0] (.names)                                            1.014    12.268
n14827.out[0] (.names)                                           0.261    12.529
n14828.in[1] (.names)                                            1.014    13.543
n14828.out[0] (.names)                                           0.261    13.804
n14834.in[0] (.names)                                            1.014    14.818
n14834.out[0] (.names)                                           0.261    15.079
n14835.in[3] (.names)                                            1.014    16.093
n14835.out[0] (.names)                                           0.261    16.354
n14794.in[0] (.names)                                            1.014    17.367
n14794.out[0] (.names)                                           0.261    17.628
n14838.in[3] (.names)                                            1.014    18.642
n14838.out[0] (.names)                                           0.261    18.903
n14861.in[1] (.names)                                            1.014    19.917
n14861.out[0] (.names)                                           0.261    20.178
n14870.in[1] (.names)                                            1.014    21.192
n14870.out[0] (.names)                                           0.261    21.453
n14881.in[1] (.names)                                            1.014    22.467
n14881.out[0] (.names)                                           0.261    22.728
n14882.in[2] (.names)                                            1.014    23.742
n14882.out[0] (.names)                                           0.261    24.003
n14792.in[0] (.names)                                            1.014    25.016
n14792.out[0] (.names)                                           0.261    25.277
n14898.in[1] (.names)                                            1.014    26.291
n14898.out[0] (.names)                                           0.261    26.552
n14622.in[0] (.names)                                            1.014    27.566
n14622.out[0] (.names)                                           0.261    27.827
n11434.in[2] (.names)                                            1.014    28.841
n11434.out[0] (.names)                                           0.261    29.102
n14443.in[2] (.names)                                            1.014    30.116
n14443.out[0] (.names)                                           0.261    30.377
n14444.in[0] (.names)                                            1.014    31.390
n14444.out[0] (.names)                                           0.261    31.651
n14387.in[1] (.names)                                            1.014    32.665
n14387.out[0] (.names)                                           0.261    32.926
n14445.in[0] (.names)                                            1.014    33.940
n14445.out[0] (.names)                                           0.261    34.201
n14317.in[1] (.names)                                            1.014    35.215
n14317.out[0] (.names)                                           0.261    35.476
n2742.in[0] (.names)                                             1.014    36.490
n2742.out[0] (.names)                                            0.261    36.751
n14325.in[0] (.names)                                            1.014    37.765
n14325.out[0] (.names)                                           0.261    38.026
n14322.in[1] (.names)                                            1.014    39.039
n14322.out[0] (.names)                                           0.261    39.300
n10105.in[0] (.names)                                            1.014    40.314
n10105.out[0] (.names)                                           0.261    40.575
n14327.in[1] (.names)                                            1.014    41.589
n14327.out[0] (.names)                                           0.261    41.850
n14328.in[0] (.names)                                            1.014    42.864
n14328.out[0] (.names)                                           0.261    43.125
n14329.in[0] (.names)                                            1.014    44.139
n14329.out[0] (.names)                                           0.261    44.400
n14710.in[3] (.names)                                            1.014    45.413
n14710.out[0] (.names)                                           0.261    45.674
n14717.in[0] (.names)                                            1.014    46.688
n14717.out[0] (.names)                                           0.261    46.949
n7922.in[0] (.names)                                             1.014    47.963
n7922.out[0] (.names)                                            0.261    48.224
n14542.in[1] (.names)                                            1.014    49.238
n14542.out[0] (.names)                                           0.261    49.499
n14719.in[0] (.names)                                            1.014    50.513
n14719.out[0] (.names)                                           0.261    50.774
n14173.in[1] (.names)                                            1.014    51.787
n14173.out[0] (.names)                                           0.261    52.048
n1941.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1941.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n9651.Q[0] (.latch clocked by pclk)
Endpoint  : n14709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9651.clk[0] (.latch)                                            1.014     1.014
n9651.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17714.in[0] (.names)                                            1.014     2.070
n17714.out[0] (.names)                                           0.261     2.331
n17717.in[3] (.names)                                            1.014     3.344
n17717.out[0] (.names)                                           0.261     3.605
n17718.in[0] (.names)                                            1.014     4.619
n17718.out[0] (.names)                                           0.261     4.880
n17719.in[0] (.names)                                            1.014     5.894
n17719.out[0] (.names)                                           0.261     6.155
n17727.in[2] (.names)                                            1.014     7.169
n17727.out[0] (.names)                                           0.261     7.430
n17720.in[2] (.names)                                            1.014     8.444
n17720.out[0] (.names)                                           0.261     8.705
n17721.in[1] (.names)                                            1.014     9.719
n17721.out[0] (.names)                                           0.261     9.980
n2067.in[1] (.names)                                             1.014    10.993
n2067.out[0] (.names)                                            0.261    11.254
n14827.in[0] (.names)                                            1.014    12.268
n14827.out[0] (.names)                                           0.261    12.529
n14828.in[1] (.names)                                            1.014    13.543
n14828.out[0] (.names)                                           0.261    13.804
n14834.in[0] (.names)                                            1.014    14.818
n14834.out[0] (.names)                                           0.261    15.079
n14835.in[3] (.names)                                            1.014    16.093
n14835.out[0] (.names)                                           0.261    16.354
n14794.in[0] (.names)                                            1.014    17.367
n14794.out[0] (.names)                                           0.261    17.628
n14838.in[3] (.names)                                            1.014    18.642
n14838.out[0] (.names)                                           0.261    18.903
n14861.in[1] (.names)                                            1.014    19.917
n14861.out[0] (.names)                                           0.261    20.178
n14870.in[1] (.names)                                            1.014    21.192
n14870.out[0] (.names)                                           0.261    21.453
n14881.in[1] (.names)                                            1.014    22.467
n14881.out[0] (.names)                                           0.261    22.728
n14882.in[2] (.names)                                            1.014    23.742
n14882.out[0] (.names)                                           0.261    24.003
n14792.in[0] (.names)                                            1.014    25.016
n14792.out[0] (.names)                                           0.261    25.277
n14898.in[1] (.names)                                            1.014    26.291
n14898.out[0] (.names)                                           0.261    26.552
n14622.in[0] (.names)                                            1.014    27.566
n14622.out[0] (.names)                                           0.261    27.827
n11434.in[2] (.names)                                            1.014    28.841
n11434.out[0] (.names)                                           0.261    29.102
n14443.in[2] (.names)                                            1.014    30.116
n14443.out[0] (.names)                                           0.261    30.377
n14444.in[0] (.names)                                            1.014    31.390
n14444.out[0] (.names)                                           0.261    31.651
n14387.in[1] (.names)                                            1.014    32.665
n14387.out[0] (.names)                                           0.261    32.926
n14445.in[0] (.names)                                            1.014    33.940
n14445.out[0] (.names)                                           0.261    34.201
n14317.in[1] (.names)                                            1.014    35.215
n14317.out[0] (.names)                                           0.261    35.476
n2742.in[0] (.names)                                             1.014    36.490
n2742.out[0] (.names)                                            0.261    36.751
n14325.in[0] (.names)                                            1.014    37.765
n14325.out[0] (.names)                                           0.261    38.026
n14322.in[1] (.names)                                            1.014    39.039
n14322.out[0] (.names)                                           0.261    39.300
n10105.in[0] (.names)                                            1.014    40.314
n10105.out[0] (.names)                                           0.261    40.575
n14327.in[1] (.names)                                            1.014    41.589
n14327.out[0] (.names)                                           0.261    41.850
n14328.in[0] (.names)                                            1.014    42.864
n14328.out[0] (.names)                                           0.261    43.125
n14329.in[0] (.names)                                            1.014    44.139
n14329.out[0] (.names)                                           0.261    44.400
n14710.in[3] (.names)                                            1.014    45.413
n14710.out[0] (.names)                                           0.261    45.674
n14717.in[0] (.names)                                            1.014    46.688
n14717.out[0] (.names)                                           0.261    46.949
n7922.in[0] (.names)                                             1.014    47.963
n7922.out[0] (.names)                                            0.261    48.224
n14542.in[1] (.names)                                            1.014    49.238
n14542.out[0] (.names)                                           0.261    49.499
n14719.in[0] (.names)                                            1.014    50.513
n14719.out[0] (.names)                                           0.261    50.774
n14173.in[1] (.names)                                            1.014    51.787
n14173.out[0] (.names)                                           0.261    52.048
n14709.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14709.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n9651.Q[0] (.latch clocked by pclk)
Endpoint  : n14750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9651.clk[0] (.latch)                                            1.014     1.014
n9651.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17714.in[0] (.names)                                            1.014     2.070
n17714.out[0] (.names)                                           0.261     2.331
n17717.in[3] (.names)                                            1.014     3.344
n17717.out[0] (.names)                                           0.261     3.605
n17718.in[0] (.names)                                            1.014     4.619
n17718.out[0] (.names)                                           0.261     4.880
n17719.in[0] (.names)                                            1.014     5.894
n17719.out[0] (.names)                                           0.261     6.155
n17727.in[2] (.names)                                            1.014     7.169
n17727.out[0] (.names)                                           0.261     7.430
n17720.in[2] (.names)                                            1.014     8.444
n17720.out[0] (.names)                                           0.261     8.705
n17721.in[1] (.names)                                            1.014     9.719
n17721.out[0] (.names)                                           0.261     9.980
n2067.in[1] (.names)                                             1.014    10.993
n2067.out[0] (.names)                                            0.261    11.254
n14827.in[0] (.names)                                            1.014    12.268
n14827.out[0] (.names)                                           0.261    12.529
n14828.in[1] (.names)                                            1.014    13.543
n14828.out[0] (.names)                                           0.261    13.804
n14834.in[0] (.names)                                            1.014    14.818
n14834.out[0] (.names)                                           0.261    15.079
n14835.in[3] (.names)                                            1.014    16.093
n14835.out[0] (.names)                                           0.261    16.354
n14794.in[0] (.names)                                            1.014    17.367
n14794.out[0] (.names)                                           0.261    17.628
n14838.in[3] (.names)                                            1.014    18.642
n14838.out[0] (.names)                                           0.261    18.903
n14861.in[1] (.names)                                            1.014    19.917
n14861.out[0] (.names)                                           0.261    20.178
n14870.in[1] (.names)                                            1.014    21.192
n14870.out[0] (.names)                                           0.261    21.453
n14881.in[1] (.names)                                            1.014    22.467
n14881.out[0] (.names)                                           0.261    22.728
n14882.in[2] (.names)                                            1.014    23.742
n14882.out[0] (.names)                                           0.261    24.003
n14792.in[0] (.names)                                            1.014    25.016
n14792.out[0] (.names)                                           0.261    25.277
n14898.in[1] (.names)                                            1.014    26.291
n14898.out[0] (.names)                                           0.261    26.552
n14622.in[0] (.names)                                            1.014    27.566
n14622.out[0] (.names)                                           0.261    27.827
n11434.in[2] (.names)                                            1.014    28.841
n11434.out[0] (.names)                                           0.261    29.102
n14443.in[2] (.names)                                            1.014    30.116
n14443.out[0] (.names)                                           0.261    30.377
n14444.in[0] (.names)                                            1.014    31.390
n14444.out[0] (.names)                                           0.261    31.651
n14387.in[1] (.names)                                            1.014    32.665
n14387.out[0] (.names)                                           0.261    32.926
n14445.in[0] (.names)                                            1.014    33.940
n14445.out[0] (.names)                                           0.261    34.201
n14317.in[1] (.names)                                            1.014    35.215
n14317.out[0] (.names)                                           0.261    35.476
n2742.in[0] (.names)                                             1.014    36.490
n2742.out[0] (.names)                                            0.261    36.751
n14325.in[0] (.names)                                            1.014    37.765
n14325.out[0] (.names)                                           0.261    38.026
n14322.in[1] (.names)                                            1.014    39.039
n14322.out[0] (.names)                                           0.261    39.300
n10105.in[0] (.names)                                            1.014    40.314
n10105.out[0] (.names)                                           0.261    40.575
n14327.in[1] (.names)                                            1.014    41.589
n14327.out[0] (.names)                                           0.261    41.850
n14328.in[0] (.names)                                            1.014    42.864
n14328.out[0] (.names)                                           0.261    43.125
n14329.in[0] (.names)                                            1.014    44.139
n14329.out[0] (.names)                                           0.261    44.400
n14710.in[3] (.names)                                            1.014    45.413
n14710.out[0] (.names)                                           0.261    45.674
n14717.in[0] (.names)                                            1.014    46.688
n14717.out[0] (.names)                                           0.261    46.949
n7922.in[0] (.names)                                             1.014    47.963
n7922.out[0] (.names)                                            0.261    48.224
n14542.in[1] (.names)                                            1.014    49.238
n14542.out[0] (.names)                                           0.261    49.499
n14719.in[0] (.names)                                            1.014    50.513
n14719.out[0] (.names)                                           0.261    50.774
n14173.in[1] (.names)                                            1.014    51.787
n14173.out[0] (.names)                                           0.261    52.048
n14750.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14750.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n1790.Q[0] (.latch clocked by pclk)
Endpoint  : n16372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1790.clk[0] (.latch)                                            1.014     1.014
n1790.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17056.in[1] (.names)                                            1.014     2.070
n17056.out[0] (.names)                                           0.261     2.331
n16695.in[0] (.names)                                            1.014     3.344
n16695.out[0] (.names)                                           0.261     3.605
n2066.in[2] (.names)                                             1.014     4.619
n2066.out[0] (.names)                                            0.261     4.880
n16788.in[1] (.names)                                            1.014     5.894
n16788.out[0] (.names)                                           0.261     6.155
n16811.in[0] (.names)                                            1.014     7.169
n16811.out[0] (.names)                                           0.261     7.430
n16781.in[1] (.names)                                            1.014     8.444
n16781.out[0] (.names)                                           0.261     8.705
n16783.in[0] (.names)                                            1.014     9.719
n16783.out[0] (.names)                                           0.261     9.980
n16799.in[1] (.names)                                            1.014    10.993
n16799.out[0] (.names)                                           0.261    11.254
n16802.in[0] (.names)                                            1.014    12.268
n16802.out[0] (.names)                                           0.261    12.529
n16804.in[1] (.names)                                            1.014    13.543
n16804.out[0] (.names)                                           0.261    13.804
n16805.in[0] (.names)                                            1.014    14.818
n16805.out[0] (.names)                                           0.261    15.079
n16806.in[0] (.names)                                            1.014    16.093
n16806.out[0] (.names)                                           0.261    16.354
n16807.in[0] (.names)                                            1.014    17.367
n16807.out[0] (.names)                                           0.261    17.628
n16827.in[0] (.names)                                            1.014    18.642
n16827.out[0] (.names)                                           0.261    18.903
n16828.in[0] (.names)                                            1.014    19.917
n16828.out[0] (.names)                                           0.261    20.178
n16829.in[0] (.names)                                            1.014    21.192
n16829.out[0] (.names)                                           0.261    21.453
n16831.in[1] (.names)                                            1.014    22.467
n16831.out[0] (.names)                                           0.261    22.728
n16833.in[0] (.names)                                            1.014    23.742
n16833.out[0] (.names)                                           0.261    24.003
n16808.in[1] (.names)                                            1.014    25.016
n16808.out[0] (.names)                                           0.261    25.277
n16834.in[0] (.names)                                            1.014    26.291
n16834.out[0] (.names)                                           0.261    26.552
n16835.in[0] (.names)                                            1.014    27.566
n16835.out[0] (.names)                                           0.261    27.827
n16890.in[0] (.names)                                            1.014    28.841
n16890.out[0] (.names)                                           0.261    29.102
n16897.in[1] (.names)                                            1.014    30.116
n16897.out[0] (.names)                                           0.261    30.377
n16830.in[0] (.names)                                            1.014    31.390
n16830.out[0] (.names)                                           0.261    31.651
n16900.in[0] (.names)                                            1.014    32.665
n16900.out[0] (.names)                                           0.261    32.926
n15458.in[0] (.names)                                            1.014    33.940
n15458.out[0] (.names)                                           0.261    34.201
n17080.in[0] (.names)                                            1.014    35.215
n17080.out[0] (.names)                                           0.261    35.476
n17010.in[1] (.names)                                            1.014    36.490
n17010.out[0] (.names)                                           0.261    36.751
n2553.in[0] (.names)                                             1.014    37.765
n2553.out[0] (.names)                                            0.261    38.026
n16578.in[2] (.names)                                            1.014    39.039
n16578.out[0] (.names)                                           0.261    39.300
n15316.in[1] (.names)                                            1.014    40.314
n15316.out[0] (.names)                                           0.261    40.575
n16546.in[0] (.names)                                            1.014    41.589
n16546.out[0] (.names)                                           0.261    41.850
n15333.in[1] (.names)                                            1.014    42.864
n15333.out[0] (.names)                                           0.261    43.125
n15270.in[0] (.names)                                            1.014    44.139
n15270.out[0] (.names)                                           0.261    44.400
n16550.in[0] (.names)                                            1.014    45.413
n16550.out[0] (.names)                                           0.261    45.674
n16543.in[0] (.names)                                            1.014    46.688
n16543.out[0] (.names)                                           0.261    46.949
n16551.in[0] (.names)                                            1.014    47.963
n16551.out[0] (.names)                                           0.261    48.224
n16388.in[0] (.names)                                            1.014    49.238
n16388.out[0] (.names)                                           0.261    49.499
n15421.in[0] (.names)                                            1.014    50.513
n15421.out[0] (.names)                                           0.261    50.774
n16389.in[0] (.names)                                            1.014    51.787
n16389.out[0] (.names)                                           0.261    52.048
n16372.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16372.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n5929.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n7417.in[2] (.names)                                             1.014     9.719
n7417.out[0] (.names)                                            0.261     9.980
n7429.in[0] (.names)                                             1.014    10.993
n7429.out[0] (.names)                                            0.261    11.254
n7435.in[1] (.names)                                             1.014    12.268
n7435.out[0] (.names)                                            0.261    12.529
n7422.in[1] (.names)                                             1.014    13.543
n7422.out[0] (.names)                                            0.261    13.804
n7436.in[0] (.names)                                             1.014    14.818
n7436.out[0] (.names)                                            0.261    15.079
n7424.in[0] (.names)                                             1.014    16.093
n7424.out[0] (.names)                                            0.261    16.354
n7460.in[1] (.names)                                             1.014    17.367
n7460.out[0] (.names)                                            0.261    17.628
n7458.in[0] (.names)                                             1.014    18.642
n7458.out[0] (.names)                                            0.261    18.903
n7459.in[0] (.names)                                             1.014    19.917
n7459.out[0] (.names)                                            0.261    20.178
n7461.in[3] (.names)                                             1.014    21.192
n7461.out[0] (.names)                                            0.261    21.453
n7748.in[1] (.names)                                             1.014    22.467
n7748.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7752.in[1] (.names)                                             1.014    25.016
n7752.out[0] (.names)                                            0.261    25.277
n7753.in[0] (.names)                                             1.014    26.291
n7753.out[0] (.names)                                            0.261    26.552
n7777.in[0] (.names)                                             1.014    27.566
n7777.out[0] (.names)                                            0.261    27.827
n7778.in[3] (.names)                                             1.014    28.841
n7778.out[0] (.names)                                            0.261    29.102
n7779.in[0] (.names)                                             1.014    30.116
n7779.out[0] (.names)                                            0.261    30.377
n7773.in[1] (.names)                                             1.014    31.390
n7773.out[0] (.names)                                            0.261    31.651
n7780.in[1] (.names)                                             1.014    32.665
n7780.out[0] (.names)                                            0.261    32.926
n7819.in[1] (.names)                                             1.014    33.940
n7819.out[0] (.names)                                            0.261    34.201
n7817.in[0] (.names)                                             1.014    35.215
n7817.out[0] (.names)                                            0.261    35.476
n4163.in[1] (.names)                                             1.014    36.490
n4163.out[0] (.names)                                            0.261    36.751
n6646.in[1] (.names)                                             1.014    37.765
n6646.out[0] (.names)                                            0.261    38.026
n6649.in[2] (.names)                                             1.014    39.039
n6649.out[0] (.names)                                            0.261    39.300
n6652.in[2] (.names)                                             1.014    40.314
n6652.out[0] (.names)                                            0.261    40.575
n6644.in[0] (.names)                                             1.014    41.589
n6644.out[0] (.names)                                            0.261    41.850
n4206.in[1] (.names)                                             1.014    42.864
n4206.out[0] (.names)                                            0.261    43.125
n6520.in[1] (.names)                                             1.014    44.139
n6520.out[0] (.names)                                            0.261    44.400
n6515.in[0] (.names)                                             1.014    45.413
n6515.out[0] (.names)                                            0.261    45.674
n6659.in[1] (.names)                                             1.014    46.688
n6659.out[0] (.names)                                            0.261    46.949
n6660.in[3] (.names)                                             1.014    47.963
n6660.out[0] (.names)                                            0.261    48.224
n6531.in[0] (.names)                                             1.014    49.238
n6531.out[0] (.names)                                            0.261    49.499
n6533.in[1] (.names)                                             1.014    50.513
n6533.out[0] (.names)                                            0.261    50.774
n6526.in[0] (.names)                                             1.014    51.787
n6526.out[0] (.names)                                            0.261    52.048
n5929.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5929.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n2957.Q[0] (.latch clocked by pclk)
Endpoint  : n5263.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2957.clk[0] (.latch)                                            1.014     1.014
n2957.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3604.in[1] (.names)                                             1.014     2.070
n3604.out[0] (.names)                                            0.261     2.331
n3590.in[0] (.names)                                             1.014     3.344
n3590.out[0] (.names)                                            0.261     3.605
n3610.in[0] (.names)                                             1.014     4.619
n3610.out[0] (.names)                                            0.261     4.880
n3611.in[0] (.names)                                             1.014     5.894
n3611.out[0] (.names)                                            0.261     6.155
n3622.in[0] (.names)                                             1.014     7.169
n3622.out[0] (.names)                                            0.261     7.430
n3530.in[0] (.names)                                             1.014     8.444
n3530.out[0] (.names)                                            0.261     8.705
n3672.in[0] (.names)                                             1.014     9.719
n3672.out[0] (.names)                                            0.261     9.980
n3674.in[0] (.names)                                             1.014    10.993
n3674.out[0] (.names)                                            0.261    11.254
n3675.in[0] (.names)                                             1.014    12.268
n3675.out[0] (.names)                                            0.261    12.529
n3676.in[0] (.names)                                             1.014    13.543
n3676.out[0] (.names)                                            0.261    13.804
n3319.in[0] (.names)                                             1.014    14.818
n3319.out[0] (.names)                                            0.261    15.079
n3678.in[1] (.names)                                             1.014    16.093
n3678.out[0] (.names)                                            0.261    16.354
n3680.in[0] (.names)                                             1.014    17.367
n3680.out[0] (.names)                                            0.261    17.628
n3682.in[1] (.names)                                             1.014    18.642
n3682.out[0] (.names)                                            0.261    18.903
n3688.in[1] (.names)                                             1.014    19.917
n3688.out[0] (.names)                                            0.261    20.178
n3321.in[0] (.names)                                             1.014    21.192
n3321.out[0] (.names)                                            0.261    21.453
n3371.in[1] (.names)                                             1.014    22.467
n3371.out[0] (.names)                                            0.261    22.728
n3668.in[0] (.names)                                             1.014    23.742
n3668.out[0] (.names)                                            0.261    24.003
n3009.in[1] (.names)                                             1.014    25.016
n3009.out[0] (.names)                                            0.261    25.277
n3010.in[0] (.names)                                             1.014    26.291
n3010.out[0] (.names)                                            0.261    26.552
n3023.in[3] (.names)                                             1.014    27.566
n3023.out[0] (.names)                                            0.261    27.827
n3025.in[1] (.names)                                             1.014    28.841
n3025.out[0] (.names)                                            0.261    29.102
n3026.in[0] (.names)                                             1.014    30.116
n3026.out[0] (.names)                                            0.261    30.377
n3027.in[0] (.names)                                             1.014    31.390
n3027.out[0] (.names)                                            0.261    31.651
n3029.in[0] (.names)                                             1.014    32.665
n3029.out[0] (.names)                                            0.261    32.926
n3030.in[0] (.names)                                             1.014    33.940
n3030.out[0] (.names)                                            0.261    34.201
n3034.in[1] (.names)                                             1.014    35.215
n3034.out[0] (.names)                                            0.261    35.476
n2994.in[1] (.names)                                             1.014    36.490
n2994.out[0] (.names)                                            0.261    36.751
n2954.in[0] (.names)                                             1.014    37.765
n2954.out[0] (.names)                                            0.261    38.026
n3056.in[0] (.names)                                             1.014    39.039
n3056.out[0] (.names)                                            0.261    39.300
n7467.in[1] (.names)                                             1.014    40.314
n7467.out[0] (.names)                                            0.261    40.575
n7468.in[0] (.names)                                             1.014    41.589
n7468.out[0] (.names)                                            0.261    41.850
n7487.in[2] (.names)                                             1.014    42.864
n7487.out[0] (.names)                                            0.261    43.125
n7488.in[0] (.names)                                             1.014    44.139
n7488.out[0] (.names)                                            0.261    44.400
n7489.in[0] (.names)                                             1.014    45.413
n7489.out[0] (.names)                                            0.261    45.674
n7490.in[0] (.names)                                             1.014    46.688
n7490.out[0] (.names)                                            0.261    46.949
n7593.in[2] (.names)                                             1.014    47.963
n7593.out[0] (.names)                                            0.261    48.224
n4222.in[2] (.names)                                             1.014    49.238
n4222.out[0] (.names)                                            0.261    49.499
n4232.in[0] (.names)                                             1.014    50.513
n4232.out[0] (.names)                                            0.261    50.774
n6545.in[0] (.names)                                             1.014    51.787
n6545.out[0] (.names)                                            0.261    52.048
n5263.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5263.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n9196.Q[0] (.latch clocked by pclk)
Endpoint  : n2576.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9196.clk[0] (.latch)                                            1.014     1.014
n9196.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9197.in[0] (.names)                                             1.014     2.070
n9197.out[0] (.names)                                            0.261     2.331
n9734.in[0] (.names)                                             1.014     3.344
n9734.out[0] (.names)                                            0.261     3.605
n9540.in[1] (.names)                                             1.014     4.619
n9540.out[0] (.names)                                            0.261     4.880
n9541.in[0] (.names)                                             1.014     5.894
n9541.out[0] (.names)                                            0.261     6.155
n9510.in[0] (.names)                                             1.014     7.169
n9510.out[0] (.names)                                            0.261     7.430
n9543.in[0] (.names)                                             1.014     8.444
n9543.out[0] (.names)                                            0.261     8.705
n9562.in[2] (.names)                                             1.014     9.719
n9562.out[0] (.names)                                            0.261     9.980
n9564.in[0] (.names)                                             1.014    10.993
n9564.out[0] (.names)                                            0.261    11.254
n1899.in[1] (.names)                                             1.014    12.268
n1899.out[0] (.names)                                            0.261    12.529
n9565.in[0] (.names)                                             1.014    13.543
n9565.out[0] (.names)                                            0.261    13.804
n9568.in[0] (.names)                                             1.014    14.818
n9568.out[0] (.names)                                            0.261    15.079
n9570.in[1] (.names)                                             1.014    16.093
n9570.out[0] (.names)                                            0.261    16.354
n9571.in[0] (.names)                                             1.014    17.367
n9571.out[0] (.names)                                            0.261    17.628
n9572.in[1] (.names)                                             1.014    18.642
n9572.out[0] (.names)                                            0.261    18.903
n9580.in[2] (.names)                                             1.014    19.917
n9580.out[0] (.names)                                            0.261    20.178
n9588.in[2] (.names)                                             1.014    21.192
n9588.out[0] (.names)                                            0.261    21.453
n9589.in[0] (.names)                                             1.014    22.467
n9589.out[0] (.names)                                            0.261    22.728
n9583.in[1] (.names)                                             1.014    23.742
n9583.out[0] (.names)                                            0.261    24.003
n9590.in[0] (.names)                                             1.014    25.016
n9590.out[0] (.names)                                            0.261    25.277
n9659.in[0] (.names)                                             1.014    26.291
n9659.out[0] (.names)                                            0.261    26.552
n9660.in[0] (.names)                                             1.014    27.566
n9660.out[0] (.names)                                            0.261    27.827
n9547.in[1] (.names)                                             1.014    28.841
n9547.out[0] (.names)                                            0.261    29.102
n9548.in[2] (.names)                                             1.014    30.116
n9548.out[0] (.names)                                            0.261    30.377
n9549.in[0] (.names)                                             1.014    31.390
n9549.out[0] (.names)                                            0.261    31.651
n9527.in[1] (.names)                                             1.014    32.665
n9527.out[0] (.names)                                            0.261    32.926
n9525.in[0] (.names)                                             1.014    33.940
n9525.out[0] (.names)                                            0.261    34.201
n8955.in[0] (.names)                                             1.014    35.215
n8955.out[0] (.names)                                            0.261    35.476
n8956.in[2] (.names)                                             1.014    36.490
n8956.out[0] (.names)                                            0.261    36.751
n8958.in[0] (.names)                                             1.014    37.765
n8958.out[0] (.names)                                            0.261    38.026
n8964.in[2] (.names)                                             1.014    39.039
n8964.out[0] (.names)                                            0.261    39.300
n8968.in[0] (.names)                                             1.014    40.314
n8968.out[0] (.names)                                            0.261    40.575
n8959.in[0] (.names)                                             1.014    41.589
n8959.out[0] (.names)                                            0.261    41.850
n8885.in[0] (.names)                                             1.014    42.864
n8885.out[0] (.names)                                            0.261    43.125
n8960.in[0] (.names)                                             1.014    44.139
n8960.out[0] (.names)                                            0.261    44.400
n8961.in[0] (.names)                                             1.014    45.413
n8961.out[0] (.names)                                            0.261    45.674
n8962.in[0] (.names)                                             1.014    46.688
n8962.out[0] (.names)                                            0.261    46.949
n8967.in[0] (.names)                                             1.014    47.963
n8967.out[0] (.names)                                            0.261    48.224
n7948.in[1] (.names)                                             1.014    49.238
n7948.out[0] (.names)                                            0.261    49.499
n2028.in[0] (.names)                                             1.014    50.513
n2028.out[0] (.names)                                            0.261    50.774
n2575.in[0] (.names)                                             1.014    51.787
n2575.out[0] (.names)                                            0.261    52.048
n2576.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2576.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n10321.Q[0] (.latch clocked by pclk)
Endpoint  : n7915.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10321.clk[0] (.latch)                                           1.014     1.014
n10321.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11302.in[0] (.names)                                            1.014     2.070
n11302.out[0] (.names)                                           0.261     2.331
n11235.in[0] (.names)                                            1.014     3.344
n11235.out[0] (.names)                                           0.261     3.605
n11291.in[0] (.names)                                            1.014     4.619
n11291.out[0] (.names)                                           0.261     4.880
n11148.in[2] (.names)                                            1.014     5.894
n11148.out[0] (.names)                                           0.261     6.155
n11293.in[0] (.names)                                            1.014     7.169
n11293.out[0] (.names)                                           0.261     7.430
n11288.in[2] (.names)                                            1.014     8.444
n11288.out[0] (.names)                                           0.261     8.705
n11252.in[2] (.names)                                            1.014     9.719
n11252.out[0] (.names)                                           0.261     9.980
n11286.in[0] (.names)                                            1.014    10.993
n11286.out[0] (.names)                                           0.261    11.254
n11284.in[0] (.names)                                            1.014    12.268
n11284.out[0] (.names)                                           0.261    12.529
n11285.in[1] (.names)                                            1.014    13.543
n11285.out[0] (.names)                                           0.261    13.804
n11297.in[1] (.names)                                            1.014    14.818
n11297.out[0] (.names)                                           0.261    15.079
n11193.in[0] (.names)                                            1.014    16.093
n11193.out[0] (.names)                                           0.261    16.354
n11202.in[0] (.names)                                            1.014    17.367
n11202.out[0] (.names)                                           0.261    17.628
n11707.in[0] (.names)                                            1.014    18.642
n11707.out[0] (.names)                                           0.261    18.903
n11755.in[0] (.names)                                            1.014    19.917
n11755.out[0] (.names)                                           0.261    20.178
n11753.in[0] (.names)                                            1.014    21.192
n11753.out[0] (.names)                                           0.261    21.453
n11754.in[0] (.names)                                            1.014    22.467
n11754.out[0] (.names)                                           0.261    22.728
n11660.in[2] (.names)                                            1.014    23.742
n11660.out[0] (.names)                                           0.261    24.003
n11743.in[0] (.names)                                            1.014    25.016
n11743.out[0] (.names)                                           0.261    25.277
n11744.in[0] (.names)                                            1.014    26.291
n11744.out[0] (.names)                                           0.261    26.552
n11739.in[3] (.names)                                            1.014    27.566
n11739.out[0] (.names)                                           0.261    27.827
n11734.in[0] (.names)                                            1.014    28.841
n11734.out[0] (.names)                                           0.261    29.102
n11678.in[2] (.names)                                            1.014    30.116
n11678.out[0] (.names)                                           0.261    30.377
n11762.in[1] (.names)                                            1.014    31.390
n11762.out[0] (.names)                                           0.261    31.651
n11613.in[0] (.names)                                            1.014    32.665
n11613.out[0] (.names)                                           0.261    32.926
n11761.in[0] (.names)                                            1.014    33.940
n11761.out[0] (.names)                                           0.261    34.201
n11764.in[0] (.names)                                            1.014    35.215
n11764.out[0] (.names)                                           0.261    35.476
n10644.in[1] (.names)                                            1.014    36.490
n10644.out[0] (.names)                                           0.261    36.751
n11765.in[0] (.names)                                            1.014    37.765
n11765.out[0] (.names)                                           0.261    38.026
n11587.in[2] (.names)                                            1.014    39.039
n11587.out[0] (.names)                                           0.261    39.300
n10676.in[2] (.names)                                            1.014    40.314
n10676.out[0] (.names)                                           0.261    40.575
n11797.in[2] (.names)                                            1.014    41.589
n11797.out[0] (.names)                                           0.261    41.850
n11814.in[0] (.names)                                            1.014    42.864
n11814.out[0] (.names)                                           0.261    43.125
n11815.in[0] (.names)                                            1.014    44.139
n11815.out[0] (.names)                                           0.261    44.400
n11802.in[0] (.names)                                            1.014    45.413
n11802.out[0] (.names)                                           0.261    45.674
n11804.in[0] (.names)                                            1.014    46.688
n11804.out[0] (.names)                                           0.261    46.949
n11108.in[0] (.names)                                            1.014    47.963
n11108.out[0] (.names)                                           0.261    48.224
n11117.in[1] (.names)                                            1.014    49.238
n11117.out[0] (.names)                                           0.261    49.499
n11089.in[0] (.names)                                            1.014    50.513
n11089.out[0] (.names)                                           0.261    50.774
n7914.in[0] (.names)                                             1.014    51.787
n7914.out[0] (.names)                                            0.261    52.048
n7915.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7915.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n11903.Q[0] (.latch clocked by pclk)
Endpoint  : n10493.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11903.clk[0] (.latch)                                           1.014     1.014
n11903.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11942.in[0] (.names)                                            1.014     2.070
n11942.out[0] (.names)                                           0.261     2.331
n11897.in[2] (.names)                                            1.014     3.344
n11897.out[0] (.names)                                           0.261     3.605
n11944.in[0] (.names)                                            1.014     4.619
n11944.out[0] (.names)                                           0.261     4.880
n11895.in[0] (.names)                                            1.014     5.894
n11895.out[0] (.names)                                           0.261     6.155
n11896.in[2] (.names)                                            1.014     7.169
n11896.out[0] (.names)                                           0.261     7.430
n11898.in[0] (.names)                                            1.014     8.444
n11898.out[0] (.names)                                           0.261     8.705
n11899.in[0] (.names)                                            1.014     9.719
n11899.out[0] (.names)                                           0.261     9.980
n11900.in[0] (.names)                                            1.014    10.993
n11900.out[0] (.names)                                           0.261    11.254
n11901.in[1] (.names)                                            1.014    12.268
n11901.out[0] (.names)                                           0.261    12.529
n11902.in[0] (.names)                                            1.014    13.543
n11902.out[0] (.names)                                           0.261    13.804
n10319.in[1] (.names)                                            1.014    14.818
n10319.out[0] (.names)                                           0.261    15.079
n10320.in[0] (.names)                                            1.014    16.093
n10320.out[0] (.names)                                           0.261    16.354
n10323.in[0] (.names)                                            1.014    17.367
n10323.out[0] (.names)                                           0.261    17.628
n10325.in[0] (.names)                                            1.014    18.642
n10325.out[0] (.names)                                           0.261    18.903
n10326.in[0] (.names)                                            1.014    19.917
n10326.out[0] (.names)                                           0.261    20.178
n10329.in[0] (.names)                                            1.014    21.192
n10329.out[0] (.names)                                           0.261    21.453
n10335.in[1] (.names)                                            1.014    22.467
n10335.out[0] (.names)                                           0.261    22.728
n10336.in[0] (.names)                                            1.014    23.742
n10336.out[0] (.names)                                           0.261    24.003
n10337.in[0] (.names)                                            1.014    25.016
n10337.out[0] (.names)                                           0.261    25.277
n10338.in[0] (.names)                                            1.014    26.291
n10338.out[0] (.names)                                           0.261    26.552
n10267.in[1] (.names)                                            1.014    27.566
n10267.out[0] (.names)                                           0.261    27.827
n10376.in[3] (.names)                                            1.014    28.841
n10376.out[0] (.names)                                           0.261    29.102
n10377.in[2] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n1811.in[0] (.names)                                             1.014    31.390
n1811.out[0] (.names)                                            0.261    31.651
n12034.in[1] (.names)                                            1.014    32.665
n12034.out[0] (.names)                                           0.261    32.926
n12035.in[0] (.names)                                            1.014    33.940
n12035.out[0] (.names)                                           0.261    34.201
n12036.in[0] (.names)                                            1.014    35.215
n12036.out[0] (.names)                                           0.261    35.476
n12043.in[1] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12044.in[1] (.names)                                            1.014    37.765
n12044.out[0] (.names)                                           0.261    38.026
n12050.in[1] (.names)                                            1.014    39.039
n12050.out[0] (.names)                                           0.261    39.300
n12060.in[1] (.names)                                            1.014    40.314
n12060.out[0] (.names)                                           0.261    40.575
n12061.in[3] (.names)                                            1.014    41.589
n12061.out[0] (.names)                                           0.261    41.850
n12062.in[1] (.names)                                            1.014    42.864
n12062.out[0] (.names)                                           0.261    43.125
n10192.in[1] (.names)                                            1.014    44.139
n10192.out[0] (.names)                                           0.261    44.400
n12063.in[0] (.names)                                            1.014    45.413
n12063.out[0] (.names)                                           0.261    45.674
n12064.in[0] (.names)                                            1.014    46.688
n12064.out[0] (.names)                                           0.261    46.949
n10510.in[0] (.names)                                            1.014    47.963
n10510.out[0] (.names)                                           0.261    48.224
n10511.in[0] (.names)                                            1.014    49.238
n10511.out[0] (.names)                                           0.261    49.499
n10490.in[0] (.names)                                            1.014    50.513
n10490.out[0] (.names)                                           0.261    50.774
n10492.in[1] (.names)                                            1.014    51.787
n10492.out[0] (.names)                                           0.261    52.048
n10493.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10493.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n11903.Q[0] (.latch clocked by pclk)
Endpoint  : n10231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11903.clk[0] (.latch)                                           1.014     1.014
n11903.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11942.in[0] (.names)                                            1.014     2.070
n11942.out[0] (.names)                                           0.261     2.331
n11897.in[2] (.names)                                            1.014     3.344
n11897.out[0] (.names)                                           0.261     3.605
n11944.in[0] (.names)                                            1.014     4.619
n11944.out[0] (.names)                                           0.261     4.880
n11895.in[0] (.names)                                            1.014     5.894
n11895.out[0] (.names)                                           0.261     6.155
n11896.in[2] (.names)                                            1.014     7.169
n11896.out[0] (.names)                                           0.261     7.430
n11898.in[0] (.names)                                            1.014     8.444
n11898.out[0] (.names)                                           0.261     8.705
n11899.in[0] (.names)                                            1.014     9.719
n11899.out[0] (.names)                                           0.261     9.980
n11900.in[0] (.names)                                            1.014    10.993
n11900.out[0] (.names)                                           0.261    11.254
n11901.in[1] (.names)                                            1.014    12.268
n11901.out[0] (.names)                                           0.261    12.529
n11902.in[0] (.names)                                            1.014    13.543
n11902.out[0] (.names)                                           0.261    13.804
n10319.in[1] (.names)                                            1.014    14.818
n10319.out[0] (.names)                                           0.261    15.079
n10320.in[0] (.names)                                            1.014    16.093
n10320.out[0] (.names)                                           0.261    16.354
n10323.in[0] (.names)                                            1.014    17.367
n10323.out[0] (.names)                                           0.261    17.628
n10325.in[0] (.names)                                            1.014    18.642
n10325.out[0] (.names)                                           0.261    18.903
n10326.in[0] (.names)                                            1.014    19.917
n10326.out[0] (.names)                                           0.261    20.178
n10329.in[0] (.names)                                            1.014    21.192
n10329.out[0] (.names)                                           0.261    21.453
n10335.in[1] (.names)                                            1.014    22.467
n10335.out[0] (.names)                                           0.261    22.728
n10336.in[0] (.names)                                            1.014    23.742
n10336.out[0] (.names)                                           0.261    24.003
n10337.in[0] (.names)                                            1.014    25.016
n10337.out[0] (.names)                                           0.261    25.277
n10338.in[0] (.names)                                            1.014    26.291
n10338.out[0] (.names)                                           0.261    26.552
n10267.in[1] (.names)                                            1.014    27.566
n10267.out[0] (.names)                                           0.261    27.827
n10376.in[3] (.names)                                            1.014    28.841
n10376.out[0] (.names)                                           0.261    29.102
n10377.in[2] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n1811.in[0] (.names)                                             1.014    31.390
n1811.out[0] (.names)                                            0.261    31.651
n12034.in[1] (.names)                                            1.014    32.665
n12034.out[0] (.names)                                           0.261    32.926
n12035.in[0] (.names)                                            1.014    33.940
n12035.out[0] (.names)                                           0.261    34.201
n12036.in[0] (.names)                                            1.014    35.215
n12036.out[0] (.names)                                           0.261    35.476
n12043.in[1] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12044.in[1] (.names)                                            1.014    37.765
n12044.out[0] (.names)                                           0.261    38.026
n12050.in[1] (.names)                                            1.014    39.039
n12050.out[0] (.names)                                           0.261    39.300
n12060.in[1] (.names)                                            1.014    40.314
n12060.out[0] (.names)                                           0.261    40.575
n12061.in[3] (.names)                                            1.014    41.589
n12061.out[0] (.names)                                           0.261    41.850
n12062.in[1] (.names)                                            1.014    42.864
n12062.out[0] (.names)                                           0.261    43.125
n10192.in[1] (.names)                                            1.014    44.139
n10192.out[0] (.names)                                           0.261    44.400
n12063.in[0] (.names)                                            1.014    45.413
n12063.out[0] (.names)                                           0.261    45.674
n12064.in[0] (.names)                                            1.014    46.688
n12064.out[0] (.names)                                           0.261    46.949
n10510.in[0] (.names)                                            1.014    47.963
n10510.out[0] (.names)                                           0.261    48.224
n10511.in[0] (.names)                                            1.014    49.238
n10511.out[0] (.names)                                           0.261    49.499
n10490.in[0] (.names)                                            1.014    50.513
n10490.out[0] (.names)                                           0.261    50.774
n10230.in[0] (.names)                                            1.014    51.787
n10230.out[0] (.names)                                           0.261    52.048
n10231.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10231.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n11903.Q[0] (.latch clocked by pclk)
Endpoint  : n10503.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11903.clk[0] (.latch)                                           1.014     1.014
n11903.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11942.in[0] (.names)                                            1.014     2.070
n11942.out[0] (.names)                                           0.261     2.331
n11897.in[2] (.names)                                            1.014     3.344
n11897.out[0] (.names)                                           0.261     3.605
n11944.in[0] (.names)                                            1.014     4.619
n11944.out[0] (.names)                                           0.261     4.880
n11895.in[0] (.names)                                            1.014     5.894
n11895.out[0] (.names)                                           0.261     6.155
n11896.in[2] (.names)                                            1.014     7.169
n11896.out[0] (.names)                                           0.261     7.430
n11898.in[0] (.names)                                            1.014     8.444
n11898.out[0] (.names)                                           0.261     8.705
n11899.in[0] (.names)                                            1.014     9.719
n11899.out[0] (.names)                                           0.261     9.980
n11900.in[0] (.names)                                            1.014    10.993
n11900.out[0] (.names)                                           0.261    11.254
n11901.in[1] (.names)                                            1.014    12.268
n11901.out[0] (.names)                                           0.261    12.529
n11902.in[0] (.names)                                            1.014    13.543
n11902.out[0] (.names)                                           0.261    13.804
n10319.in[1] (.names)                                            1.014    14.818
n10319.out[0] (.names)                                           0.261    15.079
n10320.in[0] (.names)                                            1.014    16.093
n10320.out[0] (.names)                                           0.261    16.354
n10323.in[0] (.names)                                            1.014    17.367
n10323.out[0] (.names)                                           0.261    17.628
n10325.in[0] (.names)                                            1.014    18.642
n10325.out[0] (.names)                                           0.261    18.903
n10326.in[0] (.names)                                            1.014    19.917
n10326.out[0] (.names)                                           0.261    20.178
n10329.in[0] (.names)                                            1.014    21.192
n10329.out[0] (.names)                                           0.261    21.453
n10335.in[1] (.names)                                            1.014    22.467
n10335.out[0] (.names)                                           0.261    22.728
n10336.in[0] (.names)                                            1.014    23.742
n10336.out[0] (.names)                                           0.261    24.003
n10337.in[0] (.names)                                            1.014    25.016
n10337.out[0] (.names)                                           0.261    25.277
n10338.in[0] (.names)                                            1.014    26.291
n10338.out[0] (.names)                                           0.261    26.552
n10267.in[1] (.names)                                            1.014    27.566
n10267.out[0] (.names)                                           0.261    27.827
n10376.in[3] (.names)                                            1.014    28.841
n10376.out[0] (.names)                                           0.261    29.102
n10377.in[2] (.names)                                            1.014    30.116
n10377.out[0] (.names)                                           0.261    30.377
n1811.in[0] (.names)                                             1.014    31.390
n1811.out[0] (.names)                                            0.261    31.651
n12034.in[1] (.names)                                            1.014    32.665
n12034.out[0] (.names)                                           0.261    32.926
n12035.in[0] (.names)                                            1.014    33.940
n12035.out[0] (.names)                                           0.261    34.201
n12036.in[0] (.names)                                            1.014    35.215
n12036.out[0] (.names)                                           0.261    35.476
n12043.in[1] (.names)                                            1.014    36.490
n12043.out[0] (.names)                                           0.261    36.751
n12044.in[1] (.names)                                            1.014    37.765
n12044.out[0] (.names)                                           0.261    38.026
n12050.in[1] (.names)                                            1.014    39.039
n12050.out[0] (.names)                                           0.261    39.300
n12060.in[1] (.names)                                            1.014    40.314
n12060.out[0] (.names)                                           0.261    40.575
n12061.in[3] (.names)                                            1.014    41.589
n12061.out[0] (.names)                                           0.261    41.850
n12062.in[1] (.names)                                            1.014    42.864
n12062.out[0] (.names)                                           0.261    43.125
n10192.in[1] (.names)                                            1.014    44.139
n10192.out[0] (.names)                                           0.261    44.400
n12063.in[0] (.names)                                            1.014    45.413
n12063.out[0] (.names)                                           0.261    45.674
n12064.in[0] (.names)                                            1.014    46.688
n12064.out[0] (.names)                                           0.261    46.949
n10510.in[0] (.names)                                            1.014    47.963
n10510.out[0] (.names)                                           0.261    48.224
n10511.in[0] (.names)                                            1.014    49.238
n10511.out[0] (.names)                                           0.261    49.499
n10490.in[0] (.names)                                            1.014    50.513
n10490.out[0] (.names)                                           0.261    50.774
n10230.in[0] (.names)                                            1.014    51.787
n10230.out[0] (.names)                                           0.261    52.048
n10503.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10503.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n12089.Q[0] (.latch clocked by pclk)
Endpoint  : n11073.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12089.clk[0] (.latch)                                           1.014     1.014
n12089.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12090.in[0] (.names)                                            1.014     2.070
n12090.out[0] (.names)                                           0.261     2.331
n12065.in[0] (.names)                                            1.014     3.344
n12065.out[0] (.names)                                           0.261     3.605
n11991.in[0] (.names)                                            1.014     4.619
n11991.out[0] (.names)                                           0.261     4.880
n12093.in[0] (.names)                                            1.014     5.894
n12093.out[0] (.names)                                           0.261     6.155
n12074.in[3] (.names)                                            1.014     7.169
n12074.out[0] (.names)                                           0.261     7.430
n12075.in[0] (.names)                                            1.014     8.444
n12075.out[0] (.names)                                           0.261     8.705
n12080.in[0] (.names)                                            1.014     9.719
n12080.out[0] (.names)                                           0.261     9.980
n12046.in[1] (.names)                                            1.014    10.993
n12046.out[0] (.names)                                           0.261    11.254
n12047.in[1] (.names)                                            1.014    12.268
n12047.out[0] (.names)                                           0.261    12.529
n12049.in[0] (.names)                                            1.014    13.543
n12049.out[0] (.names)                                           0.261    13.804
n12013.in[0] (.names)                                            1.014    14.818
n12013.out[0] (.names)                                           0.261    15.079
n2108.in[0] (.names)                                             1.014    16.093
n2108.out[0] (.names)                                            0.261    16.354
n12017.in[2] (.names)                                            1.014    17.367
n12017.out[0] (.names)                                           0.261    17.628
n12010.in[0] (.names)                                            1.014    18.642
n12010.out[0] (.names)                                           0.261    18.903
n12009.in[0] (.names)                                            1.014    19.917
n12009.out[0] (.names)                                           0.261    20.178
n12008.in[1] (.names)                                            1.014    21.192
n12008.out[0] (.names)                                           0.261    21.453
n10422.in[0] (.names)                                            1.014    22.467
n10422.out[0] (.names)                                           0.261    22.728
n12012.in[0] (.names)                                            1.014    23.742
n12012.out[0] (.names)                                           0.261    24.003
n12122.in[0] (.names)                                            1.014    25.016
n12122.out[0] (.names)                                           0.261    25.277
n12104.in[0] (.names)                                            1.014    26.291
n12104.out[0] (.names)                                           0.261    26.552
n12092.in[0] (.names)                                            1.014    27.566
n12092.out[0] (.names)                                           0.261    27.827
n12147.in[0] (.names)                                            1.014    28.841
n12147.out[0] (.names)                                           0.261    29.102
n10147.in[0] (.names)                                            1.014    30.116
n10147.out[0] (.names)                                           0.261    30.377
n12097.in[1] (.names)                                            1.014    31.390
n12097.out[0] (.names)                                           0.261    31.651
n10428.in[1] (.names)                                            1.014    32.665
n10428.out[0] (.names)                                           0.261    32.926
n10123.in[2] (.names)                                            1.014    33.940
n10123.out[0] (.names)                                           0.261    34.201
n11453.in[1] (.names)                                            1.014    35.215
n11453.out[0] (.names)                                           0.261    35.476
n11455.in[1] (.names)                                            1.014    36.490
n11455.out[0] (.names)                                           0.261    36.751
n11457.in[0] (.names)                                            1.014    37.765
n11457.out[0] (.names)                                           0.261    38.026
n11459.in[2] (.names)                                            1.014    39.039
n11459.out[0] (.names)                                           0.261    39.300
n11460.in[2] (.names)                                            1.014    40.314
n11460.out[0] (.names)                                           0.261    40.575
n10207.in[0] (.names)                                            1.014    41.589
n10207.out[0] (.names)                                           0.261    41.850
n11373.in[0] (.names)                                            1.014    42.864
n11373.out[0] (.names)                                           0.261    43.125
n11378.in[1] (.names)                                            1.014    44.139
n11378.out[0] (.names)                                           0.261    44.400
n11382.in[0] (.names)                                            1.014    45.413
n11382.out[0] (.names)                                           0.261    45.674
n10723.in[2] (.names)                                            1.014    46.688
n10723.out[0] (.names)                                           0.261    46.949
n11391.in[1] (.names)                                            1.014    47.963
n11391.out[0] (.names)                                           0.261    48.224
n11392.in[0] (.names)                                            1.014    49.238
n11392.out[0] (.names)                                           0.261    49.499
n10684.in[0] (.names)                                            1.014    50.513
n10684.out[0] (.names)                                           0.261    50.774
n11072.in[0] (.names)                                            1.014    51.787
n11072.out[0] (.names)                                           0.261    52.048
n11073.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11073.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n4367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n7417.in[2] (.names)                                             1.014     9.719
n7417.out[0] (.names)                                            0.261     9.980
n7429.in[0] (.names)                                             1.014    10.993
n7429.out[0] (.names)                                            0.261    11.254
n7435.in[1] (.names)                                             1.014    12.268
n7435.out[0] (.names)                                            0.261    12.529
n7422.in[1] (.names)                                             1.014    13.543
n7422.out[0] (.names)                                            0.261    13.804
n7436.in[0] (.names)                                             1.014    14.818
n7436.out[0] (.names)                                            0.261    15.079
n7424.in[0] (.names)                                             1.014    16.093
n7424.out[0] (.names)                                            0.261    16.354
n7460.in[1] (.names)                                             1.014    17.367
n7460.out[0] (.names)                                            0.261    17.628
n7458.in[0] (.names)                                             1.014    18.642
n7458.out[0] (.names)                                            0.261    18.903
n7459.in[0] (.names)                                             1.014    19.917
n7459.out[0] (.names)                                            0.261    20.178
n7461.in[3] (.names)                                             1.014    21.192
n7461.out[0] (.names)                                            0.261    21.453
n7748.in[1] (.names)                                             1.014    22.467
n7748.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7752.in[1] (.names)                                             1.014    25.016
n7752.out[0] (.names)                                            0.261    25.277
n1874.in[0] (.names)                                             1.014    26.291
n1874.out[0] (.names)                                            0.261    26.552
n10190.in[0] (.names)                                            1.014    27.566
n10190.out[0] (.names)                                           0.261    27.827
n11842.in[1] (.names)                                            1.014    28.841
n11842.out[0] (.names)                                           0.261    29.102
n11843.in[0] (.names)                                            1.014    30.116
n11843.out[0] (.names)                                           0.261    30.377
n11846.in[1] (.names)                                            1.014    31.390
n11846.out[0] (.names)                                           0.261    31.651
n11858.in[1] (.names)                                            1.014    32.665
n11858.out[0] (.names)                                           0.261    32.926
n11769.in[0] (.names)                                            1.014    33.940
n11769.out[0] (.names)                                           0.261    34.201
n10735.in[1] (.names)                                            1.014    35.215
n10735.out[0] (.names)                                           0.261    35.476
n11110.in[3] (.names)                                            1.014    36.490
n11110.out[0] (.names)                                           0.261    36.751
n11669.in[1] (.names)                                            1.014    37.765
n11669.out[0] (.names)                                           0.261    38.026
n11671.in[0] (.names)                                            1.014    39.039
n11671.out[0] (.names)                                           0.261    39.300
n11679.in[0] (.names)                                            1.014    40.314
n11679.out[0] (.names)                                           0.261    40.575
n11703.in[0] (.names)                                            1.014    41.589
n11703.out[0] (.names)                                           0.261    41.850
n2661.in[0] (.names)                                             1.014    42.864
n2661.out[0] (.names)                                            0.261    43.125
n11280.in[0] (.names)                                            1.014    44.139
n11280.out[0] (.names)                                           0.261    44.400
n11182.in[2] (.names)                                            1.014    45.413
n11182.out[0] (.names)                                           0.261    45.674
n11281.in[0] (.names)                                            1.014    46.688
n11281.out[0] (.names)                                           0.261    46.949
n10666.in[0] (.names)                                            1.014    47.963
n10666.out[0] (.names)                                           0.261    48.224
n11851.in[3] (.names)                                            1.014    49.238
n11851.out[0] (.names)                                           0.261    49.499
n11856.in[0] (.names)                                            1.014    50.513
n11856.out[0] (.names)                                           0.261    50.774
n11099.in[0] (.names)                                            1.014    51.787
n11099.out[0] (.names)                                           0.261    52.048
n4367.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4367.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n9280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n7417.in[2] (.names)                                             1.014     9.719
n7417.out[0] (.names)                                            0.261     9.980
n7429.in[0] (.names)                                             1.014    10.993
n7429.out[0] (.names)                                            0.261    11.254
n7435.in[1] (.names)                                             1.014    12.268
n7435.out[0] (.names)                                            0.261    12.529
n7422.in[1] (.names)                                             1.014    13.543
n7422.out[0] (.names)                                            0.261    13.804
n7436.in[0] (.names)                                             1.014    14.818
n7436.out[0] (.names)                                            0.261    15.079
n7424.in[0] (.names)                                             1.014    16.093
n7424.out[0] (.names)                                            0.261    16.354
n7460.in[1] (.names)                                             1.014    17.367
n7460.out[0] (.names)                                            0.261    17.628
n7458.in[0] (.names)                                             1.014    18.642
n7458.out[0] (.names)                                            0.261    18.903
n7459.in[0] (.names)                                             1.014    19.917
n7459.out[0] (.names)                                            0.261    20.178
n7461.in[3] (.names)                                             1.014    21.192
n7461.out[0] (.names)                                            0.261    21.453
n7748.in[1] (.names)                                             1.014    22.467
n7748.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7752.in[1] (.names)                                             1.014    25.016
n7752.out[0] (.names)                                            0.261    25.277
n1874.in[0] (.names)                                             1.014    26.291
n1874.out[0] (.names)                                            0.261    26.552
n10190.in[0] (.names)                                            1.014    27.566
n10190.out[0] (.names)                                           0.261    27.827
n11842.in[1] (.names)                                            1.014    28.841
n11842.out[0] (.names)                                           0.261    29.102
n11843.in[0] (.names)                                            1.014    30.116
n11843.out[0] (.names)                                           0.261    30.377
n11846.in[1] (.names)                                            1.014    31.390
n11846.out[0] (.names)                                           0.261    31.651
n11858.in[1] (.names)                                            1.014    32.665
n11858.out[0] (.names)                                           0.261    32.926
n11769.in[0] (.names)                                            1.014    33.940
n11769.out[0] (.names)                                           0.261    34.201
n10735.in[1] (.names)                                            1.014    35.215
n10735.out[0] (.names)                                           0.261    35.476
n11110.in[3] (.names)                                            1.014    36.490
n11110.out[0] (.names)                                           0.261    36.751
n11669.in[1] (.names)                                            1.014    37.765
n11669.out[0] (.names)                                           0.261    38.026
n11671.in[0] (.names)                                            1.014    39.039
n11671.out[0] (.names)                                           0.261    39.300
n11679.in[0] (.names)                                            1.014    40.314
n11679.out[0] (.names)                                           0.261    40.575
n11703.in[0] (.names)                                            1.014    41.589
n11703.out[0] (.names)                                           0.261    41.850
n2661.in[0] (.names)                                             1.014    42.864
n2661.out[0] (.names)                                            0.261    43.125
n11280.in[0] (.names)                                            1.014    44.139
n11280.out[0] (.names)                                           0.261    44.400
n11182.in[2] (.names)                                            1.014    45.413
n11182.out[0] (.names)                                           0.261    45.674
n11281.in[0] (.names)                                            1.014    46.688
n11281.out[0] (.names)                                           0.261    46.949
n10251.in[1] (.names)                                            1.014    47.963
n10251.out[0] (.names)                                           0.261    48.224
n10727.in[1] (.names)                                            1.014    49.238
n10727.out[0] (.names)                                           0.261    49.499
n11362.in[0] (.names)                                            1.014    50.513
n11362.out[0] (.names)                                           0.261    50.774
n10683.in[1] (.names)                                            1.014    51.787
n10683.out[0] (.names)                                           0.261    52.048
n9280.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9280.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n11691.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n7417.in[2] (.names)                                             1.014     9.719
n7417.out[0] (.names)                                            0.261     9.980
n7429.in[0] (.names)                                             1.014    10.993
n7429.out[0] (.names)                                            0.261    11.254
n7435.in[1] (.names)                                             1.014    12.268
n7435.out[0] (.names)                                            0.261    12.529
n7422.in[1] (.names)                                             1.014    13.543
n7422.out[0] (.names)                                            0.261    13.804
n7436.in[0] (.names)                                             1.014    14.818
n7436.out[0] (.names)                                            0.261    15.079
n7424.in[0] (.names)                                             1.014    16.093
n7424.out[0] (.names)                                            0.261    16.354
n7460.in[1] (.names)                                             1.014    17.367
n7460.out[0] (.names)                                            0.261    17.628
n7458.in[0] (.names)                                             1.014    18.642
n7458.out[0] (.names)                                            0.261    18.903
n7459.in[0] (.names)                                             1.014    19.917
n7459.out[0] (.names)                                            0.261    20.178
n7461.in[3] (.names)                                             1.014    21.192
n7461.out[0] (.names)                                            0.261    21.453
n7748.in[1] (.names)                                             1.014    22.467
n7748.out[0] (.names)                                            0.261    22.728
n7750.in[0] (.names)                                             1.014    23.742
n7750.out[0] (.names)                                            0.261    24.003
n7752.in[1] (.names)                                             1.014    25.016
n7752.out[0] (.names)                                            0.261    25.277
n1874.in[0] (.names)                                             1.014    26.291
n1874.out[0] (.names)                                            0.261    26.552
n10190.in[0] (.names)                                            1.014    27.566
n10190.out[0] (.names)                                           0.261    27.827
n11842.in[1] (.names)                                            1.014    28.841
n11842.out[0] (.names)                                           0.261    29.102
n11843.in[0] (.names)                                            1.014    30.116
n11843.out[0] (.names)                                           0.261    30.377
n11846.in[1] (.names)                                            1.014    31.390
n11846.out[0] (.names)                                           0.261    31.651
n11858.in[1] (.names)                                            1.014    32.665
n11858.out[0] (.names)                                           0.261    32.926
n11769.in[0] (.names)                                            1.014    33.940
n11769.out[0] (.names)                                           0.261    34.201
n10735.in[1] (.names)                                            1.014    35.215
n10735.out[0] (.names)                                           0.261    35.476
n11110.in[3] (.names)                                            1.014    36.490
n11110.out[0] (.names)                                           0.261    36.751
n11669.in[1] (.names)                                            1.014    37.765
n11669.out[0] (.names)                                           0.261    38.026
n11671.in[0] (.names)                                            1.014    39.039
n11671.out[0] (.names)                                           0.261    39.300
n11679.in[0] (.names)                                            1.014    40.314
n11679.out[0] (.names)                                           0.261    40.575
n11703.in[0] (.names)                                            1.014    41.589
n11703.out[0] (.names)                                           0.261    41.850
n2661.in[0] (.names)                                             1.014    42.864
n2661.out[0] (.names)                                            0.261    43.125
n11280.in[0] (.names)                                            1.014    44.139
n11280.out[0] (.names)                                           0.261    44.400
n11696.in[0] (.names)                                            1.014    45.413
n11696.out[0] (.names)                                           0.261    45.674
n11692.in[0] (.names)                                            1.014    46.688
n11692.out[0] (.names)                                           0.261    46.949
n11693.in[1] (.names)                                            1.014    47.963
n11693.out[0] (.names)                                           0.261    48.224
n11687.in[0] (.names)                                            1.014    49.238
n11687.out[0] (.names)                                           0.261    49.499
n11093.in[1] (.names)                                            1.014    50.513
n11093.out[0] (.names)                                           0.261    50.774
n11690.in[1] (.names)                                            1.014    51.787
n11690.out[0] (.names)                                           0.261    52.048
n11691.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11691.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n10321.Q[0] (.latch clocked by pclk)
Endpoint  : n11834.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10321.clk[0] (.latch)                                           1.014     1.014
n10321.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11302.in[0] (.names)                                            1.014     2.070
n11302.out[0] (.names)                                           0.261     2.331
n11235.in[0] (.names)                                            1.014     3.344
n11235.out[0] (.names)                                           0.261     3.605
n11291.in[0] (.names)                                            1.014     4.619
n11291.out[0] (.names)                                           0.261     4.880
n11148.in[2] (.names)                                            1.014     5.894
n11148.out[0] (.names)                                           0.261     6.155
n11293.in[0] (.names)                                            1.014     7.169
n11293.out[0] (.names)                                           0.261     7.430
n11288.in[2] (.names)                                            1.014     8.444
n11288.out[0] (.names)                                           0.261     8.705
n11252.in[2] (.names)                                            1.014     9.719
n11252.out[0] (.names)                                           0.261     9.980
n11286.in[0] (.names)                                            1.014    10.993
n11286.out[0] (.names)                                           0.261    11.254
n11284.in[0] (.names)                                            1.014    12.268
n11284.out[0] (.names)                                           0.261    12.529
n11285.in[1] (.names)                                            1.014    13.543
n11285.out[0] (.names)                                           0.261    13.804
n11297.in[1] (.names)                                            1.014    14.818
n11297.out[0] (.names)                                           0.261    15.079
n11193.in[0] (.names)                                            1.014    16.093
n11193.out[0] (.names)                                           0.261    16.354
n11202.in[0] (.names)                                            1.014    17.367
n11202.out[0] (.names)                                           0.261    17.628
n11707.in[0] (.names)                                            1.014    18.642
n11707.out[0] (.names)                                           0.261    18.903
n11755.in[0] (.names)                                            1.014    19.917
n11755.out[0] (.names)                                           0.261    20.178
n11753.in[0] (.names)                                            1.014    21.192
n11753.out[0] (.names)                                           0.261    21.453
n11754.in[0] (.names)                                            1.014    22.467
n11754.out[0] (.names)                                           0.261    22.728
n11660.in[2] (.names)                                            1.014    23.742
n11660.out[0] (.names)                                           0.261    24.003
n11743.in[0] (.names)                                            1.014    25.016
n11743.out[0] (.names)                                           0.261    25.277
n11744.in[0] (.names)                                            1.014    26.291
n11744.out[0] (.names)                                           0.261    26.552
n11739.in[3] (.names)                                            1.014    27.566
n11739.out[0] (.names)                                           0.261    27.827
n11734.in[0] (.names)                                            1.014    28.841
n11734.out[0] (.names)                                           0.261    29.102
n11678.in[2] (.names)                                            1.014    30.116
n11678.out[0] (.names)                                           0.261    30.377
n11762.in[1] (.names)                                            1.014    31.390
n11762.out[0] (.names)                                           0.261    31.651
n11613.in[0] (.names)                                            1.014    32.665
n11613.out[0] (.names)                                           0.261    32.926
n11761.in[0] (.names)                                            1.014    33.940
n11761.out[0] (.names)                                           0.261    34.201
n11764.in[0] (.names)                                            1.014    35.215
n11764.out[0] (.names)                                           0.261    35.476
n10644.in[1] (.names)                                            1.014    36.490
n10644.out[0] (.names)                                           0.261    36.751
n11765.in[0] (.names)                                            1.014    37.765
n11765.out[0] (.names)                                           0.261    38.026
n11587.in[2] (.names)                                            1.014    39.039
n11587.out[0] (.names)                                           0.261    39.300
n11766.in[0] (.names)                                            1.014    40.314
n11766.out[0] (.names)                                           0.261    40.575
n2830.in[1] (.names)                                             1.014    41.589
n2830.out[0] (.names)                                            0.261    41.850
n11620.in[0] (.names)                                            1.014    42.864
n11620.out[0] (.names)                                           0.261    43.125
n11663.in[1] (.names)                                            1.014    44.139
n11663.out[0] (.names)                                           0.261    44.400
n9842.in[0] (.names)                                             1.014    45.413
n9842.out[0] (.names)                                            0.261    45.674
n10117.in[0] (.names)                                            1.014    46.688
n10117.out[0] (.names)                                           0.261    46.949
n10158.in[0] (.names)                                            1.014    47.963
n10158.out[0] (.names)                                           0.261    48.224
n11705.in[1] (.names)                                            1.014    49.238
n11705.out[0] (.names)                                           0.261    49.499
n11706.in[0] (.names)                                            1.014    50.513
n11706.out[0] (.names)                                           0.261    50.774
n11831.in[0] (.names)                                            1.014    51.787
n11831.out[0] (.names)                                           0.261    52.048
n11834.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11834.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n2767.Q[0] (.latch clocked by pclk)
Endpoint  : n2008.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2767.clk[0] (.latch)                                            1.014     1.014
n2767.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16461.in[0] (.names)                                            1.014     2.070
n16461.out[0] (.names)                                           0.261     2.331
n16455.in[1] (.names)                                            1.014     3.344
n16455.out[0] (.names)                                           0.261     3.605
n16457.in[0] (.names)                                            1.014     4.619
n16457.out[0] (.names)                                           0.261     4.880
n16428.in[0] (.names)                                            1.014     5.894
n16428.out[0] (.names)                                           0.261     6.155
n16429.in[0] (.names)                                            1.014     7.169
n16429.out[0] (.names)                                           0.261     7.430
n16430.in[0] (.names)                                            1.014     8.444
n16430.out[0] (.names)                                           0.261     8.705
n16424.in[0] (.names)                                            1.014     9.719
n16424.out[0] (.names)                                           0.261     9.980
n15827.in[0] (.names)                                            1.014    10.993
n15827.out[0] (.names)                                           0.261    11.254
n15820.in[2] (.names)                                            1.014    12.268
n15820.out[0] (.names)                                           0.261    12.529
n15821.in[0] (.names)                                            1.014    13.543
n15821.out[0] (.names)                                           0.261    13.804
n15823.in[0] (.names)                                            1.014    14.818
n15823.out[0] (.names)                                           0.261    15.079
n15833.in[2] (.names)                                            1.014    16.093
n15833.out[0] (.names)                                           0.261    16.354
n15837.in[0] (.names)                                            1.014    17.367
n15837.out[0] (.names)                                           0.261    17.628
n15838.in[1] (.names)                                            1.014    18.642
n15838.out[0] (.names)                                           0.261    18.903
n15840.in[2] (.names)                                            1.014    19.917
n15840.out[0] (.names)                                           0.261    20.178
n15841.in[0] (.names)                                            1.014    21.192
n15841.out[0] (.names)                                           0.261    21.453
n15845.in[0] (.names)                                            1.014    22.467
n15845.out[0] (.names)                                           0.261    22.728
n15846.in[1] (.names)                                            1.014    23.742
n15846.out[0] (.names)                                           0.261    24.003
n15847.in[0] (.names)                                            1.014    25.016
n15847.out[0] (.names)                                           0.261    25.277
n15816.in[0] (.names)                                            1.014    26.291
n15816.out[0] (.names)                                           0.261    26.552
n15876.in[0] (.names)                                            1.014    27.566
n15876.out[0] (.names)                                           0.261    27.827
n16127.in[1] (.names)                                            1.014    28.841
n16127.out[0] (.names)                                           0.261    29.102
n16125.in[0] (.names)                                            1.014    30.116
n16125.out[0] (.names)                                           0.261    30.377
n16126.in[0] (.names)                                            1.014    31.390
n16126.out[0] (.names)                                           0.261    31.651
n16129.in[1] (.names)                                            1.014    32.665
n16129.out[0] (.names)                                           0.261    32.926
n16027.in[1] (.names)                                            1.014    33.940
n16027.out[0] (.names)                                           0.261    34.201
n16083.in[0] (.names)                                            1.014    35.215
n16083.out[0] (.names)                                           0.261    35.476
n16131.in[0] (.names)                                            1.014    36.490
n16131.out[0] (.names)                                           0.261    36.751
n16503.in[1] (.names)                                            1.014    37.765
n16503.out[0] (.names)                                           0.261    38.026
n16504.in[0] (.names)                                            1.014    39.039
n16504.out[0] (.names)                                           0.261    39.300
n16505.in[0] (.names)                                            1.014    40.314
n16505.out[0] (.names)                                           0.261    40.575
n16513.in[1] (.names)                                            1.014    41.589
n16513.out[0] (.names)                                           0.261    41.850
n16474.in[1] (.names)                                            1.014    42.864
n16474.out[0] (.names)                                           0.261    43.125
n16511.in[1] (.names)                                            1.014    44.139
n16511.out[0] (.names)                                           0.261    44.400
n16512.in[0] (.names)                                            1.014    45.413
n16512.out[0] (.names)                                           0.261    45.674
n16519.in[0] (.names)                                            1.014    46.688
n16519.out[0] (.names)                                           0.261    46.949
n16520.in[1] (.names)                                            1.014    47.963
n16520.out[0] (.names)                                           0.261    48.224
n16521.in[0] (.names)                                            1.014    49.238
n16521.out[0] (.names)                                           0.261    49.499
n15339.in[0] (.names)                                            1.014    50.513
n15339.out[0] (.names)                                           0.261    50.774
n2141.in[0] (.names)                                             1.014    51.787
n2141.out[0] (.names)                                            0.261    52.048
n2008.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2008.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n2767.Q[0] (.latch clocked by pclk)
Endpoint  : n8150.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2767.clk[0] (.latch)                                            1.014     1.014
n2767.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16461.in[0] (.names)                                            1.014     2.070
n16461.out[0] (.names)                                           0.261     2.331
n16455.in[1] (.names)                                            1.014     3.344
n16455.out[0] (.names)                                           0.261     3.605
n16457.in[0] (.names)                                            1.014     4.619
n16457.out[0] (.names)                                           0.261     4.880
n16428.in[0] (.names)                                            1.014     5.894
n16428.out[0] (.names)                                           0.261     6.155
n16429.in[0] (.names)                                            1.014     7.169
n16429.out[0] (.names)                                           0.261     7.430
n16430.in[0] (.names)                                            1.014     8.444
n16430.out[0] (.names)                                           0.261     8.705
n16424.in[0] (.names)                                            1.014     9.719
n16424.out[0] (.names)                                           0.261     9.980
n15827.in[0] (.names)                                            1.014    10.993
n15827.out[0] (.names)                                           0.261    11.254
n15820.in[2] (.names)                                            1.014    12.268
n15820.out[0] (.names)                                           0.261    12.529
n15821.in[0] (.names)                                            1.014    13.543
n15821.out[0] (.names)                                           0.261    13.804
n15823.in[0] (.names)                                            1.014    14.818
n15823.out[0] (.names)                                           0.261    15.079
n15833.in[2] (.names)                                            1.014    16.093
n15833.out[0] (.names)                                           0.261    16.354
n15837.in[0] (.names)                                            1.014    17.367
n15837.out[0] (.names)                                           0.261    17.628
n15838.in[1] (.names)                                            1.014    18.642
n15838.out[0] (.names)                                           0.261    18.903
n15840.in[2] (.names)                                            1.014    19.917
n15840.out[0] (.names)                                           0.261    20.178
n15841.in[0] (.names)                                            1.014    21.192
n15841.out[0] (.names)                                           0.261    21.453
n15845.in[0] (.names)                                            1.014    22.467
n15845.out[0] (.names)                                           0.261    22.728
n15846.in[1] (.names)                                            1.014    23.742
n15846.out[0] (.names)                                           0.261    24.003
n15847.in[0] (.names)                                            1.014    25.016
n15847.out[0] (.names)                                           0.261    25.277
n15816.in[0] (.names)                                            1.014    26.291
n15816.out[0] (.names)                                           0.261    26.552
n15876.in[0] (.names)                                            1.014    27.566
n15876.out[0] (.names)                                           0.261    27.827
n16127.in[1] (.names)                                            1.014    28.841
n16127.out[0] (.names)                                           0.261    29.102
n16125.in[0] (.names)                                            1.014    30.116
n16125.out[0] (.names)                                           0.261    30.377
n16126.in[0] (.names)                                            1.014    31.390
n16126.out[0] (.names)                                           0.261    31.651
n16129.in[1] (.names)                                            1.014    32.665
n16129.out[0] (.names)                                           0.261    32.926
n16027.in[1] (.names)                                            1.014    33.940
n16027.out[0] (.names)                                           0.261    34.201
n16083.in[0] (.names)                                            1.014    35.215
n16083.out[0] (.names)                                           0.261    35.476
n16131.in[0] (.names)                                            1.014    36.490
n16131.out[0] (.names)                                           0.261    36.751
n16503.in[1] (.names)                                            1.014    37.765
n16503.out[0] (.names)                                           0.261    38.026
n16504.in[0] (.names)                                            1.014    39.039
n16504.out[0] (.names)                                           0.261    39.300
n16505.in[0] (.names)                                            1.014    40.314
n16505.out[0] (.names)                                           0.261    40.575
n16513.in[1] (.names)                                            1.014    41.589
n16513.out[0] (.names)                                           0.261    41.850
n16474.in[1] (.names)                                            1.014    42.864
n16474.out[0] (.names)                                           0.261    43.125
n16511.in[1] (.names)                                            1.014    44.139
n16511.out[0] (.names)                                           0.261    44.400
n16512.in[0] (.names)                                            1.014    45.413
n16512.out[0] (.names)                                           0.261    45.674
n16519.in[0] (.names)                                            1.014    46.688
n16519.out[0] (.names)                                           0.261    46.949
n16520.in[1] (.names)                                            1.014    47.963
n16520.out[0] (.names)                                           0.261    48.224
n16521.in[0] (.names)                                            1.014    49.238
n16521.out[0] (.names)                                           0.261    49.499
n15339.in[0] (.names)                                            1.014    50.513
n15339.out[0] (.names)                                           0.261    50.774
n16597.in[2] (.names)                                            1.014    51.787
n16597.out[0] (.names)                                           0.261    52.048
n8150.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8150.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n13444.Q[0] (.latch clocked by pclk)
Endpoint  : n2777.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13444.clk[0] (.latch)                                           1.014     1.014
n13444.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n8064.in[0] (.names)                                             1.014     2.070
n8064.out[0] (.names)                                            0.261     2.331
n14725.in[1] (.names)                                            1.014     3.344
n14725.out[0] (.names)                                           0.261     3.605
n14736.in[0] (.names)                                            1.014     4.619
n14736.out[0] (.names)                                           0.261     4.880
n14737.in[0] (.names)                                            1.014     5.894
n14737.out[0] (.names)                                           0.261     6.155
n14739.in[0] (.names)                                            1.014     7.169
n14739.out[0] (.names)                                           0.261     7.430
n14728.in[1] (.names)                                            1.014     8.444
n14728.out[0] (.names)                                           0.261     8.705
n14752.in[2] (.names)                                            1.014     9.719
n14752.out[0] (.names)                                           0.261     9.980
n14758.in[0] (.names)                                            1.014    10.993
n14758.out[0] (.names)                                           0.261    11.254
n14759.in[0] (.names)                                            1.014    12.268
n14759.out[0] (.names)                                           0.261    12.529
n14582.in[0] (.names)                                            1.014    13.543
n14582.out[0] (.names)                                           0.261    13.804
n14447.in[0] (.names)                                            1.014    14.818
n14447.out[0] (.names)                                           0.261    15.079
n14448.in[2] (.names)                                            1.014    16.093
n14448.out[0] (.names)                                           0.261    16.354
n14449.in[1] (.names)                                            1.014    17.367
n14449.out[0] (.names)                                           0.261    17.628
n14450.in[0] (.names)                                            1.014    18.642
n14450.out[0] (.names)                                           0.261    18.903
n14451.in[0] (.names)                                            1.014    19.917
n14451.out[0] (.names)                                           0.261    20.178
n14453.in[1] (.names)                                            1.014    21.192
n14453.out[0] (.names)                                           0.261    21.453
n14419.in[2] (.names)                                            1.014    22.467
n14419.out[0] (.names)                                           0.261    22.728
n14442.in[2] (.names)                                            1.014    23.742
n14442.out[0] (.names)                                           0.261    24.003
n14454.in[0] (.names)                                            1.014    25.016
n14454.out[0] (.names)                                           0.261    25.277
n14407.in[0] (.names)                                            1.014    26.291
n14407.out[0] (.names)                                           0.261    26.552
n14408.in[3] (.names)                                            1.014    27.566
n14408.out[0] (.names)                                           0.261    27.827
n14409.in[0] (.names)                                            1.014    28.841
n14409.out[0] (.names)                                           0.261    29.102
n14410.in[0] (.names)                                            1.014    30.116
n14410.out[0] (.names)                                           0.261    30.377
n14263.in[0] (.names)                                            1.014    31.390
n14263.out[0] (.names)                                           0.261    31.651
n14596.in[2] (.names)                                            1.014    32.665
n14596.out[0] (.names)                                           0.261    32.926
n14603.in[0] (.names)                                            1.014    33.940
n14603.out[0] (.names)                                           0.261    34.201
n14551.in[2] (.names)                                            1.014    35.215
n14551.out[0] (.names)                                           0.261    35.476
n14604.in[1] (.names)                                            1.014    36.490
n14604.out[0] (.names)                                           0.261    36.751
n14615.in[0] (.names)                                            1.014    37.765
n14615.out[0] (.names)                                           0.261    38.026
n14503.in[0] (.names)                                            1.014    39.039
n14503.out[0] (.names)                                           0.261    39.300
n14504.in[0] (.names)                                            1.014    40.314
n14504.out[0] (.names)                                           0.261    40.575
n14509.in[1] (.names)                                            1.014    41.589
n14509.out[0] (.names)                                           0.261    41.850
n14510.in[0] (.names)                                            1.014    42.864
n14510.out[0] (.names)                                           0.261    43.125
n14495.in[1] (.names)                                            1.014    44.139
n14495.out[0] (.names)                                           0.261    44.400
n14496.in[0] (.names)                                            1.014    45.413
n14496.out[0] (.names)                                           0.261    45.674
n13949.in[2] (.names)                                            1.014    46.688
n13949.out[0] (.names)                                           0.261    46.949
n13950.in[2] (.names)                                            1.014    47.963
n13950.out[0] (.names)                                           0.261    48.224
n2068.in[0] (.names)                                             1.014    49.238
n2068.out[0] (.names)                                            0.261    49.499
n13591.in[0] (.names)                                            1.014    50.513
n13591.out[0] (.names)                                           0.261    50.774
n2776.in[0] (.names)                                             1.014    51.787
n2776.out[0] (.names)                                            0.261    52.048
n2777.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2777.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n4594.Q[0] (.latch clocked by pclk)
Endpoint  : n2790.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4594.clk[0] (.latch)                                            1.014     1.014
n4594.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4595.in[0] (.names)                                             1.014     2.070
n4595.out[0] (.names)                                            0.261     2.331
n3757.in[0] (.names)                                             1.014     3.344
n3757.out[0] (.names)                                            0.261     3.605
n3442.in[0] (.names)                                             1.014     4.619
n3442.out[0] (.names)                                            0.261     4.880
n3882.in[2] (.names)                                             1.014     5.894
n3882.out[0] (.names)                                            0.261     6.155
n4110.in[2] (.names)                                             1.014     7.169
n4110.out[0] (.names)                                            0.261     7.430
n4112.in[1] (.names)                                             1.014     8.444
n4112.out[0] (.names)                                            0.261     8.705
n4084.in[0] (.names)                                             1.014     9.719
n4084.out[0] (.names)                                            0.261     9.980
n3933.in[0] (.names)                                             1.014    10.993
n3933.out[0] (.names)                                            0.261    11.254
n4081.in[0] (.names)                                             1.014    12.268
n4081.out[0] (.names)                                            0.261    12.529
n4082.in[0] (.names)                                             1.014    13.543
n4082.out[0] (.names)                                            0.261    13.804
n4085.in[1] (.names)                                             1.014    14.818
n4085.out[0] (.names)                                            0.261    15.079
n4140.in[0] (.names)                                             1.014    16.093
n4140.out[0] (.names)                                            0.261    16.354
n4135.in[1] (.names)                                             1.014    17.367
n4135.out[0] (.names)                                            0.261    17.628
n3989.in[0] (.names)                                             1.014    18.642
n3989.out[0] (.names)                                            0.261    18.903
n3522.in[1] (.names)                                             1.014    19.917
n3522.out[0] (.names)                                            0.261    20.178
n3523.in[2] (.names)                                             1.014    21.192
n3523.out[0] (.names)                                            0.261    21.453
n3528.in[1] (.names)                                             1.014    22.467
n3528.out[0] (.names)                                            0.261    22.728
n3529.in[0] (.names)                                             1.014    23.742
n3529.out[0] (.names)                                            0.261    24.003
n3268.in[1] (.names)                                             1.014    25.016
n3268.out[0] (.names)                                            0.261    25.277
n3532.in[0] (.names)                                             1.014    26.291
n3532.out[0] (.names)                                            0.261    26.552
n3571.in[1] (.names)                                             1.014    27.566
n3571.out[0] (.names)                                            0.261    27.827
n3572.in[2] (.names)                                             1.014    28.841
n3572.out[0] (.names)                                            0.261    29.102
n3573.in[0] (.names)                                             1.014    30.116
n3573.out[0] (.names)                                            0.261    30.377
n3125.in[0] (.names)                                             1.014    31.390
n3125.out[0] (.names)                                            0.261    31.651
n3575.in[0] (.names)                                             1.014    32.665
n3575.out[0] (.names)                                            0.261    32.926
n3512.in[0] (.names)                                             1.014    33.940
n3512.out[0] (.names)                                            0.261    34.201
n3589.in[0] (.names)                                             1.014    35.215
n3589.out[0] (.names)                                            0.261    35.476
n3588.in[0] (.names)                                             1.014    36.490
n3588.out[0] (.names)                                            0.261    36.751
n3556.in[0] (.names)                                             1.014    37.765
n3556.out[0] (.names)                                            0.261    38.026
n3128.in[0] (.names)                                             1.014    39.039
n3128.out[0] (.names)                                            0.261    39.300
n1931.in[2] (.names)                                             1.014    40.314
n1931.out[0] (.names)                                            0.261    40.575
n3130.in[1] (.names)                                             1.014    41.589
n3130.out[0] (.names)                                            0.261    41.850
n3007.in[0] (.names)                                             1.014    42.864
n3007.out[0] (.names)                                            0.261    43.125
n2838.in[1] (.names)                                             1.014    44.139
n2838.out[0] (.names)                                            0.261    44.400
n3131.in[0] (.names)                                             1.014    45.413
n3131.out[0] (.names)                                            0.261    45.674
n2998.in[0] (.names)                                             1.014    46.688
n2998.out[0] (.names)                                            0.261    46.949
n3000.in[0] (.names)                                             1.014    47.963
n3000.out[0] (.names)                                            0.261    48.224
n3008.in[0] (.names)                                             1.014    49.238
n3008.out[0] (.names)                                            0.261    49.499
n3014.in[2] (.names)                                             1.014    50.513
n3014.out[0] (.names)                                            0.261    50.774
n2789.in[1] (.names)                                             1.014    51.787
n2789.out[0] (.names)                                            0.261    52.048
n2790.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2790.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n6739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n6597.in[0] (.names)                                             1.014     9.719
n6597.out[0] (.names)                                            0.261     9.980
n6598.in[1] (.names)                                             1.014    10.993
n6598.out[0] (.names)                                            0.261    11.254
n6556.in[0] (.names)                                             1.014    12.268
n6556.out[0] (.names)                                            0.261    12.529
n6600.in[0] (.names)                                             1.014    13.543
n6600.out[0] (.names)                                            0.261    13.804
n6663.in[0] (.names)                                             1.014    14.818
n6663.out[0] (.names)                                            0.261    15.079
n6668.in[3] (.names)                                             1.014    16.093
n6668.out[0] (.names)                                            0.261    16.354
n6669.in[1] (.names)                                             1.014    17.367
n6669.out[0] (.names)                                            0.261    17.628
n6674.in[0] (.names)                                             1.014    18.642
n6674.out[0] (.names)                                            0.261    18.903
n6683.in[1] (.names)                                             1.014    19.917
n6683.out[0] (.names)                                            0.261    20.178
n6684.in[1] (.names)                                             1.014    21.192
n6684.out[0] (.names)                                            0.261    21.453
n6687.in[1] (.names)                                             1.014    22.467
n6687.out[0] (.names)                                            0.261    22.728
n6689.in[1] (.names)                                             1.014    23.742
n6689.out[0] (.names)                                            0.261    24.003
n6711.in[2] (.names)                                             1.014    25.016
n6711.out[0] (.names)                                            0.261    25.277
n6712.in[1] (.names)                                             1.014    26.291
n6712.out[0] (.names)                                            0.261    26.552
n6715.in[0] (.names)                                             1.014    27.566
n6715.out[0] (.names)                                            0.261    27.827
n6706.in[0] (.names)                                             1.014    28.841
n6706.out[0] (.names)                                            0.261    29.102
n6707.in[0] (.names)                                             1.014    30.116
n6707.out[0] (.names)                                            0.261    30.377
n6804.in[0] (.names)                                             1.014    31.390
n6804.out[0] (.names)                                            0.261    31.651
n6805.in[0] (.names)                                             1.014    32.665
n6805.out[0] (.names)                                            0.261    32.926
n6806.in[0] (.names)                                             1.014    33.940
n6806.out[0] (.names)                                            0.261    34.201
n6807.in[0] (.names)                                             1.014    35.215
n6807.out[0] (.names)                                            0.261    35.476
n6819.in[1] (.names)                                             1.014    36.490
n6819.out[0] (.names)                                            0.261    36.751
n4162.in[0] (.names)                                             1.014    37.765
n4162.out[0] (.names)                                            0.261    38.026
n6881.in[0] (.names)                                             1.014    39.039
n6881.out[0] (.names)                                            0.261    39.300
n7165.in[1] (.names)                                             1.014    40.314
n7165.out[0] (.names)                                            0.261    40.575
n7176.in[1] (.names)                                             1.014    41.589
n7176.out[0] (.names)                                            0.261    41.850
n7059.in[2] (.names)                                             1.014    42.864
n7059.out[0] (.names)                                            0.261    43.125
n7164.in[1] (.names)                                             1.014    44.139
n7164.out[0] (.names)                                            0.261    44.400
n6952.in[0] (.names)                                             1.014    45.413
n6952.out[0] (.names)                                            0.261    45.674
n6954.in[1] (.names)                                             1.014    46.688
n6954.out[0] (.names)                                            0.261    46.949
n6944.in[0] (.names)                                             1.014    47.963
n6944.out[0] (.names)                                            0.261    48.224
n6945.in[1] (.names)                                             1.014    49.238
n6945.out[0] (.names)                                            0.261    49.499
n6946.in[0] (.names)                                             1.014    50.513
n6946.out[0] (.names)                                            0.261    50.774
n6738.in[0] (.names)                                             1.014    51.787
n6738.out[0] (.names)                                            0.261    52.048
n6739.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6739.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n6947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n6597.in[0] (.names)                                             1.014     9.719
n6597.out[0] (.names)                                            0.261     9.980
n6598.in[1] (.names)                                             1.014    10.993
n6598.out[0] (.names)                                            0.261    11.254
n6556.in[0] (.names)                                             1.014    12.268
n6556.out[0] (.names)                                            0.261    12.529
n6600.in[0] (.names)                                             1.014    13.543
n6600.out[0] (.names)                                            0.261    13.804
n6663.in[0] (.names)                                             1.014    14.818
n6663.out[0] (.names)                                            0.261    15.079
n6668.in[3] (.names)                                             1.014    16.093
n6668.out[0] (.names)                                            0.261    16.354
n6669.in[1] (.names)                                             1.014    17.367
n6669.out[0] (.names)                                            0.261    17.628
n6674.in[0] (.names)                                             1.014    18.642
n6674.out[0] (.names)                                            0.261    18.903
n6683.in[1] (.names)                                             1.014    19.917
n6683.out[0] (.names)                                            0.261    20.178
n6684.in[1] (.names)                                             1.014    21.192
n6684.out[0] (.names)                                            0.261    21.453
n6687.in[1] (.names)                                             1.014    22.467
n6687.out[0] (.names)                                            0.261    22.728
n6689.in[1] (.names)                                             1.014    23.742
n6689.out[0] (.names)                                            0.261    24.003
n6711.in[2] (.names)                                             1.014    25.016
n6711.out[0] (.names)                                            0.261    25.277
n6712.in[1] (.names)                                             1.014    26.291
n6712.out[0] (.names)                                            0.261    26.552
n6715.in[0] (.names)                                             1.014    27.566
n6715.out[0] (.names)                                            0.261    27.827
n6706.in[0] (.names)                                             1.014    28.841
n6706.out[0] (.names)                                            0.261    29.102
n6707.in[0] (.names)                                             1.014    30.116
n6707.out[0] (.names)                                            0.261    30.377
n6804.in[0] (.names)                                             1.014    31.390
n6804.out[0] (.names)                                            0.261    31.651
n6805.in[0] (.names)                                             1.014    32.665
n6805.out[0] (.names)                                            0.261    32.926
n6806.in[0] (.names)                                             1.014    33.940
n6806.out[0] (.names)                                            0.261    34.201
n6807.in[0] (.names)                                             1.014    35.215
n6807.out[0] (.names)                                            0.261    35.476
n6819.in[1] (.names)                                             1.014    36.490
n6819.out[0] (.names)                                            0.261    36.751
n4162.in[0] (.names)                                             1.014    37.765
n4162.out[0] (.names)                                            0.261    38.026
n6881.in[0] (.names)                                             1.014    39.039
n6881.out[0] (.names)                                            0.261    39.300
n7165.in[1] (.names)                                             1.014    40.314
n7165.out[0] (.names)                                            0.261    40.575
n7176.in[1] (.names)                                             1.014    41.589
n7176.out[0] (.names)                                            0.261    41.850
n7059.in[2] (.names)                                             1.014    42.864
n7059.out[0] (.names)                                            0.261    43.125
n7164.in[1] (.names)                                             1.014    44.139
n7164.out[0] (.names)                                            0.261    44.400
n6952.in[0] (.names)                                             1.014    45.413
n6952.out[0] (.names)                                            0.261    45.674
n6954.in[1] (.names)                                             1.014    46.688
n6954.out[0] (.names)                                            0.261    46.949
n6944.in[0] (.names)                                             1.014    47.963
n6944.out[0] (.names)                                            0.261    48.224
n6945.in[1] (.names)                                             1.014    49.238
n6945.out[0] (.names)                                            0.261    49.499
n6946.in[0] (.names)                                             1.014    50.513
n6946.out[0] (.names)                                            0.261    50.774
n6738.in[0] (.names)                                             1.014    51.787
n6738.out[0] (.names)                                            0.261    52.048
n6947.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6947.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n1776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n6597.in[0] (.names)                                             1.014     9.719
n6597.out[0] (.names)                                            0.261     9.980
n6598.in[1] (.names)                                             1.014    10.993
n6598.out[0] (.names)                                            0.261    11.254
n6556.in[0] (.names)                                             1.014    12.268
n6556.out[0] (.names)                                            0.261    12.529
n6600.in[0] (.names)                                             1.014    13.543
n6600.out[0] (.names)                                            0.261    13.804
n6663.in[0] (.names)                                             1.014    14.818
n6663.out[0] (.names)                                            0.261    15.079
n6668.in[3] (.names)                                             1.014    16.093
n6668.out[0] (.names)                                            0.261    16.354
n6669.in[1] (.names)                                             1.014    17.367
n6669.out[0] (.names)                                            0.261    17.628
n6674.in[0] (.names)                                             1.014    18.642
n6674.out[0] (.names)                                            0.261    18.903
n6683.in[1] (.names)                                             1.014    19.917
n6683.out[0] (.names)                                            0.261    20.178
n6684.in[1] (.names)                                             1.014    21.192
n6684.out[0] (.names)                                            0.261    21.453
n6687.in[1] (.names)                                             1.014    22.467
n6687.out[0] (.names)                                            0.261    22.728
n6689.in[1] (.names)                                             1.014    23.742
n6689.out[0] (.names)                                            0.261    24.003
n6711.in[2] (.names)                                             1.014    25.016
n6711.out[0] (.names)                                            0.261    25.277
n6712.in[1] (.names)                                             1.014    26.291
n6712.out[0] (.names)                                            0.261    26.552
n6715.in[0] (.names)                                             1.014    27.566
n6715.out[0] (.names)                                            0.261    27.827
n6706.in[0] (.names)                                             1.014    28.841
n6706.out[0] (.names)                                            0.261    29.102
n6707.in[0] (.names)                                             1.014    30.116
n6707.out[0] (.names)                                            0.261    30.377
n6804.in[0] (.names)                                             1.014    31.390
n6804.out[0] (.names)                                            0.261    31.651
n6805.in[0] (.names)                                             1.014    32.665
n6805.out[0] (.names)                                            0.261    32.926
n6806.in[0] (.names)                                             1.014    33.940
n6806.out[0] (.names)                                            0.261    34.201
n6807.in[0] (.names)                                             1.014    35.215
n6807.out[0] (.names)                                            0.261    35.476
n6819.in[1] (.names)                                             1.014    36.490
n6819.out[0] (.names)                                            0.261    36.751
n4162.in[0] (.names)                                             1.014    37.765
n4162.out[0] (.names)                                            0.261    38.026
n6881.in[0] (.names)                                             1.014    39.039
n6881.out[0] (.names)                                            0.261    39.300
n7165.in[1] (.names)                                             1.014    40.314
n7165.out[0] (.names)                                            0.261    40.575
n7176.in[1] (.names)                                             1.014    41.589
n7176.out[0] (.names)                                            0.261    41.850
n7059.in[2] (.names)                                             1.014    42.864
n7059.out[0] (.names)                                            0.261    43.125
n7164.in[1] (.names)                                             1.014    44.139
n7164.out[0] (.names)                                            0.261    44.400
n6952.in[0] (.names)                                             1.014    45.413
n6952.out[0] (.names)                                            0.261    45.674
n6954.in[1] (.names)                                             1.014    46.688
n6954.out[0] (.names)                                            0.261    46.949
n6944.in[0] (.names)                                             1.014    47.963
n6944.out[0] (.names)                                            0.261    48.224
n6945.in[1] (.names)                                             1.014    49.238
n6945.out[0] (.names)                                            0.261    49.499
n7179.in[1] (.names)                                             1.014    50.513
n7179.out[0] (.names)                                            0.261    50.774
n4181.in[1] (.names)                                             1.014    51.787
n4181.out[0] (.names)                                            0.261    52.048
n1776.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1776.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n1873.Q[0] (.latch clocked by pclk)
Endpoint  : n6749.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1873.clk[0] (.latch)                                            1.014     1.014
n1873.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7826.in[1] (.names)                                             1.014     2.070
n7826.out[0] (.names)                                            0.261     2.331
n7828.in[0] (.names)                                             1.014     3.344
n7828.out[0] (.names)                                            0.261     3.605
n7843.in[1] (.names)                                             1.014     4.619
n7843.out[0] (.names)                                            0.261     4.880
n7616.in[0] (.names)                                             1.014     5.894
n7616.out[0] (.names)                                            0.261     6.155
n7849.in[0] (.names)                                             1.014     7.169
n7849.out[0] (.names)                                            0.261     7.430
n2083.in[0] (.names)                                             1.014     8.444
n2083.out[0] (.names)                                            0.261     8.705
n6597.in[0] (.names)                                             1.014     9.719
n6597.out[0] (.names)                                            0.261     9.980
n6598.in[1] (.names)                                             1.014    10.993
n6598.out[0] (.names)                                            0.261    11.254
n6556.in[0] (.names)                                             1.014    12.268
n6556.out[0] (.names)                                            0.261    12.529
n6600.in[0] (.names)                                             1.014    13.543
n6600.out[0] (.names)                                            0.261    13.804
n6663.in[0] (.names)                                             1.014    14.818
n6663.out[0] (.names)                                            0.261    15.079
n6668.in[3] (.names)                                             1.014    16.093
n6668.out[0] (.names)                                            0.261    16.354
n6669.in[1] (.names)                                             1.014    17.367
n6669.out[0] (.names)                                            0.261    17.628
n6674.in[0] (.names)                                             1.014    18.642
n6674.out[0] (.names)                                            0.261    18.903
n6683.in[1] (.names)                                             1.014    19.917
n6683.out[0] (.names)                                            0.261    20.178
n6684.in[1] (.names)                                             1.014    21.192
n6684.out[0] (.names)                                            0.261    21.453
n6687.in[1] (.names)                                             1.014    22.467
n6687.out[0] (.names)                                            0.261    22.728
n6689.in[1] (.names)                                             1.014    23.742
n6689.out[0] (.names)                                            0.261    24.003
n6711.in[2] (.names)                                             1.014    25.016
n6711.out[0] (.names)                                            0.261    25.277
n6712.in[1] (.names)                                             1.014    26.291
n6712.out[0] (.names)                                            0.261    26.552
n6715.in[0] (.names)                                             1.014    27.566
n6715.out[0] (.names)                                            0.261    27.827
n6706.in[0] (.names)                                             1.014    28.841
n6706.out[0] (.names)                                            0.261    29.102
n6707.in[0] (.names)                                             1.014    30.116
n6707.out[0] (.names)                                            0.261    30.377
n6804.in[0] (.names)                                             1.014    31.390
n6804.out[0] (.names)                                            0.261    31.651
n6805.in[0] (.names)                                             1.014    32.665
n6805.out[0] (.names)                                            0.261    32.926
n6806.in[0] (.names)                                             1.014    33.940
n6806.out[0] (.names)                                            0.261    34.201
n6807.in[0] (.names)                                             1.014    35.215
n6807.out[0] (.names)                                            0.261    35.476
n6819.in[1] (.names)                                             1.014    36.490
n6819.out[0] (.names)                                            0.261    36.751
n4162.in[0] (.names)                                             1.014    37.765
n4162.out[0] (.names)                                            0.261    38.026
n6881.in[0] (.names)                                             1.014    39.039
n6881.out[0] (.names)                                            0.261    39.300
n7165.in[1] (.names)                                             1.014    40.314
n7165.out[0] (.names)                                            0.261    40.575
n7176.in[1] (.names)                                             1.014    41.589
n7176.out[0] (.names)                                            0.261    41.850
n7059.in[2] (.names)                                             1.014    42.864
n7059.out[0] (.names)                                            0.261    43.125
n7164.in[1] (.names)                                             1.014    44.139
n7164.out[0] (.names)                                            0.261    44.400
n6952.in[0] (.names)                                             1.014    45.413
n6952.out[0] (.names)                                            0.261    45.674
n6954.in[1] (.names)                                             1.014    46.688
n6954.out[0] (.names)                                            0.261    46.949
n6944.in[0] (.names)                                             1.014    47.963
n6944.out[0] (.names)                                            0.261    48.224
n6945.in[1] (.names)                                             1.014    49.238
n6945.out[0] (.names)                                            0.261    49.499
n7205.in[0] (.names)                                             1.014    50.513
n7205.out[0] (.names)                                            0.261    50.774
n6748.in[1] (.names)                                             1.014    51.787
n6748.out[0] (.names)                                            0.261    52.048
n6749.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6749.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
