// Seed: 2486291192
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output supply0 id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7,
    output uwire id_8
);
  wire id_10;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri   id_3
);
  assign id_1 = (-1 ? id_0 : id_2);
  assign id_1 = -1'h0;
  wand id_5, id_6;
  assign id_1 = 1;
  assign id_1 = -1;
  assign id_5 = id_3 & -1;
  id_7 :
  assert property (@(posedge 1) id_6);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_8;
  wire id_9;
  assign id_7 = 1'b0;
endmodule
