0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/rhuynh/CSEN122Project/CSEN122Project.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/ALU.v,1710471087,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/and_gate.v,,alu,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/and_gate.v,1709941747,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/buffer.v,,and_gate,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/buffer.v,1710474928,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/control.v,,exwb_buffer;idex_buffer;ifid_buffer,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/control.v,1710550158,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/data_mem.v,,control,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/data_mem.v,1710968719,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/inst_mem.v,,data_mem,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/inst_mem.v,1710970464,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/mux.v,,inst_mem,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/mux.v,1710556011,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/or_gate.v,,mux,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/or_gate.v,1710454868,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/program_counter.v,,or_gate,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/program_counter.v,1709865056,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/reg_file.v,,program_counter,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/reg_file.v,1710554081,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/sign_extender.v,,reg_file,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/sign_extender.v,1710547368,verilog,,C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v,,sign_extender,,,,,,,,
C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v,1710554328,verilog,,,,test_bench,,,,,,,,
