# Reading pref.tcl
# do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:49 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:38:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:38:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:38:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:38:50 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:50 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:38:50 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:50 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:38:50 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:38:50 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
add wave -position insertpoint  \
sim:/tb/DUT/U0/clock_out
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
run
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
run
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
run
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
add wave -position insertpoint  \
sim:/tb/DUT/U0/PLL1/rst
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
run
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
run
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
run
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
ls
# Project1.sft                      Project1_run_msim_rtl_verilog.do.bak  
# Project1.vo                       modelsim.ini                          
# Project1_iputf_input              msim_transcript                       
# Project1_iputf_libs               rtl_work                              
# Project1_modelsim.xrf             vsim.wlf                              
# Project1_run_msim_rtl_verilog.do  wave.do                               
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:54 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:45:54 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:54 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:45:54 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:54 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:45:54 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:54 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:45:54 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:54 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:45:54 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:54 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:45:54 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 16:45:55 on Sep 24,2020, Elapsed time: 0:07:05
# Errors: 0, Warnings: 29
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:45:55 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave testKEY
# add wave clock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 1 ms
# wave zoom full
# 0 ps
# 1055439 ns
quit -sim
# End time: 16:47:47 on Sep 24,2020, Elapsed time: 0:01:52
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:49 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:47:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:47:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:47:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:47:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:47:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:49 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:47:49 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:47:49 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave testKEY
# add wave clock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 100 ns
# wave zoom full
# 0 ps
# 544095247500 ps
quit -sim
# End time: 16:49:41 on Sep 24,2020, Elapsed time: 0:01:52
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:42 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:49:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:42 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:49:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:42 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:49:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:42 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:49:43 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:43 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:49:43 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:43 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:49:43 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:49:43 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave testKEY
# add wave clock
# add wave counter
# add wave VGA_HS
# ** UI-Msg: (vish-4014) No objects found matching 'VGA_HS'.
# Error in macro ./wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching 'VGA_HS'.
#     while executing
# "add wave VGA_HS"
quit -sim
# End time: 16:50:21 on Sep 24,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:22 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:50:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:50:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:50:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:50:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:50:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:50:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:50:22 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave testKEY
# add wave clock
# add wave counter
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:51:12 on Sep 24,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:13 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:51:13 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:13 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:51:13 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:13 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:51:13 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:13 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:51:13 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:13 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:51:13 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:13 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:51:13 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:51:13 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:53:01 on Sep 24,2020, Elapsed time: 0:01:48
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:02 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:53:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:53:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:53:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:53:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:53:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:53:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:53:02 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:53:31 on Sep 24,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:32 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:53:33 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:33 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:53:33 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:33 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:53:33 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:33 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:53:33 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:33 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:53:33 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:53:33 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:53:33 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:53:33 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:54:21 on Sep 24,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:22 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:54:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:54:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:54:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:54:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:54:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:22 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:54:22 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:54:22 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:54:49 on Sep 24,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:50 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:54:50 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:50 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:54:50 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:50 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:54:50 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:50 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:54:51 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:51 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:54:51 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:51 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:54:51 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:54:51 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:58:08 on Sep 24,2020, Elapsed time: 0:03:17
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:09 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:58:09 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:09 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:58:09 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:09 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:58:09 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:09 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:58:09 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:09 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:58:09 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:09 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:58:09 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:58:09 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 16:59:51 on Sep 24,2020, Elapsed time: 0:01:42
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:52 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 16:59:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 16:59:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:59:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 16:59:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 16:59:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:53 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:59:53 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:59:53 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 17:00:16 on Sep 24,2020, Elapsed time: 0:00:23
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:18 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:00:18 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:18 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:00:18 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:18 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:00:18 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:18 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:00:18 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:18 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:00:18 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:18 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:00:18 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:00:18 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 17:00:50 on Sep 24,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:51 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:00:51 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:51 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:00:52 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:00:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:00:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:00:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:52 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:00:52 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:00:52 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 17:01:04 on Sep 24,2020, Elapsed time: 0:00:12
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:05 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:01:06 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:06 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:01:06 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:06 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:01:06 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:06 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:01:06 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:06 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:01:06 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:06 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:01:06 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:01:06 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 17:01:42 on Sep 24,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:43 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:01:43 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:43 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:01:44 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:44 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:01:44 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:44 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:01:44 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:44 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:01:44 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:44 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:01:44 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:01:44 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 17:08:39 on Sep 24,2020, Elapsed time: 0:06:55
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:40 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:08:40 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:40 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:08:40 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:40 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:08:40 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:40 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:08:40 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:40 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:08:40 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:40 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:08:40 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:08:40 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 5449500 ps
quit -sim
# End time: 17:10:03 on Sep 24,2020, Elapsed time: 0:01:23
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:04 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:10:04 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:04 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:10:04 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:04 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:10:05 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:10:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:10:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:10:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:10:05 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 1376329500 ps
quit -sim
# End time: 17:10:27 on Sep 24,2020, Elapsed time: 0:00:22
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:28 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:10:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:10:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:10:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:10:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:10:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:10:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:10:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:10:28 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 86089500 ps
quit -sim
# End time: 17:13:33 on Sep 24,2020, Elapsed time: 0:03:05
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:34 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:13:34 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:34 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:13:34 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:34 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:13:34 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:34 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:13:34 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:34 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:13:34 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:35 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:13:35 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:13:35 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 86089500 ps
quit -sim
# End time: 17:15:40 on Sep 24,2020, Elapsed time: 0:02:05
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:41 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:15:41 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:41 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:15:41 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:41 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:15:42 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:42 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:15:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:42 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:15:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:15:42 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:15:42 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:15:42 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 86089500 ps
quit -sim
# End time: 17:16:45 on Sep 24,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:46 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:16:46 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:46 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:16:46 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:46 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:16:46 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:46 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:16:46 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:46 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:16:46 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:46 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:16:46 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:16:46 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 86089500 ps
quit -sim
# End time: 17:19:01 on Sep 24,2020, Elapsed time: 0:02:15
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:02 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:19:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:19:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:19:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:19:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:19:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:19:02 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:19:03 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:19:03 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 86089500 ps

quit -sim
# End time: 17:21:37 on Sep 24,2020, Elapsed time: 0:02:34
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:38 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:21:39 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:21:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:21:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# ** Error: F:/FPGADesign/Project1/Source/VTC.v(57): (vlog-2730) Undefined variable: 'vPixel'.
# End time: 17:21:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project1_run_msim_rtl_verilog.do line 21
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}"
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:04 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:22:05 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:22:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:22:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:22:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:22:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:05 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:22:05 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:22:05 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 1376329500 ps
quit -sim
# End time: 17:25:13 on Sep 24,2020, Elapsed time: 0:03:08
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:14 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:25:14 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:14 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:25:14 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:14 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:25:14 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:14 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:25:14 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:14 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:25:14 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:14 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:25:15 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:25:15 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 1376329500 ps
quit -sim
# End time: 17:25:37 on Sep 24,2020, Elapsed time: 0:00:22
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:38 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:25:38 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:25:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:25:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:25:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:25:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:39 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:25:39 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:25:39 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 22020169500 ps
quit -sim
# End time: 17:30:01 on Sep 24,2020, Elapsed time: 0:04:22
# Errors: 0, Warnings: 29
do Project1_run_msim_rtl_verilog.do
# if ![file isdirectory Project1_iputf_libs] {
# 	file mkdir Project1_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:02 on Sep 24,2020
# vlog -reportprogress 300 F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 17:30:02 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/PG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:03 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/PG.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 17:30:03 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:03 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:30:03 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/VTC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:03 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/VTC.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 17:30:03 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Source {F:/FPGADesign/Project1/Source/Project1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:03 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Source" F:/FPGADesign/Project1/Source/Project1.v 
# -- Compiling module Project1
# 
# Top level modules:
# 	Project1
# End time: 17:30:03 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project1/Quartus/../Source {F:/FPGADesign/Project1/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:03 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project1/Quartus/../Source" F:/FPGADesign/Project1/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:30:03 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 17:30:03 on Sep 24,2020
# Loading work.tb
# Loading work.Project1
# Loading work.clock
# Loading work.video_pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.VTC
# Loading work.PG
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project1/Quartus/../Source/tb.v Line: 25
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/../Source/tb.v(25): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'video_pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U0/PLL1/video_pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project1/Quartus/video_pll_sim/video_pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'hPixel'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'line'. The port definition is at: F:/FPGADesign/Project1/Source/VTC.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1 File: F:/FPGADesign/Project1/Source/Project1.v Line: 62
# 
# do wave.do
# add wave -divider "Inputs"
# add wave testKEY[0]
# add wave clock
# add wave -radix hexadecimal counter
# 
# add wave -divider "VGA Out"
# add wave testVGA_HS
# add wave testVGA_VS
# add wave testVGA_R
# add wave testVGA_G
# add wave testVGA_B
# 
# add wave -divider "PLL"
# add wave DUT/U0/PLL1/outclk_0
# add wave DUT/U0/PLL1/rst
# add wave DUT/U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/U0/clock_out
# add wave DUT/U0/reset
# 
# add wave -divider "VTC.v"
# add wave DUT/U1/vSync
# add wave DUT/U1/hSync
# add wave -radix decimal DUT/U1/hPixel
# add wave -radix decimal DUT/U1/line
# add wave DUT/U1/video_active
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
#                    0<< Starting simulation >>
# Info: hierarchical_name = tb.DUT.U0.PLL1.video_pll_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# run 10 ns
# wave zoom full
# 0 ps
# 22020169500 ps
# End time: 18:58:50 on Sep 24,2020, Elapsed time: 1:28:47
# Errors: 0, Warnings: 29
