
*** Running vivado
    with args -log top_bd_moving_average_filte_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_moving_average_filte_0_0.tcl


****** Vivado v2019.2_AR72614 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_bd_moving_average_filte_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/DESD/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_bd_moving_average_filte_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'top_bd_moving_average_filte_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1957.984 ; gain = 202.719 ; free physical = 3963 ; free virtual = 26933
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_moving_average_filte_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_moving_average_filte_0_0/synth/top_bd_moving_average_filte_0_0.vhd:72]
	Parameter FILTER_ORDER_POWER bound to: 5 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'moving_average_filter_en' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter_en.vhd:5' bound to instance 'U0' of component 'moving_average_filter_en' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_moving_average_filte_0_0/synth/top_bd_moving_average_filte_0_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'moving_average_filter_en' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter_en.vhd:30]
	Parameter FILTER_ORDER_POWER bound to: 5 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'all_pass_filter' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/all_pass_filter.vhd:5' bound to instance 'all_pass' of component 'all_pass_filter' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter_en.vhd:87]
INFO: [Synth 8-638] synthesizing module 'all_pass_filter' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/all_pass_filter.vhd:25]
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'aresetn' is read in the process but is not in the sensitivity list [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/all_pass_filter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'all_pass_filter' (1#1) [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/all_pass_filter.vhd:25]
	Parameter FILTER_ORDER_POWER bound to: 5 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'moving_average_filter' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter.vhd:5' bound to instance 'moving_average' of component 'moving_average_filter' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter_en.vhd:106]
INFO: [Synth 8-638] synthesizing module 'moving_average_filter' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter.vhd:28]
	Parameter FILTER_ORDER_POWER bound to: 5 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'aresetn' is read in the process but is not in the sensitivity list [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element old_sample_reg was removed.  [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'moving_average_filter' (2#1) [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'moving_average_filter_en' (3#1) [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/new/moving_average_filter_en.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'top_bd_moving_average_filte_0_0' (4#1) [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_moving_average_filte_0_0/synth/top_bd_moving_average_filte_0_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.703 ; gain = 268.438 ; free physical = 3992 ; free virtual = 26958
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.641 ; gain = 274.375 ; free physical = 3995 ; free virtual = 26954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.641 ; gain = 274.375 ; free physical = 3995 ; free virtual = 26954
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2029.641 ; gain = 0.000 ; free physical = 3988 ; free virtual = 26948
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.453 ; gain = 0.000 ; free physical = 3905 ; free virtual = 26860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2190.453 ; gain = 0.000 ; free physical = 3904 ; free virtual = 26859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3809 ; free virtual = 26786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3809 ; free virtual = 26786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3812 ; free virtual = 26789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3807 ; free virtual = 26785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 67    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module all_pass_filter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module moving_average_filter 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 66    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module moving_average_filter_en 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3775 ; free virtual = 26776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3677 ; free virtual = 26677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3677 ; free virtual = 26677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3675 ; free virtual = 26675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_bd_moving_average_filte_0_0 | U0/moving_average/r_shift_register_reg[31][15] | 32     | 11    | YES          | NO                 | YES               | 0      | 11      | 
|top_bd_moving_average_filte_0_0 | U0/moving_average/l_shift_register_reg[31][15] | 32     | 11    | YES          | NO                 | YES               | 0      | 11      | 
+--------------------------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |LUT1    |     1|
|3     |LUT2    |    26|
|4     |LUT3    |    20|
|5     |LUT4    |     6|
|6     |LUT5    |    11|
|7     |LUT6    |    11|
|8     |SRLC32E |    22|
|9     |FDCE    |    86|
|10    |FDRE    |    72|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+-------------------------+------+
|      |Instance           |Module                   |Cells |
+------+-------------------+-------------------------+------+
|1     |top                |                         |   259|
|2     |  U0               |moving_average_filter_en |   259|
|3     |    all_pass       |all_pass_filter          |    20|
|4     |    moving_average |moving_average_filter    |   223|
+------+-------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3789 ; free virtual = 26750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2190.453 ; gain = 274.375 ; free physical = 3842 ; free virtual = 26802
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2190.453 ; gain = 435.188 ; free physical = 3842 ; free virtual = 26802
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.453 ; gain = 0.000 ; free physical = 3914 ; free virtual = 26874
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.453 ; gain = 0.000 ; free physical = 3861 ; free virtual = 26821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2190.453 ; gain = 670.258 ; free physical = 3994 ; free virtual = 26955
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.453 ; gain = 0.000 ; free physical = 3994 ; free virtual = 26955
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/top_bd_moving_average_filte_0_0_synth_1/top_bd_moving_average_filte_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.465 ; gain = 0.000 ; free physical = 3996 ; free virtual = 26956
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/top_bd_moving_average_filte_0_0_synth_1/top_bd_moving_average_filte_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_moving_average_filte_0_0_utilization_synth.rpt -pb top_bd_moving_average_filte_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 09:36:00 2020...
