#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 23 13:10:57 2025
# Process ID: 39196
# Current directory: C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19944 C:\Users\giovi\OneDrive\Desktop\Magistrale\Tesi\TestingDPU_Posit\project_1\project_1.xpr
# Log file: C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/vivado.log
# Journal file: C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1\vivado.jou
# Running On: BOOK-CI84SRJIDA, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 12, Host memory: 8264 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 1475.160 ; gain = 310.160
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Posit_Dpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Posit_Dpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Posit_Dpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Posit_Dpu_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/Posit_DPU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Posit_Dpu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid6 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid4 [positdecoder_8_0_f0_uid4_default]
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid10 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid8 [positdecoder_8_0_f0_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky13_by_max_7_F0_uid12 [rightshiftersticky13_by_max_7_f0...]
Compiling architecture arch of entity xil_defaultlib.PositMult_8_0_F0_uid2 [positmult_8_0_f0_uid2_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid6 [normalizer_zo_6_6_7_comb_uid6_de...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid4 [posit2pif_8_0_comb_uid4_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid10 [normalizer_zo_6_6_7_comb_uid10_d...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid8 [posit2pif_8_0_comb_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky9_by_max_9_comb_uid14 [rightshiftersticky9_by_max_9_com...]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_11_11_15_comb_uid16 [normalizer_zo_11_11_15_comb_uid1...]
Compiling architecture arch of entity xil_defaultlib.PIFAdd_5_5_comb_uid12 [pifadd_5_5_comb_uid12_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky8_by_max_8_comb_uid20 [rightshiftersticky8_by_max_8_com...]
Compiling architecture arch of entity xil_defaultlib.PIF2Posit_8_0_comb_uid18 [pif2posit_8_0_comb_uid18_default]
Compiling architecture arch of entity xil_defaultlib.MyPositAdder [mypositadder_default]
Compiling architecture behavioral of entity xil_defaultlib.DotProductUnitPosit [dotproductunitposit_default]
Compiling architecture behavioral of entity xil_defaultlib.posit_dpu_tb
Built simulation snapshot Posit_Dpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Posit_Dpu_tb_behav -key {Behavioral:sim_1:Functional:Posit_Dpu_tb} -tclbatch {Posit_Dpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Posit_Dpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000000ns
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1593.488 ; gain = 0.000
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.488 ; gain = 46.711
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Posit_Dpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 1593.488 ; gain = 46.711
close_sim
INFO: xsimkernel Simulation Memory Usage: 18732 KB (Peak: 18732 KB), Simulation CPU Usage: 36734 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Posit_Dpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Posit_Dpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Posit_Dpu_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/Posit_DPU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Posit_Dpu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid6 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid4 [positdecoder_8_0_f0_uid4_default]
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid10 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid8 [positdecoder_8_0_f0_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky13_by_max_7_F0_uid12 [rightshiftersticky13_by_max_7_f0...]
Compiling architecture arch of entity xil_defaultlib.PositMult_8_0_F0_uid2 [positmult_8_0_f0_uid2_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid6 [normalizer_zo_6_6_7_comb_uid6_de...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid4 [posit2pif_8_0_comb_uid4_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid10 [normalizer_zo_6_6_7_comb_uid10_d...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid8 [posit2pif_8_0_comb_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky9_by_max_9_comb_uid14 [rightshiftersticky9_by_max_9_com...]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_11_11_15_comb_uid16 [normalizer_zo_11_11_15_comb_uid1...]
Compiling architecture arch of entity xil_defaultlib.PIFAdd_5_5_comb_uid12 [pifadd_5_5_comb_uid12_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky8_by_max_8_comb_uid20 [rightshiftersticky8_by_max_8_com...]
Compiling architecture arch of entity xil_defaultlib.PIF2Posit_8_0_comb_uid18 [pif2posit_8_0_comb_uid18_default]
Compiling architecture arch of entity xil_defaultlib.MyPositAdder [mypositadder_default]
Compiling architecture behavioral of entity xil_defaultlib.DotProductUnitPosit [dotproductunitposit_default]
Compiling architecture behavioral of entity xil_defaultlib.posit_dpu_tb
Built simulation snapshot Posit_Dpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1593.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Posit_Dpu_tb_behav -key {Behavioral:sim_1:Functional:Posit_Dpu_tb} -tclbatch {Posit_Dpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Posit_Dpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000000ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1593.488 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1593.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Posit_Dpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.488 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 18752 KB (Peak: 18752 KB), Simulation CPU Usage: 30562 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Posit_Dpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Posit_Dpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Posit_Dpu_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/Posit_DPU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Posit_Dpu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid6 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid4 [positdecoder_8_0_f0_uid4_default]
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid10 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid8 [positdecoder_8_0_f0_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky13_by_max_7_F0_uid12 [rightshiftersticky13_by_max_7_f0...]
Compiling architecture arch of entity xil_defaultlib.PositMult_8_0_F0_uid2 [positmult_8_0_f0_uid2_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid6 [normalizer_zo_6_6_7_comb_uid6_de...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid4 [posit2pif_8_0_comb_uid4_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid10 [normalizer_zo_6_6_7_comb_uid10_d...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid8 [posit2pif_8_0_comb_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky9_by_max_9_comb_uid14 [rightshiftersticky9_by_max_9_com...]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_11_11_15_comb_uid16 [normalizer_zo_11_11_15_comb_uid1...]
Compiling architecture arch of entity xil_defaultlib.PIFAdd_5_5_comb_uid12 [pifadd_5_5_comb_uid12_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky8_by_max_8_comb_uid20 [rightshiftersticky8_by_max_8_com...]
Compiling architecture arch of entity xil_defaultlib.PIF2Posit_8_0_comb_uid18 [pif2posit_8_0_comb_uid18_default]
Compiling architecture arch of entity xil_defaultlib.MyPositAdder [mypositadder_default]
Compiling architecture behavioral of entity xil_defaultlib.DotProductUnitPosit [dotproductunitposit_default]
Compiling architecture behavioral of entity xil_defaultlib.posit_dpu_tb
Built simulation snapshot Posit_Dpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Posit_Dpu_tb_behav -key {Behavioral:sim_1:Functional:Posit_Dpu_tb} -tclbatch {Posit_Dpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Posit_Dpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000000ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1593.488 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1593.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Posit_Dpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1593.488 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 18740 KB (Peak: 18740 KB), Simulation CPU Usage: 29593 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Posit_Dpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Posit_Dpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Posit_Dpu_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/Posit_DPU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Posit_Dpu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Posit_Dpu_tb_behav xil_defaultlib.Posit_Dpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid6 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid4 [positdecoder_8_0_f0_uid4_default]
Compiling architecture arch of entity xil_defaultlib.LZOCShifter_6_to_6_counting_8_F0_uid10 [lzocshifter_6_to_6_counting_8_f0...]
Compiling architecture arch of entity xil_defaultlib.PositDecoder_8_0_F0_uid8 [positdecoder_8_0_f0_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky13_by_max_7_F0_uid12 [rightshiftersticky13_by_max_7_f0...]
Compiling architecture arch of entity xil_defaultlib.PositMult_8_0_F0_uid2 [positmult_8_0_f0_uid2_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid6 [normalizer_zo_6_6_7_comb_uid6_de...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid4 [posit2pif_8_0_comb_uid4_default]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_6_6_7_comb_uid10 [normalizer_zo_6_6_7_comb_uid10_d...]
Compiling architecture arch of entity xil_defaultlib.Posit2PIF_8_0_comb_uid8 [posit2pif_8_0_comb_uid8_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky9_by_max_9_comb_uid14 [rightshiftersticky9_by_max_9_com...]
Compiling architecture arch of entity xil_defaultlib.Normalizer_ZO_11_11_15_comb_uid16 [normalizer_zo_11_11_15_comb_uid1...]
Compiling architecture arch of entity xil_defaultlib.PIFAdd_5_5_comb_uid12 [pifadd_5_5_comb_uid12_default]
Compiling architecture arch of entity xil_defaultlib.RightShifterSticky8_by_max_8_comb_uid20 [rightshiftersticky8_by_max_8_com...]
Compiling architecture arch of entity xil_defaultlib.PIF2Posit_8_0_comb_uid18 [pif2posit_8_0_comb_uid18_default]
Compiling architecture arch of entity xil_defaultlib.MyPositAdder [mypositadder_default]
Compiling architecture behavioral of entity xil_defaultlib.DotProductUnitPosit [dotproductunitposit_default]
Compiling architecture behavioral of entity xil_defaultlib.posit_dpu_tb
Built simulation snapshot Posit_Dpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Posit_Dpu_tb_behav -key {Behavioral:sim_1:Functional:Posit_Dpu_tb} -tclbatch {Posit_Dpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Posit_Dpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000000ns
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1593.488 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1593.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Posit_Dpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 1593.488 ; gain = 0.000
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
