{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generating Hardware Blocks for Analysis\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Setup and helpers\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pyrtl\n",
    "from pyrtl import *\n",
    "from typing import Callable, Type, Literal\n",
    "from hardware_accelerators.dtypes import *\n",
    "from hardware_accelerators.rtllib import *\n",
    "from hardware_accelerators.rtllib.accelerator import (\n",
    "    CompiledAccelerator,\n",
    "    CompiledAcceleratorConfig,\n",
    ")\n",
    "from hardware_accelerators.rtllib.processing_element import ProcessingElement\n",
    "from hardware_accelerators.rtllib.adders import *\n",
    "from hardware_accelerators.rtllib.multipliers import *\n",
    "from hardware_accelerators.rtllib.lmul import *\n",
    "from hardware_accelerators.rtllib.utils.common import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "metadata": {},
   "outputs": [],
   "source": [
    "dtype_list = [Float8, BF16, Float32]\n",
    "dtype_map = {8: Float8, 16: BF16, 32: Float32}\n",
    "w_a_pairs = [(8, 8), (8, 16), (8, 32), (16, 16), (16, 32), (32, 32)]\n",
    "w_a_dtypes = [(dtype_map[w], dtype_map[a]) for w, a in w_a_pairs]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_basic_hardware_block(\n",
    "    fn: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    dtype: Type[BaseFloat],\n",
    "    **kwargs,\n",
    "):\n",
    "    bitwidth = dtype.bitwidth()\n",
    "    a, b = pyrtl.Input(bitwidth, \"a\"), pyrtl.Input(bitwidth, \"b\")\n",
    "    out = pyrtl.Output(bitwidth, \"out\")\n",
    "    out <<= fn(a, b, dtype, **kwargs)\n",
    "\n",
    "\n",
    "def create_inputs(*bitwidths, **named_bitwidths):\n",
    "    \"\"\"\n",
    "    Create PyRTL Input wires with specified bitwidths.\n",
    "\n",
    "    Args:\n",
    "        *bitwidths: Variable number of bitwidths for unnamed inputs\n",
    "        **named_bitwidths: Named bitwidths where the key is used as the wire name\n",
    "\n",
    "    Returns:\n",
    "        Generator of PyRTL Input wires\n",
    "\n",
    "    Note:\n",
    "        You must use either all positional arguments or all keyword arguments, not a mix.\n",
    "    \"\"\"\n",
    "    if bitwidths and named_bitwidths:\n",
    "        raise ValueError(\n",
    "            \"Please use either all positional arguments or all keyword arguments, not a mix.\"\n",
    "        )\n",
    "\n",
    "    # If using positional arguments\n",
    "    for bitwidth in bitwidths:\n",
    "        yield pyrtl.Input(bitwidth)\n",
    "\n",
    "    # If using keyword arguments\n",
    "    for name, bitwidth in named_bitwidths.items():\n",
    "        yield pyrtl.Input(bitwidth, name=name)\n",
    "\n",
    "\n",
    "def create_outputs(*args, **named_wires):\n",
    "    \"\"\"\n",
    "    Create PyRTL Output wires connected to the input wires.\n",
    "\n",
    "    Args:\n",
    "        *args: Variable number of wires to connect to unnamed outputs\n",
    "        **named_wires: Named wires where the key is used as the output wire name\n",
    "\n",
    "    Note:\n",
    "        You must use either all positional arguments or all keyword arguments, not a mix.\n",
    "    \"\"\"\n",
    "    if args and named_wires:\n",
    "        raise ValueError(\n",
    "            \"Please use either all positional arguments or all keyword arguments, not a mix.\"\n",
    "        )\n",
    "\n",
    "    # If using positional arguments\n",
    "    for wire in args:\n",
    "        out = pyrtl.Output(len(wire))\n",
    "        out <<= wire\n",
    "\n",
    "    # If using keyword arguments\n",
    "    for name, wire in named_wires.items():\n",
    "        out = pyrtl.Output(len(wire), name=name)\n",
    "        out <<= wire\n",
    "\n",
    "\n",
    "def analyze(block: Block | None = None):\n",
    "    if block is not None:\n",
    "        pyrtl.set_working_block(block)\n",
    "    pyrtl.synthesize()\n",
    "    pyrtl.optimize()\n",
    "    timing = pyrtl.TimingAnalysis()\n",
    "    delay = timing.max_length()\n",
    "    print(f\"\\nest. max delay: {delay:.2f} ps\")\n",
    "    print(f\"est. max freq: {timing.max_freq():.2f} MHz\")\n",
    "    print(f\"est. area: {pyrtl.area_estimation()}\\n\\n\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Adders\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_adder_blocks(dtype: Type[BaseFloat], fast: bool) -> dict[str, Block]:\n",
    "    bits = dtype.bitwidth()\n",
    "    e_bits, m_bits = dtype.exponent_bits(), dtype.mantissa_bits()\n",
    "\n",
    "    combinational_block = pyrtl.Block()\n",
    "    adder_pipelined_block = pyrtl.Block()\n",
    "    stage_2_block = pyrtl.Block()\n",
    "    stage_3_block = pyrtl.Block()\n",
    "    stage_4_block = pyrtl.Block()\n",
    "    stage_5_block = pyrtl.Block()\n",
    "\n",
    "    # Combinational design\n",
    "    with set_working_block(combinational_block):\n",
    "        create_outputs(*float_adder(*create_inputs(bits, bits), dtype=dtype, fast=fast))\n",
    "\n",
    "    # Complete pipelined design\n",
    "    with set_working_block(adder_pipelined_block):\n",
    "        create_outputs(\n",
    "            float_adder_pipelined(\n",
    "                *create_inputs(bits, bits),\n",
    "                dtype=dtype,\n",
    "                fast=fast,\n",
    "            )\n",
    "        )\n",
    "\n",
    "    # Stages 1 & 2\n",
    "    with set_working_block(stage_2_block):\n",
    "        float_components = extract_float_components(\n",
    "            *create_inputs(bits, bits),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        stage_2_outputs = adder_stage_2(\n",
    "            *float_components,\n",
    "            e_bits,\n",
    "            m_bits,\n",
    "            fast,\n",
    "        )\n",
    "        create_outputs(*stage_2_outputs)\n",
    "\n",
    "    # Stage 3\n",
    "    with set_working_block(stage_3_block):\n",
    "        # Perform alignment and generate SGR bits\n",
    "        stage_3_outputs = adder_stage_3(\n",
    "            *create_inputs(m_bits + 1, e_bits),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        create_outputs(*stage_3_outputs)\n",
    "\n",
    "    # Stage 4\n",
    "    with set_working_block(stage_4_block):\n",
    "        # Perform mantissa addition and leading zero detection\n",
    "        stage_4_outputs = adder_stage_4(\n",
    "            *create_inputs(m_bits + 1, m_bits + 1, 1), m_bits=m_bits, fast=fast\n",
    "        )\n",
    "        create_outputs(*stage_4_outputs)\n",
    "\n",
    "    # Stage 5\n",
    "    with set_working_block(stage_5_block):\n",
    "        # Perform normalization, rounding, and final assembly\n",
    "        stage_5_outputs = adder_stage_5(\n",
    "            *create_inputs(\n",
    "                m_bits + 2,  # abs_mantissa: m_bits + 2 wide\n",
    "                1,  # sticky_bit: 1 bit\n",
    "                1,  # guard_bit: 1 bit\n",
    "                1,  # round_bit: 1 bit\n",
    "                4,  # lzc: 4 bits wide\n",
    "                e_bits,  # exp_larger: e_bits wide\n",
    "                1,  # sign_a: 1 bit\n",
    "                1,  # sign_b: 1 bit\n",
    "                e_bits + 1,  # exp_diff: e_bits + 1 wide\n",
    "                1,  # is_neg: 1 bit\n",
    "            ),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        create_outputs(*stage_5_outputs)\n",
    "\n",
    "    # Return all the generated blocks for analysis\n",
    "    return {\n",
    "        \"adder_combinational\": combinational_block,\n",
    "        \"adder_pipelined\": adder_pipelined_block,\n",
    "        \"adder_stage_2\": stage_2_block,\n",
    "        \"adder_stage_3\": stage_3_block,\n",
    "        \"adder_stage_4\": stage_4_block,\n",
    "        \"adder_stage_5\": stage_5_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analyzing adder_combinational block:\n",
      "\n",
      "est. max delay: 4106.58 ps\n",
      "est. max freq: 222.74 MHz\n",
      "est. area: (0.0035684352, 0)\n",
      "\n",
      "\n",
      "Analyzing adder_pipelined block:\n",
      "\n",
      "est. max delay: 1908.24 ps\n",
      "est. max freq: 436.44 MHz\n",
      "est. area: (0.0064538496, 0)\n",
      "\n",
      "\n",
      "Analyzing adder_stage_2 block:\n",
      "\n",
      "est. max delay: 1230.84 ps\n",
      "est. max freq: 619.64 MHz\n",
      "est. area: (0.000818928, 0)\n",
      "\n",
      "\n",
      "Analyzing adder_stage_3 block:\n",
      "\n",
      "est. max delay: 1565.30 ps\n",
      "est. max freq: 513.27 MHz\n",
      "est. area: (0.000496584, 0)\n",
      "\n",
      "\n",
      "Analyzing adder_stage_4 block:\n",
      "\n",
      "est. max delay: 1445.68 ps\n",
      "est. max freq: 546.84 MHz\n",
      "est. area: (0.0011900592, 0)\n",
      "\n",
      "\n",
      "Analyzing adder_stage_5 block:\n",
      "\n",
      "est. max delay: 1711.24 ps\n",
      "est. max freq: 477.50 MHz\n",
      "est. area: (0.001080288, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "adder_blocks = create_adder_blocks(Float8, fast=True)\n",
    "\n",
    "for name, block in adder_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Multipliers\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_multiplier_blocks(dtype: Type[BaseFloat], fast: bool) -> dict[str, Block]:\n",
    "    bits = dtype.bitwidth()\n",
    "    e_bits, m_bits = dtype.exponent_bits(), dtype.mantissa_bits()\n",
    "\n",
    "    combinational_block = pyrtl.Block()\n",
    "    multiplier_block = pyrtl.Block()\n",
    "    stage_2_block = pyrtl.Block()\n",
    "    stage_3_block = pyrtl.Block()\n",
    "    stage_4_block = pyrtl.Block()\n",
    "\n",
    "    # Combinational design\n",
    "    with set_working_block(combinational_block):\n",
    "        create_outputs(\n",
    "            float_multiplier(*create_inputs(bits, bits), dtype=dtype, fast=fast)\n",
    "        )\n",
    "\n",
    "    # Complete pipelined design\n",
    "    with set_working_block(multiplier_block):\n",
    "        multiplier = FloatMultiplierPipelined(\n",
    "            *create_inputs(bits, bits), dtype=dtype, fast=fast\n",
    "        )\n",
    "        create_outputs(multiplier._result)\n",
    "\n",
    "    # Stage 1 & 2: Extract components and calculate sign, exponent sum, mantissa product\n",
    "    with set_working_block(stage_2_block):\n",
    "        float_components = extract_float_components(\n",
    "            *create_inputs(bits, bits),\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "        )\n",
    "        stage_2_outputs = multiplier_stage_2(\n",
    "            *float_components,\n",
    "            m_bits,\n",
    "            fast,\n",
    "        )\n",
    "        create_outputs(*stage_2_outputs)\n",
    "\n",
    "    # Stage 3: Leading zero detection and exponent adjustment\n",
    "    with set_working_block(stage_3_block):\n",
    "        stage_3_outputs = multiplier_stage_3(\n",
    "            *create_inputs(e_bits + 1, 2 * m_bits + 2),  # exp_sum, mantissa_product\n",
    "            e_bits=e_bits,\n",
    "            m_bits=m_bits,\n",
    "            fast=fast,\n",
    "        )\n",
    "        create_outputs(*stage_3_outputs)\n",
    "\n",
    "    # Stage 4: Normalization, rounding, and final assembly\n",
    "    with set_working_block(stage_4_block):\n",
    "        stage_4_outputs = multiplier_stage_4(\n",
    "            *create_inputs(\n",
    "                e_bits,  # unbiased_exp\n",
    "                e_bits,  # leading_zeros\n",
    "                2 * m_bits + 2,  # mantissa_product\n",
    "            ),\n",
    "            m_bits=m_bits,\n",
    "            e_bits=e_bits,\n",
    "            fast=fast,\n",
    "        )\n",
    "        create_outputs(*stage_4_outputs)\n",
    "\n",
    "    # Return all the generated blocks for analysis\n",
    "    return {\n",
    "        \"combinational\": combinational_block,\n",
    "        \"multiplier\": multiplier_block,\n",
    "        \"stage_2\": stage_2_block,\n",
    "        \"stage_3\": stage_3_block,\n",
    "        \"stage_4\": stage_4_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analyzing combinational block:\n",
      "\n",
      "est. max delay: 4906.51 ps\n",
      "est. max freq: 189.05 MHz\n",
      "est. area: (0.003023064, 0)\n",
      "\n",
      "\n",
      "Analyzing multiplier block:\n",
      "\n",
      "est. max delay: 1828.47 ps\n",
      "est. max freq: 452.19 MHz\n",
      "est. area: (0.0038001744, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_2 block:\n",
      "\n",
      "est. max delay: 1394.44 ps\n",
      "est. max freq: 562.61 MHz\n",
      "est. area: (0.001062864, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_3 block:\n",
      "\n",
      "est. max delay: 1585.10 ps\n",
      "est. max freq: 508.10 MHz\n",
      "est. area: (0.000670824, 0)\n",
      "\n",
      "\n",
      "Analyzing stage_4 block:\n",
      "\n",
      "est. max delay: 1828.47 ps\n",
      "est. max freq: 452.19 MHz\n",
      "est. area: (0.001210968, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "multiplier_blocks = create_multiplier_blocks(Float8, fast=True)\n",
    "\n",
    "for name, block in multiplier_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# L-mul\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "metadata": {},
   "outputs": [],
   "source": [
    "def create_lmul_blocks(dtype: Type[BaseFloat]) -> dict[str, Block]:\n",
    "    bits = dtype.bitwidth()\n",
    "\n",
    "    combinational_block = pyrtl.Block()\n",
    "    combinational_fast_block = pyrtl.Block()\n",
    "    pipelined_block = pyrtl.Block()\n",
    "    pipelined_fast_block = pyrtl.Block()\n",
    "\n",
    "    # Combinational design (simple)\n",
    "    with set_working_block(combinational_block):\n",
    "        create_outputs(lmul_simple(*create_inputs(bits, bits), dtype=dtype))\n",
    "\n",
    "    # Combinational design (fast)\n",
    "    with set_working_block(combinational_fast_block):\n",
    "        create_outputs(lmul_fast(*create_inputs(bits, bits), dtype=dtype))\n",
    "\n",
    "    # Pipelined design (simple)\n",
    "    with set_working_block(pipelined_block):\n",
    "        mult = LmulPipelined(*create_inputs(bits, bits), dtype=dtype, fast=False)\n",
    "        create_outputs(mult.output_reg)\n",
    "\n",
    "    # Pipelined design (fast)\n",
    "    with set_working_block(pipelined_fast_block):\n",
    "        mult = LmulPipelined(*create_inputs(bits, bits), dtype=dtype, fast=True)\n",
    "        create_outputs(mult.output_reg)\n",
    "\n",
    "    # Return all the generated blocks for analysis\n",
    "    return {\n",
    "        \"combinational_simple\": combinational_block,\n",
    "        \"combinational_fast\": combinational_fast_block,\n",
    "        \"pipelined_simple\": pipelined_block,\n",
    "        \"pipelined_fast\": pipelined_fast_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Analyzing combinational_simple block:\n",
      "\n",
      "est. max delay: 1962.64 ps\n",
      "est. max freq: 426.32 MHz\n",
      "est. area: (0.000635976, 0)\n",
      "\n",
      "\n",
      "Analyzing combinational_fast block:\n",
      "\n",
      "est. max delay: 1406.37 ps\n",
      "est. max freq: 558.86 MHz\n",
      "est. area: (0.001036728, 0)\n",
      "\n",
      "\n",
      "Analyzing pipelined_simple block:\n",
      "\n",
      "est. max delay: 2223.24 ps\n",
      "est. max freq: 383.69 MHz\n",
      "est. area: (0.0019985328, 0)\n",
      "\n",
      "\n",
      "Analyzing pipelined_fast block:\n",
      "\n",
      "est. max delay: 1085.34 ps\n",
      "est. max freq: 681.04 MHz\n",
      "est. area: (0.0021030768, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "lmul_blocks = create_lmul_blocks(Float8)\n",
    "\n",
    "for name, block in lmul_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Processing Element\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def connect_pe_io(pe: ProcessingElement):\n",
    "    # Connect the inputs and outputs of the processing element\n",
    "    w_bits, a_bits = pe.weight_type.bitwidth(), pe.data_type.bitwidth()\n",
    "    w_in, d_in, acc_in = create_inputs(\n",
    "        weight_in=w_bits, data_in=a_bits, accum_in=a_bits\n",
    "    )\n",
    "    # w_in, d_in, acc_in = create_inputs(w_bits, a_bits, a_bits)\n",
    "    pe.connect_weight(w_in)\n",
    "    pe.connect_data(d_in)\n",
    "    pe.connect_accum(acc_in)\n",
    "    # if pe.pipeline:\n",
    "    #     controls = create_inputs(weight_en=1, data_en=1, mul_en=1, adder_en=1)\n",
    "    pe.connect_control_signals(\n",
    "        *create_inputs(weight_en=1, data_en=1, mul_en=1, adder_en=1)\n",
    "    )\n",
    "    create_outputs(*pe.outputs.__dict__.values())\n",
    "\n",
    "\n",
    "def create_pe_blocks(\n",
    "    dtypes: tuple[Type[BaseFloat], Type[BaseFloat]]\n",
    ") -> dict[str, Block]:\n",
    "    \"\"\"Create a processing element for each pair of dtypes.\"\"\"\n",
    "\n",
    "    weight_dtype, act_dtype = dtypes\n",
    "\n",
    "    # Defining blocks to encapsulate hardware\n",
    "\n",
    "    combinational_block = Block()\n",
    "    simple_pipeline_block = Block()\n",
    "    simple_pipeline_fast_block = Block()\n",
    "    full_pipeline_block = Block()\n",
    "    full_pipeline_fast_block = Block()\n",
    "\n",
    "    combinational_lmul_block = Block()\n",
    "    simple_pipeline_lmul_block = Block()\n",
    "    simple_pipeline_fast_lmul_block = Block()\n",
    "    full_pipeline_lmul_block = Block()\n",
    "    full_pipeline_fast_lmul_block = Block()\n",
    "\n",
    "    # Standard IEEE multiplier versions\n",
    "\n",
    "    with set_working_block(combinational_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=False,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_fast_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier_fast_unstable,\n",
    "            adder=float_adder_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier_pipelined,\n",
    "            adder=float_adder_pipelined,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_fast_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=float_multiplier_pipelined_fast_unstable,\n",
    "            adder=float_adder_pipelined_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    # L-mul versions\n",
    "\n",
    "    with set_working_block(combinational_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_simple,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=False,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_simple,\n",
    "            adder=float_adder,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(simple_pipeline_fast_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_fast,\n",
    "            adder=float_adder_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_pipelined,\n",
    "            adder=float_adder_pipelined,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    with set_working_block(full_pipeline_fast_lmul_block):\n",
    "        pe = ProcessingElement(\n",
    "            data_type=act_dtype,\n",
    "            weight_type=weight_dtype,\n",
    "            accum_type=act_dtype,\n",
    "            multiplier=lmul_pipelined_fast,\n",
    "            adder=float_adder_pipelined_fast_unstable,\n",
    "            pipeline_mult=True,\n",
    "        )\n",
    "        connect_pe_io(pe)\n",
    "\n",
    "    return {\n",
    "        \"combinational\": combinational_block,\n",
    "        \"standard\": simple_pipeline_block,\n",
    "        \"fast\": simple_pipeline_fast_block,\n",
    "        \"pipelined\": full_pipeline_block,\n",
    "        \"fast_pipelined\": full_pipeline_fast_block,\n",
    "        \"combinational_lmul\": combinational_lmul_block,\n",
    "        \"standard_lmul\": simple_pipeline_lmul_block,\n",
    "        \"fast_lmul\": simple_pipeline_fast_lmul_block,\n",
    "        \"pipelined_lmul\": full_pipeline_lmul_block,\n",
    "        \"fast_pipelined_lmul\": full_pipeline_fast_lmul_block,\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Pipelining disabled, no product register to enable. Deleting wire.\n",
      "Pipelining disabled, no product register to enable. Deleting wire.\n",
      "Analyzing combinational block:\n",
      "\n",
      "est. max delay: 12953.76 ps\n",
      "est. max freq: 74.98 MHz\n",
      "est. area: (0.0079923888, 0)\n",
      "\n",
      "\n",
      "Analyzing standard block:\n",
      "\n",
      "est. max delay: 7848.58 ps\n",
      "est. max freq: 121.48 MHz\n",
      "est. area: (0.0084523824, 0)\n",
      "\n",
      "\n",
      "Analyzing fast block:\n",
      "\n",
      "est. max delay: 5110.31 ps\n",
      "est. max freq: 182.04 MHz\n",
      "est. area: (0.0084314736, 0)\n",
      "\n",
      "\n",
      "Analyzing pipelined block:\n",
      "\n",
      "est. max delay: 3226.71 ps\n",
      "est. max freq: 277.03 MHz\n",
      "est. area: (0.0121149072, 0)\n",
      "\n",
      "\n",
      "Analyzing fast_pipelined block:\n",
      "\n",
      "est. max delay: 2112.04 ps\n",
      "est. max freq: 400.80 MHz\n",
      "est. area: (0.0120939984, 0)\n",
      "\n",
      "\n",
      "Analyzing combinational_lmul block:\n",
      "\n",
      "est. max delay: 8835.42 ps\n",
      "est. max freq: 108.48 MHz\n",
      "est. area: (0.0055965888, 0)\n",
      "\n",
      "\n",
      "Analyzing standard_lmul block:\n",
      "\n",
      "est. max delay: 7848.58 ps\n",
      "est. max freq: 121.48 MHz\n",
      "est. area: (0.0060565824, 0)\n",
      "\n",
      "\n",
      "Analyzing fast_lmul block:\n",
      "\n",
      "est. max delay: 4310.38 ps\n",
      "est. max freq: 213.07 MHz\n",
      "est. area: (0.0064451376, 0)\n",
      "\n",
      "\n",
      "Analyzing pipelined_lmul block:\n",
      "\n",
      "est. max delay: 3226.71 ps\n",
      "est. max freq: 277.03 MHz\n",
      "est. area: (0.0104090976, 0)\n",
      "\n",
      "\n",
      "Analyzing fast_pipelined_lmul block:\n",
      "\n",
      "est. max delay: 2112.04 ps\n",
      "est. max freq: 400.80 MHz\n",
      "est. area: (0.0103969008, 0)\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "pe_blocks = create_pe_blocks((Float8, Float8))\n",
    "\n",
    "for name, block in pe_blocks.items():\n",
    "    print(f\"Analyzing {name} block:\")\n",
    "    analyze(block)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Accelerator\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "'(' was never closed (825542768.py, line 75)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Cell \u001b[0;32mIn[95], line 75\u001b[0;36m\u001b[0m\n\u001b[0;31m    print(\u001b[0m\n\u001b[0m         ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m '(' was never closed\n"
     ]
    }
   ],
   "source": [
    "import math\n",
    "\n",
    "\n",
    "class CompiledAcceleratorSimulator:\n",
    "    \"\"\"Simulator for the accelerator that uses compiled simulation for speed.\"\"\"\n",
    "\n",
    "    def __init__(self, config: CompiledAcceleratorConfig):\n",
    "        self.config = config\n",
    "        self.construct_hardware()\n",
    "\n",
    "    def construct_hardware(self):\n",
    "        \"\"\"Construct the hardware for the accelerator.\"\"\"\n",
    "        print(f\"Constructing hardware for config {self.config.name}...\")\n",
    "        self.accelerator = CompiledAccelerator(self.config)\n",
    "        # Create input and output wires\n",
    "        inputs = {\n",
    "            \"data_enable\": Input(1, \"data_enable\"),\n",
    "            \"data_inputs\": [\n",
    "                Input(self.config.activation_type.bitwidth(), f\"data_in_{i}\")\n",
    "                for i in range(self.config.array_size)\n",
    "            ],\n",
    "            \"weight_enable\": Input(1, \"weight_enable\"),\n",
    "            \"weights_in\": [\n",
    "                Input(self.config.weight_type.bitwidth(), f\"weight_in_{i}\")\n",
    "                for i in range(self.config.array_size)\n",
    "            ],\n",
    "            \"accum_addr\": Input(self.config.accum_addr_width, \"accum_addr\"),\n",
    "            \"accum_mode\": Input(1, \"accum_mode\"),\n",
    "            \"act_start\": Input(1, \"act_start\"),\n",
    "            \"act_func\": Input(1, \"act_func\"),\n",
    "        }\n",
    "        self.accelerator.connect_inputs(**inputs)\n",
    "        self._output_wires = [\n",
    "            Output(self.config.activation_type.bitwidth(), f\"out_{i}\")\n",
    "            for i in range(self.config.array_size)\n",
    "        ]\n",
    "        self.accelerator.connect_outputs(self._output_wires, Output(1, \"output_valid\"))\n",
    "\n",
    "\n",
    "def calculate_accumulator_memory(\n",
    "    accum_addr_width: int,\n",
    "    array_size: int,\n",
    "    dtype: Type[BaseFloat],\n",
    "    unit: Literal[\"B\", \"KB\", \"MB\"] = \"KB\",\n",
    ") -> float:\n",
    "    conversions = {\n",
    "        \"B\": 8.0,\n",
    "        \"KB\": 8.0 * 1024,\n",
    "        \"MB\": 8.0 * 1024 * 1024,\n",
    "    }\n",
    "    bits = array_size * (2**accum_addr_width) * dtype.bitwidth()\n",
    "    mem = bits / conversions[unit]\n",
    "    slots = 2**accum_addr_width\n",
    "    print(\n",
    "        f\"{mem} {unit} ({slots} slots) avaialable for {accum_addr_width} address bits\",\n",
    "        f\"with {array_size}x{array_size} array in {dtype.__name__}\",\n",
    "    )\n",
    "    return mem\n",
    "\n",
    "\n",
    "def calculate_min_accum_addr_width(\n",
    "    required_mem: float,\n",
    "    array_size: int,\n",
    "    dtype: Type[BaseFloat],\n",
    "    unit: Literal[\"B\", \"KB\", \"MB\"] = \"KB\",\n",
    ") -> int:\n",
    "    conversions = {\n",
    "        \"B\": 8.0,\n",
    "        \"KB\": 8.0 * 1024,\n",
    "        \"MB\": 8.0 * 1024 * 1024,\n",
    "    }\n",
    "    bits = required_mem * conversions[unit]\n",
    "    req_width = math.ceil(math.log2(bits / (array_size * dtype.bitwidth())))\n",
    "    slots = 2**req_width\n",
    "    print(\n",
    "        f\"{req_width} address bits ({slots} slots) required for {required_mem} {unit}\",\n",
    "        f\"with {array_size}x{array_size} array in {dtype.__name__}\",\n",
    "    )\n",
    "    return req_width\n",
    "\n",
    "\n",
    "unit = \"MB\"\n",
    "addr_bits = 12\n",
    "dtype = Float16\n",
    "array_size = 256\n",
    "\n",
    "desired_mem = 2.1\n",
    "\n",
    "mem = calculate_accumulator_memory(addr_bits, array_size, dtype, unit)\n",
    "min_addr_bits = calculate_min_accum_addr_width(desired_mem, array_size, dtype, unit)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "dsc180",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
