// Seed: 2545045585
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  always id_3 <= 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri id_3,
    input supply1 id_4
);
  assign id_3 = id_4;
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  tri   id_4
);
  wire id_6;
  wire id_7 = 1'd0;
  wire id_8;
  module_0(
      id_1, id_4
  );
endmodule
